Flowtool
Copyright 2025 Cadence Design Systems Inc.  All rights reserved worldwide

Command:   -verbose -from floorplan
Directory: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
Script:    scripts/flow.yaml
Version:   25.10-b003_1, built 03/20/2025 14:55 PDT
Date:      Fri Oct 10 16:01:40 2025

Starting scheduled flows at 10-10 16:02:01...
* flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan
Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Cadence Innovus(TM) Implementation System.
floorplan:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
floorplan:
floorplan:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
floorplan:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 72be2cac-9581-4981-9cbd-9aac21b5f505 top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan_14 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan_14 run_tag {} db {cdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {cdb dbs/syn_opt.cdb_1 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0} uuid 72be2cac-9581-4981-9cbd-9aac21b5f505 tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start str implementation.floorplan.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan_14} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {cdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
floorplan:Date:		Fri Oct 10 16:02:02 2025
floorplan:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
floorplan:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
floorplan:
floorplan:License:
floorplan:		[16:02:02.185689] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
floorplan:
floorplan:		invs	Innovus Implementation System	25.1	checkout succeeded
floorplan:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
floorplan:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
floorplan:Type 'man IMPOAX-124' for more detail.
floorplan:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
floorplan:Type 'man IMPOAX-332' for more detail.
floorplan:INFO: OA features are disabled in this session.
floorplan:
floorplan:
floorplan:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2380648_310e854a-cb49-409b-a87b-0a7e3e0bfde0_ece-rschsrv.ece.gatech.edu_dkhalil8_Oz2FAD.
floorplan:
floorplan:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
floorplan:[INFO] Loading Pegasus 24.13 fill procedures
floorplan:Info: Process UID = 2380648 / 310e854a-cb49-409b-a87b-0a7e3e0bfde0 / o7pTSPhfKE
floorplan:
floorplan:**INFO:  MMMC transition support version v31-84 
floorplan:
floorplan:#@ Processing -execute option
floorplan:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 72be2cac-9581-4981-9cbd-9aac21b5f505 top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan_14 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan_14 run_tag {} db {cdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {cdb dbs/syn_opt.cdb_1 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0} uuid 72be2cac-9581-4981-9cbd-9aac21b5f505 tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start str implementation.floorplan.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan_14} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {cdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
floorplan:init_flow summary:
floorplan:  Flow script        : 
floorplan:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
floorplan:  Flow               : flow:flow_current
floorplan:  From               : implementation.floorplan.block_start
floorplan:  To                 : implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
floorplan:  Working directory  : .
floorplan:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1
floorplan:  Run tag            : 
floorplan:  Branch name        : 
floorplan:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan_14
floorplan:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan_14
floorplan:reading previous metrics...
floorplan:Sourcing flow scripts...
floorplan:Sourcing flow scripts done.
floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan:#@ Begin verbose flow_step activate_views
floorplan:@flow 2: apply {{} {
floorplan:    set db [get_db flow_starting_db]
floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan:  
floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan:        set cmd "set_analysis_view"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup [list $setup_views]"
floorplan:        } else {
floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold [list $hold_views]"
floorplan:        } else {
floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan:          }
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan:          }
floorplan:        }
floorplan:        eval $cmd
floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan:        set cmd "set_flowkit_read_db_args"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan:        }
floorplan:        eval $cmd
floorplan:      } else {
floorplan:      }
floorplan:    }
floorplan:  }}
floorplan:#@ End verbose flow_step activate_views
floorplan:#@ Begin verbose flow_step init_mcpu
floorplan:@flow 2: apply {{} {
floorplan:    # Multi host/cpu attributes
floorplan:    #-----------------------------------------------------------------------------
floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan:    } else {
floorplan:      set max_cpus 1
floorplan:    }
floorplan:    switch -glob [get_db program_short_name] {
floorplan:      default       {}
floorplan:      joules*       -
floorplan:      genus*        -
floorplan:      innovus*      -
floorplan:      tempus*       -
floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan:    }
floorplan:if {[get_feature opt_signoff]} {
floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan:        set_distributed_hosts -local
floorplan:      }
floorplan:}
floorplan:  }}
floorplan:set_multi_cpu_usage -local_cpu 1
floorplan:#@ End verbose flow_step init_mcpu
floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan:(stylus_db): ::init_mmmc_version set to version 2 from SQL db.
floorplan:(stylus_db): Load Metric file ...
floorplan:#% Begin Load Metric file (date=10/10 16:02:39, mem=2074.2M)
floorplan:#% End Load Metric file (date=10/10 16:02:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2074.2M, current mem=2071.3M)
floorplan:#% Begin Load Common DB (date=10/10 16:02:39, mem=2071.3M)
floorplan:(stylus_db): Begin loading Common DB 'syn_opt.cdb_1' (Created by Genus(TM) Synthesis Solution 25.11-s095_1) ...
floorplan:(stylus_db): Initialized SQLite db version 0.2 ..
floorplan:(stylus_db): Sourcing .globals file  ...
floorplan:(stylus_db): setting init_mmmc_version to 2
floorplan:(stylus_db): Setting Library Root attributes ...
floorplan:(stylus_db): Set 19 timing library and user attributes of Root 
floorplan:(stylus_db): Load Flow-Kit settings ...
floorplan:% Begin Load Flow-Kit settings (date=10/10 16:02:39, mem=2071.8M)
floorplan:% End Load Flow-Kit settings (date=10/10 16:02:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2072.2M, current mem=2072.2M)
floorplan:% Begin Load MMMC data (date=10/10 16:02:39, mem=2072.2M)
floorplan:(stylus_db): Reading MMMC file ...
floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
floorplan:Read 109 cells in library 'sky130_tt_1.8_25' 
floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
floorplan:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
floorplan:% End Load MMMC data (date=10/10 16:02:40, total cpu=0:00:00.7, real=0:00:01.0, peak res=2141.2M, current mem=2080.2M)
floorplan:% Begin Load LEF files (date=10/10 16:02:40, mem=2080.2M)
floorplan:(stylus_db): Load LEF files ...
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lef/sky130_scl_9T.tlef ...
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lef/sky130_scl_9T.lef ...
floorplan:Set DBUPerIGU to M2 pitch 460.
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
floorplan:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Both design process and tech node are not set.
floorplan:
floorplan:% End Load LEF files (date=10/10 16:02:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2088.9M, current mem=2088.9M)
floorplan:(stylus_db): Load Verilog Netlist ...
floorplan:% Begin Load netlist data ... (date=10/10 16:02:40, mem=2088.9M)
floorplan:*** Begin netlist parsing (mem=2088.9M) ***
floorplan:Created 110 new cells from 2 timing libraries.
floorplan:Reading netlist ...
floorplan:Backslashed names will retain backslash and a trailing blank character.
floorplan:Reading verilog netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.v.gz'
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 2097.094M, initial mem = 920.578M) ***
floorplan:*** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=2097.1M) ***
floorplan:% End Load netlist data ... (date=10/10 16:02:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=2097.1M, current mem=2097.1M)
floorplan:Top level cell is top_lvl.
floorplan:Hooked 110 DB cells to tlib cells.
floorplan:Starting recursive module instantiation check.
floorplan:No recursion found.
floorplan:Building hierarchical netlist for Cell top_lvl ...
floorplan:***** UseNewTieNetMode *****.
floorplan:*** Netlist is unique.
floorplan:** info: there are 119 modules.
floorplan:** info: there are 840 stdCell insts.
floorplan:** info: there are 840 stdCell insts with at least one signal pin.
floorplan:** info: there are 2 macros.
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 2130.820M, initial mem = 920.578M) ***
floorplan:(stylus_db): Init Design
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:Start create_tracks
floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan:*Info: initialize multi-corner CTS.
floorplan:Total number of combinational cells: 87
floorplan:Total number of sequential cells: 19
floorplan:Total number of tristate cells: 3
floorplan:Total number of level shifter cells: 0
floorplan:Total number of power gating cells: 0
floorplan:Total number of isolation cells: 0
floorplan:Total number of power switch cells: 0
floorplan:Total number of pulse generator cells: 0
floorplan:Total number of always on buffers: 0
floorplan:Total number of retention cells: 0
floorplan:Total number of physical cells: 0
floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan:Total number of usable buffers: 7
floorplan:List of unusable buffers:
floorplan:Total number of unusable buffers: 0
floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan:Total number of usable inverters: 9
floorplan:List of unusable inverters:
floorplan:Total number of unusable inverters: 0
floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan:Total number of identified usable delay cells: 4
floorplan:List of identified unusable delay cells:
floorplan:Total number of identified unusable delay cells: 0
floorplan:Reading timing constraints file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.mmmc/modes/func/func.sdc.gz' ...
floorplan:Current (total cpu=0:00:37.6, real=0:00:40.0, peak res=2547.2M, current mem=2547.2M)
floorplan:top_lvl
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.3M, current mem=2561.2M)
floorplan:Current (total cpu=0:00:37.8, real=0:00:40.0, peak res=2561.3M, current mem=2561.2M)
floorplan:Reading latency file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.mmmc/views/tt_v1.8_25C_Nominal_25_func/latency.sdc.gz' ...
floorplan:(stylus_db): Initialized design 'top_lvl'
floorplan:(stylus_db): Setting Root attributes ...
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:(stylus_db): Set 18 attributes of Root 
floorplan:(stylus_db): Silicon Drift settings not enabled or skipped...
floorplan:% Begin Set DB preserves (date=10/10 16:02:42, mem=2580.7M)
floorplan:(stylus_db): Setting preserves on design objects ...
floorplan:(stylus_db): Set 4 preserves of design objects
floorplan:% End Set DB preserves (date=10/10 16:02:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2580.7M, current mem=2580.7M)
floorplan:% Begin Load Timing views and constraints (date=10/10 16:02:42, mem=2580.7M)
floorplan:(stylus_db): Read MMMC timing views ...
floorplan:% End Load Timing views and constraints (date=10/10 16:02:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2580.8M, current mem=2580.8M)
floorplan:(stylus_db): Couldn't commit power-intent, (top_lvl.cpf or top_lvl.upf doesn't exists)
floorplan:% Begin Set route_types (date=10/10 16:02:43, mem=2580.8M)
floorplan:(stylus_db): Setting route_types  ...
floorplan:% End Set route_types (date=10/10 16:02:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2580.8M, current mem=2580.8M)
floorplan:% Begin Set power_domain attributes (date=10/10 16:02:43, mem=2580.8M)
floorplan:(stylus_db): Setting power_domain attributes ...
floorplan:% End Set power_domain attributes (date=10/10 16:02:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2580.8M, current mem=2580.8M)
floorplan:(stylus_db): Load additional timing constraints ...
floorplan:% Begin Load Additional Timing constraints (date=10/10 16:02:43, mem=2580.8M)
floorplan:Loading timing derate file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.mmmc/delayCorner/tt_v1.8_25C_Nominal_25/timingderate.sdc.gz ...
floorplan:Current (total cpu=0:00:38.5, real=0:00:41.0, peak res=2580.8M, current mem=2580.8M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2582.7M, current mem=2582.7M)
floorplan:Current (total cpu=0:00:38.6, real=0:00:41.0, peak res=2582.7M, current mem=2582.7M)
floorplan:Loading path adjust file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.mmmc/pathadjust.sdc.gz ...
floorplan:Current (total cpu=0:00:38.7, real=0:00:41.0, peak res=2582.7M, current mem=2582.7M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.0M, current mem=2583.0M)
floorplan:Current (total cpu=0:00:38.8, real=0:00:41.0, peak res=2583.0M, current mem=2583.0M)
floorplan:Loading disable latch loop file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/syn_opt.cdb_1/cmn/top_lvl.mmmc/disablelatchloop.sdc.gz ...
floorplan:Current (total cpu=0:00:38.8, real=0:00:41.0, peak res=2583.0M, current mem=2583.0M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.3M, current mem=2583.3M)
floorplan:Current (total cpu=0:00:39.0, real=0:00:41.0, peak res=2583.3M, current mem=2583.3M)
floorplan:% End Load Additional Timing constraints (date=10/10 16:02:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=2583.3M, current mem=2583.3M)
floorplan:% Begin Set message attributes (date=10/10 16:02:44, mem=2583.3M)
floorplan:(stylus_db): Setting attributes on Synthesis message objects ...
floorplan:% End Set message attributes (date=10/10 16:02:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.3M, current mem=2583.3M)
floorplan:% Begin Generate Vias (date=10/10 16:02:44, mem=2583.3M)
floorplan:(stylus_db): Generate advanced rule Vias ...
floorplan:Start generating vias ..
floorplan:#Skip building auto via since it is not turned on.
floorplan:Via generation completed.
floorplan:% End Generate Vias (date=10/10 16:02:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2590.5M, current mem=2588.7M)
floorplan:% Begin Set attributes (date=10/10 16:02:44, mem=2588.7M)
floorplan:(stylus_db): Setting attributes on design objects ...
floorplan:(stylus_db): Set 1123 attributes of design objects
floorplan:% End Set attributes (date=10/10 16:02:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2588.7M, current mem=2588.7M)
floorplan:Extraction setup Started for TopCell top_lvl 
floorplan:Initializing multi-corner RC extraction with 1 active RC Corners ...
floorplan:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
floorplan:Generating auto layer map file.
floorplan:Importing multi-corner technology file(s) for preRoute extraction...
floorplan:/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
floorplan:Generating auto layer map file.
floorplan:Completed (cpu: 0:00:01.4 real: 0:00:02.0)
floorplan:Set Shrink Factor to 1.00000
floorplan:Summary of Active RC-Corners : 
floorplan: 
floorplan: Analysis View: tt_v1.8_25C_Nominal_25_func
floorplan:    RC-Corner Name        : Nominal_25C
floorplan:    RC-Corner Index       : 0
floorplan:    RC-Corner Temperature : 25 Celsius
floorplan:    RC-Corner Cap Table   : ''
floorplan:    RC-Corner PreRoute Res Factor         : 1
floorplan:    RC-Corner PreRoute Cap Factor         : 1
floorplan:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
floorplan:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
floorplan:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
floorplan:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
floorplan:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
floorplan:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
floorplan:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
floorplan:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
floorplan:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile'
floorplan:Updating RC Grid density data for preRoute extraction ...
floorplan:Initializing multi-corner resistance tables ...
floorplan:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
floorplan:% Begin Load Min Layer Data (date=10/10 16:02:46, mem=2614.8M)
floorplan:Read 0 nets
floorplan:% End Load Min Layer Data (date=10/10 16:02:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2614.8M, current mem=2614.8M)
floorplan:+----------------------------------------------------------------+
floorplan:    Summary of 'read_db syn_opt.cdb_1'                     
floorplan:+----------------------------------------------------------------+
floorplan:    Generated by         :     Innovus 25.11-s102_1
floorplan:    Generated on         :     Fri Oct 10 16:02:47 EDT 2025
floorplan:    Design               :     top_lvl
floorplan:    process_node         :     130  
floorplan:    db units             :     1000 
floorplan:    tech_mfg_grid        :     0.005
floorplan:    bbox                 :     {0.0 0.0 918.855 910.8}
floorplan:    core_bbox            :     {0.0 0.0 918.855 910.8}
floorplan:+----------------------------------------------------------------+
floorplan:    Object Type          :     Count
floorplan:+-----------------------------------+
floorplan:    timing_libraries     :     2    
floorplan:    library_sets         :     3    
floorplan:    lib_cells            :     110  
floorplan:    setup_analysis_views :     1    
floorplan:    hold_analysis_views  :     1    
floorplan:    rc_corners           :     1    
floorplan:    delay_corners        :     3    
floorplan:    constraint_modes     :     1    
floorplan:    clocks               :     1    
floorplan:+-----------------------------------+
floorplan:    base_cells           :     118  
floorplan:    modules              :     0    
floorplan:    insts                :     842  
floorplan:    ports                :     38   
floorplan:    nets                 :     1316 
floorplan:    hnets                :     1316 
floorplan:    pins                 :     3175 
floorplan:    pg_nets              :     2    
floorplan:+-----------------------------------+
floorplan:    layers               :     13   
floorplan:    via_defs             :     20   
floorplan:    via_def_rule         :     20   
floorplan:    sites                :     3    
floorplan:    core_rows            :     220  
floorplan:    track_patterns       :     10   
floorplan:+-----------------------------------+
floorplan:#% End Load Common DB (date=10/10 16:02:47, total cpu=0:00:06.0, real=0:00:08.0, peak res=2617.9M, current mem=2615.4M)
floorplan:
floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan:Severity  ID               Count  Summary                                  
floorplan:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
floorplan:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
floorplan:WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
floorplan:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
floorplan:*** Message Summary: 128 warning(s), 0 error(s)
floorplan:
floorplan:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   read_db
floorplan:Sourcing flow scripts...
floorplan:Sourcing flow scripts done.
floorplan:reading previous metrics...
floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan:#@ Begin verbose flow_step activate_views
floorplan:@flow 2: apply {{} {
floorplan:    set db [get_db flow_starting_db]
floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan:  
floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan:        set cmd "set_analysis_view"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup [list $setup_views]"
floorplan:        } else {
floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold [list $hold_views]"
floorplan:        } else {
floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan:          }
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan:          }
floorplan:        }
floorplan:        eval $cmd
floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan:        set cmd "set_flowkit_read_db_args"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan:        }
floorplan:        eval $cmd
floorplan:      } else {
floorplan:      }
floorplan:    }
floorplan:  }}
floorplan:#@ End verbose flow_step activate_views
floorplan:#@ Begin verbose flow_step init_mcpu
floorplan:@flow 2: apply {{} {
floorplan:    # Multi host/cpu attributes
floorplan:    #-----------------------------------------------------------------------------
floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan:    } else {
floorplan:      set max_cpus 1
floorplan:    }
floorplan:    switch -glob [get_db program_short_name] {
floorplan:      default       {}
floorplan:      joules*       -
floorplan:      genus*        -
floorplan:      innovus*      -
floorplan:      tempus*       -
floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan:    }
floorplan:if {[get_feature opt_signoff]} {
floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan:        set_distributed_hosts -local
floorplan:      }
floorplan:}
floorplan:  }}
floorplan:set_multi_cpu_usage -local_cpu 1
floorplan:#@ End verbose flow_step init_mcpu
floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   init_flow
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   floorplan
floorplan:#@ Begin verbose flow_step implementation.floorplan.block_start
floorplan:@@flow 2: set_db flow_write_db_common false
floorplan:#@ End verbose flow_step implementation.floorplan.block_start
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:          45.43             48                                      block_start
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_innovus.init_innovus_yaml
floorplan:@flow 2: if {[get_feature report_lec]} {...}
floorplan:@flow 8: # Design attributes  [get_db -category design]
floorplan:@flow 9: #-------------------------------------------------------------------------------
floorplan:@@flow 10: set_db design_process_node 130
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:@@flow 11: set_db design_top_routing_layer met5
floorplan:@@flow 12: set_db design_bottom_routing_layer met1
floorplan:@@flow 13: set_db design_flow_effort standard
floorplan:@@flow 14: set_db design_power_effort none
floorplan:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
floorplan:@flow 17: #-------------------------------------------------------------------------------
floorplan:@@flow 18: set_db timing_analysis_cppr           both
floorplan:@@flow 19: set_db timing_analysis_type           ocv
floorplan:@@flow 20: set_db timing_analysis_aocv 0
floorplan:@@flow 21: set_db timing_analysis_socv 0
floorplan:@flow 22: if {[get_feature report_pba]} {...}
floorplan:@flow 26: # Extraction attributes  [get_db -category extract_rc]
floorplan:@flow 27: #-------------------------------------------------------------------------------
floorplan:@flow 28: if {[is_flow -after route.block_finish]} {...}
floorplan:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
floorplan:@flow 34: #-------------------------------------------------------------------------------
floorplan:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
floorplan:@flow 37: # Optimization attributes  [get_db -category opt]
floorplan:@flow 38: #-------------------------------------------------------------------------------
floorplan:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
floorplan:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
floorplan:@flow 42: # Clock attributes  [get_db -category cts]
floorplan:@flow 43: #-------------------------------------------------------------------------------
floorplan:@@flow 44: set_db cts_target_skew auto
floorplan:@@flow 45: set_db cts_target_max_transition_time_top 100
floorplan:@@flow 46: set_db cts_target_max_transition_time_trunk 100
floorplan:@@flow 47: set_db cts_target_max_transition_time_leaf 100
floorplan:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
floorplan:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan:@@flow 51: set_db cts_clock_gating_cells ICGX1
floorplan:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan:@flow 54: # Filler attributes  [get_db -category add_fillers]
floorplan:@flow 55: #-------------------------------------------------------------------------------
floorplan:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
floorplan:@flow 58: # Routing attributes  [get_db -category route]
floorplan:@flow 59: #-------------------------------------------------------------------------------
floorplan:#@ End verbose flow_step implementation.floorplan.init_innovus.init_innovus_yaml
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:            5.5              5                                      init_innovus_yaml
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   init_innovus
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_innovus.init_innovus_user
floorplan:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
floorplan:@flow 3: #-----------------------------------------------------------------------------
floorplan:@flow 5: # Extraction attributes  [get_db -category extract_rc]
floorplan:@flow 6: #-----------------------------------------------------------------------------
floorplan:@flow 8: # Floorplan attributes  [get_db -category floorplan]
floorplan:@flow 9: #-----------------------------------------------------------------------------
floorplan:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
floorplan:@flow 12: # Placement attributes  [get_db -category place]
floorplan:@flow 13: #-----------------------------------------------------------------------------
floorplan:@flow 15: # Optimization attributes  [get_db -category opt]
floorplan:@flow 16: #-----------------------------------------------------------------------------
floorplan:@flow 18: # Clock attributes  [get_db -category cts]
floorplan:@flow 19: #-----------------------------------------------------------------------------
floorplan:@flow 21: # Routing attributes  [get_db -category route]
floorplan:@flow 22: #-----------------------------------------------------------------------------
floorplan:#@ End verbose flow_step implementation.floorplan.init_innovus.init_innovus_user
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           4.97              5                                      init_innovus_user
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_floorplan
floorplan:@flow 2: #- initialize floorplan object using DEF and/or floorplan files
floorplan:@flow 3: source ./scripts/floorplan.tcl
floorplan:#@ Begin verbose source ./scripts/floorplan.tcl (pre)
floorplan:@file 1: # Minimum site dimensions: 0.46 units in X direction, 4.14 units in Y direction
floorplan:@file 2: set sitesx 0.46  ;
floorplan:@file 2: # Set the site width (X dimension) to 0.46
floorplan:@file 3: set sitesy 4.14  ;
floorplan:@file 3: # Set the site height (Y dimension) to 4.14
floorplan:@file 4:
floorplan:@file 5: # Print a message indicating the start of the floorplan script
floorplan:@file 6: puts "RUNNING FLOORPLAN.TCL"
floorplan:RUNNING FLOORPLAN.TCL
floorplan:@file 7:
floorplan:@file 8: # Set the snapping of the floorplan to align with block grid instances
floorplan:@@file 9: set_db floorplan_snap_block_grid inst
floorplan:@file 10:
floorplan:@file 11: # Create the core area of the floorplan with dimensions based on site sizes
floorplan:@file 12: # Assuming we have approximately a 100x100 um box as the placeholder floorplan 
floorplan:@file 13: # The floorplan width is calculated as sitesx * 220 and height as sitesy * 25
floorplan:@@file 14: create_floorplan -core_size [expr {$sitesx*2100}] [expr {$sitesy*300}] 30 30 30 30
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:Start create_tracks
floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan:**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
floorplan:@file 15:
floorplan:@file 16: # Initialize core rows for placement within the floorplan
floorplan:@@file 17: init_core_rows
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:@file 18:
floorplan:@file 19: # Retrieve and store the design's bounding box dimensions (dx and dy)
floorplan:@file 20: set dx [get_db designs .bbox.dx]  ;
floorplan:@file 20: # Get the design's X dimension (width)
floorplan:@file 21: set dy [get_db designs .bbox.dy]  ;
floorplan:@file 21: # Get the design's Y dimension (height)
floorplan:@file 22:
floorplan:@file 23: # REQUIRED: Macro Placement
floorplan:@@file 24: place_inst sram_A 180 220 
floorplan:@@file 25: place_inst sram_B 180 720 
floorplan:@file 26:
floorplan:@file 27: # REQUIRED: Macro Protection
floorplan:@@file 28: create_route_blockage -inst sram_A -layers {met1 met2 met3 met4} -cover
floorplan:@@file 29: create_route_blockage -inst sram_B -layers {met1 met2 met3 met4} -cover
floorplan:@@file 30: create_place_blockage -all_macros
floorplan:@file 31:
floorplan:@file 32: ## Add Power Grid
floorplan:@file 33: # Source an external script to add a power grid to the design
floorplan:@file 34: source ./scripts/add_power.tcl
floorplan:#@ Begin verbose source ./scripts/add_power.tcl (pre)
floorplan:@@file 1: connect_global_net VDD -type pg_pin -pin_base_name vccd1
floorplan:@@file 2: connect_global_net VSS -type pg_pin -pin_base_name vssd1
floorplan:@@file 3: connect_global_net VDD -type pg_pin -pin_base_name VDD
floorplan:@@file 4: connect_global_net VSS -type pg_pin -pin_base_name VSS
floorplan:@file 5:
floorplan:@@file 6: connect_global_net VDD -type tie_hi -all
floorplan:@@file 7: connect_global_net VSS -type tie_lo -all
floorplan:@file 8:
floorplan:@file 9: # connect SRAM power to Chip power
floorplan:@file 10: set mem_blocks [get_db [get_db insts *sram*] .name]
floorplan:@file 11: foreach i $mem_blocks {
floorplan:    puts $i
floorplan:    connect_global_net VDD -type pgpin -pin vccd1 -sinst $i -override
floorplan:    connect_global_net VSS -type pgpin -pin vssd1 -sinst $i -override
floorplan:}
floorplan:sram_A
floorplan:sram_B
floorplan:@@file 16: add_rings -nets {VDD VSS} -layer {top met5 bottom met5 left met4 right met4} -width {top 4.8 bottom 4.8 left 4.8 right 4.8} -spacing {top 4.8 bottom 4.8 left 4.8 right 4.8} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0.4 -jog_distance 0.4 -snap_wire_center_to_grid none
floorplan:#% Begin add_rings (date=10/10 16:03:07, mem=2705.8M)
floorplan:
floorplan:
floorplan:viaInitial starts at Fri Oct 10 16:03:07 2025
floorplan:viaInitial ends at Fri Oct 10 16:03:07 2025
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2706.5M)
floorplan:Ring generation is complete.
floorplan:vias are now being generated.
floorplan:add_rings created 8 wires.
floorplan:ViaGen created 8 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|  met4  |        4       |       NA       |
floorplan:|  via4  |        8       |        0       |
floorplan:|  met5  |        4       |       NA       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_rings (date=10/10 16:03:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2708.9M, current mem=2708.9M)
floorplan:@file 17:
floorplan:@@file 18: route_special -connect { core_pin } -block_pin_target { nearest_target } -core_pin_target { first_after_row_end } -core_pin_layer { met1 } -block_pin_layer_range { met3 met4 } -delete_existing_routes -nets { VDD VSS }
floorplan:#% Begin route_special (date=10/10 16:03:07, mem=2708.9M)
floorplan:**WARN: (IMPSR-4058):	Route_special option: blockPinLayerRange should be used in conjunction with option: -connect blockPin. 
floorplan:**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
floorplan:*** Begin SPECIAL ROUTE on Fri Oct 10 16:03:07 2025 ***
floorplan:SPECIAL ROUTE ran on directory: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
floorplan:SPECIAL ROUTE ran on machine: ece-rschsrv.ece.gatech.edu (Linux 4.18.0-553.69.1.el8_10.x86_64 Xeon 2.80Ghz)
floorplan:
floorplan:Begin option processing ...
floorplan:srouteConnectPowerBump set to false
floorplan:routeSelectNet set to "VDD VSS"
floorplan:routeSpecial set to true
floorplan:srouteConnectBlockPin set to false
floorplan:srouteConnectConverterPin set to false
floorplan:srouteConnectPadPin set to false
floorplan:srouteConnectStripe set to false
floorplan:srouteCorePinLayer set to "1"
floorplan:srouteFollowCorePinEnd set to 3
floorplan:srouteFollowPadPin set to false
floorplan:srouteJogControl set to "preferWithChanges differentLayer"
floorplan:srouteMaxBlockPinLayer set to 4
floorplan:srouteMinBlockPinLayer set to 3
floorplan:sroutePadPinAllPorts set to true
floorplan:srouteRoutePowerBarPortOnBothDir set to true
floorplan:srouteStopBlockPin set to "nearestTarget"
floorplan:End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1163.00 megs.
floorplan:
floorplan:Reading DB technology information...
floorplan:Finished reading DB technology information.
floorplan:Reading floorplan and netlist information...
floorplan:Finished reading floorplan and netlist information.
floorplan:**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
floorplan:Read in 11 layers, 5 routing layers, 1 overlap layer
floorplan:Read in 118 macros, 53 used
floorplan:Read in 53 components
floorplan:  51 core components: 51 unplaced, 0 placed, 0 fixed
floorplan:  2 block/ring components: 0 unplaced, 0 placed, 2 fixed
floorplan:Read in 38 logical pins
floorplan:Read in 11 blockages
floorplan:Read in 38 nets
floorplan:Read in 2 special nets, 2 routed
floorplan:Read in 106 terminals
floorplan:2 nets selected.
floorplan:
floorplan:Begin power routing ...
floorplan:CPU time for VDD FollowPin 0 seconds
floorplan:CPU time for VSS FollowPin 0 seconds
floorplan:  Number of Core ports routed: 602  open: 404
floorplan:  Number of Followpin connections: 503
floorplan:End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1163.00 megs.
floorplan:
floorplan:
floorplan:
floorplan: Begin updating DB with routing results ...
floorplan: Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
floorplan:Pin and blockage extraction finished
floorplan:
floorplan:route_special created 1105 wires.
floorplan:ViaGen created 1806 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|  met1  |      1105      |       NA       |
floorplan:|   via  |       602      |        0       |
floorplan:|  via2  |       602      |        0       |
floorplan:|  via3  |       602      |        0       |
floorplan:+--------+----------------+----------------+
floorplan:#% End route_special (date=10/10 16:03:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=2726.1M, current mem=2726.1M)
floorplan:@file 19:
floorplan:@@file 20: add_stripes -nets {VDD VSS} -layer met5 -direction horizontal -width 3 -spacing 20 -set_to_set_distance 50 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit met5 -pad_core_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met4 -use_wire_group 0 -snap_wire_center_to_grid none
floorplan:#% Begin add_stripes (date=10/10 16:03:07, mem=2726.1M)
floorplan:
floorplan:Initialize fgc environment(mem: 2726.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Starting stripe generation ...
floorplan:Non-Default Mode Option Settings :
floorplan:  NONE
floorplan:Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2726.1M)
floorplan:Stripe generation is complete.
floorplan:vias are now being generated.
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (30.30, 87.66) (995.50, 87.90).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 87.66) (29.90, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 87.66) (33.30, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (992.50, 87.66) (995.90, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 87.66) (1002.70, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 137.34) (29.90, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 137.34) (995.90, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 137.34) (1002.70, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 187.02) (29.90, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 187.02) (995.90, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 187.02) (1002.70, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 236.70) (29.90, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 236.70) (179.72, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (863.10, 236.70) (995.90, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 236.70) (1002.70, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 286.38) (29.90, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 286.38) (179.72, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (863.10, 286.38) (995.90, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 286.38) (1002.70, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 336.06) (29.90, 336.46).
floorplan:**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:add_stripes created 70 wires.
floorplan:ViaGen created 204 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|   via  |       10       |        0       |
floorplan:|  via2  |       10       |        0       |
floorplan:|  via3  |       10       |        0       |
floorplan:|  met4  |       10       |       NA       |
floorplan:|  via4  |       174      |        0       |
floorplan:|  met5  |       60       |       NA       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_stripes (date=10/10 16:03:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=2727.6M, current mem=2727.6M)
floorplan:@file 21:
floorplan:@@file 22: add_stripes -nets {VDD VSS} -layer met4 -direction vertical -width 3 -spacing 20 -set_to_set_distance 50 -start_from left -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit met5 -pad_core_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met4 -use_wire_group 0 -snap_wire_center_to_grid none
floorplan:#% Begin add_stripes (date=10/10 16:03:08, mem=2727.6M)
floorplan:
floorplan:Initialize fgc environment(mem: 2727.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Starting stripe generation ...
floorplan:Non-Default Mode Option Settings :
floorplan:  NONE
floorplan:Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2727.6M)
floorplan:Stripe generation is complete.
floorplan:vias are now being generated.
floorplan:add_stripes created 95 wires.
floorplan:ViaGen created 9619 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|   via  |      3014      |        0       |
floorplan:|  via2  |      3014      |        0       |
floorplan:|  via3  |      3014      |        0       |
floorplan:|  met4  |       95       |       NA       |
floorplan:|  via4  |       577      |        0       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_stripes (date=10/10 16:03:08, total cpu=0:00:00.5, real=0:00:00.0, peak res=2727.6M, current mem=2727.6M)
floorplan:@file 23:
floorplan:@file 24:
floorplan:#@ End verbose source ./scripts/add_power.tcl
floorplan:@file 35:
floorplan:@file 36: ## Add Pins
floorplan:@file 37: # Source an external script to add pins to the design
floorplan:@file 38: source ./scripts/add_pins.tcl
floorplan:#@ Begin verbose source ./scripts/add_pins.tcl (pre)
floorplan:@file 1: # Set the status of all partition pins to "unplaced"
floorplan:@file 2: # This ensures that all pins in the partition are marked as not yet placed in the design.
floorplan:@@file 3: set_partition_pin_status -pins * -status unplaced
floorplan:Status change applied to pin * of top level cell top_lvl.
floorplan:Processed 38 pins over 1 partitions.
floorplan:@file 4:
floorplan:@file 5: # Edit pin placement properties for all pins
floorplan:@file 6: # - `-fixed_pin`: Marks the pins as fixed, meaning their position will not change during optimization.
floorplan:@file 7: # - `-pin *`: Applies the changes to all pins in the design.
floorplan:@file 8: # - `-pattern fill_optimised`: Specifies a placement pattern for the pins, optimized for filling.
floorplan:@file 9: # - `-layer {2 3 4 5}`: Assigns the pins to metal layers 2, 3, 4, and 5 for routing purposes.
floorplan:@file 10: # - `-start {10 10}` and `-end {10 10}`: Sets both the start and end coordinates of pin placement to (10, 10), to spread pins over all edges of the rectangular floorplan.
floorplan:@@file 11: edit_pin -fixed_pin -pin * -pattern fill_optimised -layer {2 3 4 5} -start {10 10} -end {10 10}
floorplan:To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'set_db assign_pins_edit_in_batch true' (then edit_pin commands) and 'set_db assign_pins_edit_in_batch false'
floorplan:Successfully spread [38] pins.
floorplan:editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2742.8M).
floorplan:@file 12:
floorplan:@file 13: # Disable batch mode for pin assignment edits
floorplan:@file 14: # When `assign_pins_edit_in_batch` is set to false, pin edits are applied immediately rather than being queued for batch processing.
floorplan:@@file 15: set_db assign_pins_edit_in_batch false
floorplan:@file 16:
floorplan:#@ End verbose source ./scripts/add_pins.tcl
floorplan:@file 39:
floorplan:@file 40: # Align all elements in the floorplan to the nearest grid point
floorplan:@@file 41: snap_floorplan -all
floorplan:@file 42:
floorplan:@file 43: # Conditional block for optional macro placement and optimization (currently disabled)
floorplan:@file 44: if {0} {...}
floorplan:@file 57:
floorplan:@file 58: # Print a message indicating the end of the floorplan script
floorplan:@file 59: puts "ENDING FLOORPLAN.TCL"
floorplan:ENDING FLOORPLAN.TCL
floorplan:@file 60:
floorplan:#@ End verbose source ./scripts/floorplan.tcl
floorplan:#@ End verbose flow_step implementation.floorplan.init_floorplan
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           6.54              6                                      init_floorplan
floorplan:#@ Begin verbose flow_step implementation.floorplan.commit_power_intent
floorplan:@flow 2: if {[join [dict values [get_db init_power_intent_files]]] ne {}} {...}
floorplan:#@ End verbose flow_step implementation.floorplan.commit_power_intent
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.14              5                                      commit_power_intent
floorplan:#@ Begin verbose flow_step implementation.floorplan.add_tracks
floorplan:@flow 2: #- generate tracks after creating floorplan
floorplan:@flow 3: if {[llength [get_db current_design .track_patterns]] == 0} {...}
floorplan:#@ End verbose flow_step implementation.floorplan.add_tracks
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.26              5                                      add_tracks
floorplan:#@ Begin verbose flow_step implementation.floorplan.block_finish
floorplan:@flow 2: apply {{} {
floorplan:    #- Make sure flow_report_name is reset from any reports executed during the flow
floorplan:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
floorplan:    #- Set DB for handoff to Innovus
floorplan:    if {[is_flow -inside flow:syn_opt]} {
floorplan:      set_db flow_write_db_common true
floorplan:    }
floorplan:  
floorplan:    #- Set value for SPEF output file generation
floorplan:    if {[get_db flow_branch] ne ""} {
floorplan:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
floorplan:    } else {
floorplan:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
floorplan:    }
floorplan:    set_db flow_spef_directory $out_dir
floorplan:  
floorplan:    #- Store non-default root attributes to metrics
floorplan:    catch {report_obj -tcl} flow_root_config
floorplan:    if {[dict exists $flow_root_config root:/]} {
floorplan:      set flow_root_config [dict get $flow_root_config root:/]
floorplan:    } elseif {[dict exists $flow_root_config root:]} {
floorplan:      set flow_root_config [dict get $flow_root_config root:]
floorplan:    } else {
floorplan:    }
floorplan:    foreach key [dict keys $flow_root_config] {
floorplan:      if {[string length [dict get $flow_root_config $key]] > 200} {
floorplan:        dict set flow_root_config $key "\[long value truncated\]"
floorplan:      }
floorplan:    }
floorplan:    set_metric -name flow.root_config -value $flow_root_config
floorplan:  }}
floorplan:#@ End verbose flow_step implementation.floorplan.block_finish
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.39              5                                      block_finish
floorplan:#% Begin save design ... (date=10/10 16:03:26, mem=2750.5M)
floorplan:% Begin Save ccopt configuration ... (date=10/10 16:03:26, mem=2750.5M)
floorplan:% End Save ccopt configuration ... (date=10/10 16:03:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2751.6M, current mem=2751.6M)
floorplan:% Begin Save netlist data ... (date=10/10 16:03:26, mem=2751.6M)
floorplan:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.v.bin in single-threaded mode...
floorplan:% End Save netlist data ... (date=10/10 16:03:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2751.8M, current mem=2751.8M)
floorplan:Saving symbol-table file ...
floorplan:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.congmap.gz ...
floorplan:% Begin Save AAE data ... (date=10/10 16:03:26, mem=2751.9M)
floorplan:Saving AAE Data ...
floorplan:% End Save AAE data ... (date=10/10 16:03:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2813.7M, current mem=2752.3M)
floorplan:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/gui.pref.tcl ...
floorplan:Saving mode setting ...
floorplan:Saving root attributes to be loaded post write_db ...
floorplan:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
floorplan:Saving global file ...
floorplan:Saving root attributes to be loaded previous write_db ...
floorplan:% Begin Save floorplan data ... (date=10/10 16:03:28, mem=2758.8M)
floorplan:Saving floorplan file ...
floorplan:% End Save floorplan data ... (date=10/10 16:03:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2759.1M, current mem=2759.1M)
floorplan:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:28 2025)
floorplan:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2759.1M) ***
floorplan:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.bbox.lef
floorplan:Saving Drc markers ...
floorplan:... 404 markers are saved ...
floorplan:... 0 geometry drc markers are saved ...
floorplan:... 0 antenna drc markers are saved ...
floorplan:% Begin Save placement data ... (date=10/10 16:03:29, mem=2759.8M)
floorplan:** Saving stdCellPlacement_binary (version# 2) ...
floorplan:Save Adaptive View Pruning View Names to Binary file
floorplan:% End Save placement data ... (date=10/10 16:03:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2760.0M, current mem=2760.0M)
floorplan:% Begin Save routing data ... (date=10/10 16:03:29, mem=2760.0M)
floorplan:Saving route file ...
floorplan:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2761.2M) ***
floorplan:% End Save routing data ... (date=10/10 16:03:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2760.2M, current mem=2760.2M)
floorplan:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.prop
floorplan:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2763.9M) ***
floorplan:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.techData.gz' ...
floorplan:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/extraction/' ...
floorplan:% Begin Save power constraints data ... (date=10/10 16:03:29, mem=2764.0M)
floorplan:% End Save power constraints data ... (date=10/10 16:03:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2764.0M, current mem=2764.0M)
floorplan:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
floorplan:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
floorplan:Generated self-contained design floorplan.enc_2
floorplan:#% End save design ... (date=10/10 16:03:30, total cpu=0:00:03.2, real=0:00:04.0, peak res=2813.7M, current mem=2778.0M)
floorplan:
floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan:Severity  ID               Count  Summary                                  
floorplan:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
floorplan:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
floorplan:*** Message Summary: 3 warning(s), 0 error(s)
floorplan:
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   write_db
floorplan:#@ Begin verbose flow_step implementation.floorplan.write_output_screenshot
floorplan:@flow 2: set inputstring [get_db flow_starting_db]
floorplan:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
floorplan:@flow 4: set filename [file tail $stepname]
floorplan:@flow 5: set rootname [file rootname $filename]
floorplan:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
floorplan:@flow 7: # Define the directory name
floorplan:@flow 8: set dirName "output/screenshots"
floorplan:@flow 10: # Check if the directory exists
floorplan:@flow 11: if {![file exists $dirName]} {...
floorplan:@flow 15: } else {
floorplan:@flow 16: puts "Directory '$dirName' already exists."
floorplan:Directory 'output/screenshots' already exists.
floorplan:@flow 17: }
floorplan:@@flow 18: write_to_gif $outfile
floorplan:#@ End verbose flow_step implementation.floorplan.write_output_screenshot
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.72              6                                      write_output_screenshot
floorplan:#@ Begin verbose flow_step implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:@@flow 2: schedule_flow -flow report_floorplan -include_in_metrics
floorplan:#@ End verbose flow_step implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Program version = 25.11-s102_1
floorplan:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
floorplan:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
floorplan:Starting time = Oct 10, 2025 16:02:50
floorplan:Ending time = Oct 10, 2025 16:03:46
floorplan:
floorplan:Run Flow Summary
floorplan:---------------------
floorplan:
floorplan:Steps run:  implementation.floorplan.block_start implementation.floorplan.init_innovus.init_innovus_yaml implementation.floorplan.init_innovus.init_innovus_user implementation.floorplan.init_floorplan implementation.floorplan.commit_power_intent implementation.floorplan.add_tracks implementation.floorplan.block_finish implementation.floorplan.write_output_screenshot implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Step status:
floorplan:     implementation.floorplan.block_start                                 success
floorplan:     implementation.floorplan.init_innovus.init_innovus_yaml              success
floorplan:     implementation.floorplan.init_innovus.init_innovus_user              success
floorplan:     implementation.floorplan.init_floorplan                              success
floorplan:     implementation.floorplan.commit_power_intent                         success
floorplan:     implementation.floorplan.add_tracks                                  success
floorplan:     implementation.floorplan.block_finish                                success
floorplan:     implementation.floorplan.write_output_screenshot                     success
floorplan:     implementation.floorplan.schedule_floorplan_report_floorplan         success
floorplan:
floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
floorplan:|-------------+------------------+-------------------+-----------------------+-----------------------|
floorplan:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
floorplan:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
floorplan:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
floorplan:| floorplan   | 0:01:24          | 0:01:26           |                       |                       |
floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan:*** Message Summary: 218 warning(s), 2 error(s)
floorplan:
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 3056.496M, initial mem = 920.578M) ***
floorplan:--- Ending "Innovus" (totcpu=0:01:38, real=0:01:44, mem=3056.5M) ---
floorplan:
  flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan returned successfully

Starting scheduled flows at 10-10 16:04:23...
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
  report_floorplan @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
  report_floorplan @ innovus: report_start -> report_finish
floorplan.report_floorplan:
floorplan.report_floorplan:Cadence Innovus(TM) Implementation System.
floorplan.report_floorplan:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
floorplan.report_floorplan:
floorplan.report_floorplan:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
prects:
prects:Cadence Innovus(TM) Implementation System.
prects:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
prects:
prects:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
floorplan.report_floorplan:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan.report_floorplan -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 4f0643a6-0ef3-4c1b-9bcd-659360d4f2e4 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 1 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_floorplan tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/floorplan.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 1} include_in_metrics 1 parent_uuid 4f0643a6-0ef3-4c1b-9bcd-659360d4f2e4 after {} defer 0 child_of {flow:flow_current flow:implementation flow:floorplan}} flow_name flow:report_floorplan first_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}} child_of {flow:flow_current flow:implementation flow:floorplan} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan.report_floorplan}; run_flow -from {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} -to {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_floorplan} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
floorplan.report_floorplan:Date:		Fri Oct 10 16:04:24 2025
prects:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
prects:Date:		Fri Oct 10 16:04:24 2025
floorplan.report_floorplan:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
floorplan.report_floorplan:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
floorplan.report_floorplan:
floorplan.report_floorplan:License:
floorplan.report_floorplan:		[16:04:24.185737] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
floorplan.report_floorplan:
prects:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
prects:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
prects:
prects:License:
prects:		[16:04:24.185737] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
prects:
floorplan.report_floorplan:		invs	Innovus Implementation System	25.1	checkout succeeded
floorplan.report_floorplan:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
prects:		invs	Innovus Implementation System	25.1	checkout succeeded
prects:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
floorplan.report_floorplan:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
prects:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
prects:Type 'man IMPOAX-124' for more detail.
floorplan.report_floorplan:Type 'man IMPOAX-124' for more detail.
prects:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
floorplan.report_floorplan:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
floorplan.report_floorplan:Type 'man IMPOAX-332' for more detail.
floorplan.report_floorplan:INFO: OA features are disabled in this session.
prects:Type 'man IMPOAX-332' for more detail.
prects:INFO: OA features are disabled in this session.
prects:
prects:
floorplan.report_floorplan:
floorplan.report_floorplan:
floorplan.report_floorplan:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2474024_fd67472e-3011-4350-a60e-111a0ca4ec91_ece-rschsrv.ece.gatech.edu_dkhalil8_hqC11w.
floorplan.report_floorplan:
floorplan.report_floorplan:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
prects:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2473913_97ac8ca4-72e9-46b8-981d-66c470e7a863_ece-rschsrv.ece.gatech.edu_dkhalil8_QWeQng.
prects:
prects:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
floorplan.report_floorplan:[INFO] Loading Pegasus 24.13 fill procedures
prects:[INFO] Loading Pegasus 24.13 fill procedures
floorplan.report_floorplan:Info: Process UID = 2474024 / fd67472e-3011-4350-a60e-111a0ca4ec91 / 0JVP6m7dm5
prects:Info: Process UID = 2473913 / 97ac8ca4-72e9-46b8-981d-66c470e7a863 / Ih7Mf014Zp
floorplan.report_floorplan:
floorplan.report_floorplan:**INFO:  MMMC transition support version v31-84 
floorplan.report_floorplan:
floorplan.report_floorplan:#@ Processing -execute option
floorplan.report_floorplan:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 4f0643a6-0ef3-4c1b-9bcd-659360d4f2e4 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 1 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_floorplan tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/floorplan.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 1} include_in_metrics 1 parent_uuid 4f0643a6-0ef3-4c1b-9bcd-659360d4f2e4 after {} defer 0 child_of {flow:flow_current flow:implementation flow:floorplan}} flow_name flow:report_floorplan first_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}} child_of {flow:flow_current flow:implementation flow:floorplan} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/floorplan.report_floorplan}; run_flow -from {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} -to {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_floorplan} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
floorplan.report_floorplan:init_flow summary:
floorplan.report_floorplan:  Flow script        : 
floorplan.report_floorplan:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
floorplan.report_floorplan:  Flow               : flow:report_floorplan
floorplan.report_floorplan:  From               : report_start
floorplan.report_floorplan:  To                 : report_finish
floorplan.report_floorplan:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
floorplan.report_floorplan:  Working directory  : .
floorplan.report_floorplan:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2
floorplan.report_floorplan:  Run tag            : 
floorplan.report_floorplan:  Branch name        : 
floorplan.report_floorplan:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_2
floorplan.report_floorplan:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_2
floorplan.report_floorplan:reading previous metrics...
prects:
prects:**INFO:  MMMC transition support version v31-84 
prects:
prects:#@ Processing -execute option
prects:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
prects:init_flow summary:
prects:  Flow script        : 
prects:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
prects:  Flow               : flow:flow_current
prects:  From               : implementation.prects.block_start
prects:  To                 : implementation.prects.schedule_prects_report_prects
prects:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
prects:  Working directory  : .
prects:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2
prects:  Run tag            : 
prects:  Branch name        : 
prects:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2
prects:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2
prects:reading previous metrics...
floorplan.report_floorplan:Sourcing flow scripts...
prects:Sourcing flow scripts...
floorplan.report_floorplan:Sourcing flow scripts done.
floorplan.report_floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan.report_floorplan:#@ Begin verbose flow_step activate_views
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set db [get_db flow_starting_db]
floorplan.report_floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan.report_floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan.report_floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan.report_floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan.report_floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan.report_floorplan:  
floorplan.report_floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan.report_floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan.report_floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan.report_floorplan:        set cmd "set_analysis_view"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup [list $setup_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold [list $hold_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan.report_floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan.report_floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan.report_floorplan:        set cmd "set_flowkit_read_db_args"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } else {
floorplan.report_floorplan:      }
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:#@ End verbose flow_step activate_views
floorplan.report_floorplan:#@ Begin verbose flow_step init_mcpu
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    # Multi host/cpu attributes
floorplan.report_floorplan:    #-----------------------------------------------------------------------------
floorplan.report_floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan.report_floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan.report_floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan.report_floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan.report_floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan.report_floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan.report_floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan.report_floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan.report_floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      set max_cpus 1
floorplan.report_floorplan:    }
floorplan.report_floorplan:    switch -glob [get_db program_short_name] {
floorplan.report_floorplan:      default       {}
floorplan.report_floorplan:      joules*       -
floorplan.report_floorplan:      genus*        -
floorplan.report_floorplan:      innovus*      -
floorplan.report_floorplan:      tempus*       -
floorplan.report_floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan.report_floorplan:    }
floorplan.report_floorplan:if {[get_feature opt_signoff]} {
floorplan.report_floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan.report_floorplan:        set_distributed_hosts -local
floorplan.report_floorplan:      }
floorplan.report_floorplan:}
floorplan.report_floorplan:  }}
floorplan.report_floorplan:set_multi_cpu_usage -local_cpu 1
floorplan.report_floorplan:#@ End verbose flow_step init_mcpu
floorplan.report_floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan.report_floorplan:#% Begin load design ... (date=10/10 16:05:02, mem=2072.5M)
prects:Sourcing flow scripts done.
prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects:#@ Begin verbose flow_step activate_views
prects:@flow 2: apply {{} {
prects:    set db [get_db flow_starting_db]
prects:    set flow [lindex [get_db flow_hier_path] end]
prects:    set setup_views [get_feature -obj $flow setup_views]
prects:    set hold_views [get_feature -obj $flow hold_views]
prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects:  
prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects:        set cmd "set_analysis_view"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup [list $setup_views]"
prects:        } else {
prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold [list $hold_views]"
prects:        } else {
prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage [list $leakage_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects:          }
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic [list $dynamic_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects:          }
prects:        }
prects:        eval $cmd
prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects:        set cmd "set_flowkit_read_db_args"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup_views [list $setup_views]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold_views [list $hold_views]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage_view [list $leakage_view]"
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects:        }
prects:        eval $cmd
prects:      } else {
prects:      }
prects:    }
prects:  }}
prects:#@ End verbose flow_step activate_views
prects:#@ Begin verbose flow_step init_mcpu
prects:@flow 2: apply {{} {
prects:    # Multi host/cpu attributes
prects:    #-----------------------------------------------------------------------------
prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects:    # a typical environment variable exported by distribution platforms and is
prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects:    } else {
prects:      set max_cpus 1
prects:    }
prects:    switch -glob [get_db program_short_name] {
prects:      default       {}
prects:      joules*       -
prects:      genus*        -
prects:      innovus*      -
prects:      tempus*       -
prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects:    }
prects:if {[get_feature opt_signoff]} {
prects:      if {[is_flow -inside flow:opt_signoff]} {
prects:        set_multi_cpu_usage -verbose -remote_host 1
prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects:        set_distributed_hosts -local
prects:      }
prects:}
prects:  }}
prects:set_multi_cpu_usage -local_cpu 1
prects:#@ End verbose flow_step init_mcpu
prects:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects:#% Begin load design ... (date=10/10 16:05:03, mem=2092.9M)
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:03:30 2025'.
floorplan.report_floorplan:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
floorplan.report_floorplan:Type 'man IMPOAX-124' for more detail.
floorplan.report_floorplan:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
floorplan.report_floorplan:Type 'man IMPOAX-332' for more detail.
floorplan.report_floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:Read 109 cells in library 'sky130_tt_1.8_25' 
floorplan.report_floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
floorplan.report_floorplan:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.tlef ...
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.lef ...
floorplan.report_floorplan:Set DBUPerIGU to M2 pitch 460.
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
floorplan.report_floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
floorplan.report_floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/viewDefinition.tcl
floorplan.report_floorplan:% Begin Load netlist data ... (date=10/10 16:05:05, mem=2090.3M)
floorplan.report_floorplan:*** Begin netlist parsing (mem=2090.3M) ***
floorplan.report_floorplan:Created 110 new cells from 2 timing libraries.
floorplan.report_floorplan:Reading netlist ...
floorplan.report_floorplan:Backslashed names will retain backslash and a trailing blank character.
floorplan.report_floorplan:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.v.bin'
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2098.039M, initial mem = 920.867M) ***
floorplan.report_floorplan:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2098.0M) ***
floorplan.report_floorplan:% End Load netlist data ... (date=10/10 16:05:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2098.1M, current mem=2098.1M)
floorplan.report_floorplan:Top level cell is top_lvl.
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:03:30 2025'.
prects:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
prects:Type 'man IMPOAX-124' for more detail.
prects:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
prects:Type 'man IMPOAX-332' for more detail.
prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
floorplan.report_floorplan:Hooked 110 DB cells to tlib cells.
floorplan.report_floorplan:Starting recursive module instantiation check.
floorplan.report_floorplan:No recursion found.
floorplan.report_floorplan:Building hierarchical netlist for Cell top_lvl ...
floorplan.report_floorplan:***** UseNewTieNetMode *****.
floorplan.report_floorplan:*** Netlist is unique.
floorplan.report_floorplan:** info: there are 119 modules.
floorplan.report_floorplan:** info: there are 840 stdCell insts.
floorplan.report_floorplan:** info: there are 840 stdCell insts with at least one signal pin.
floorplan.report_floorplan:** info: there are 2 macros.
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2128.387M, initial mem = 920.867M) ***
floorplan.report_floorplan:*info: set bottom ioPad orient R0
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:Start create_tracks
floorplan.report_floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan.report_floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan.report_floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan.report_floorplan:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/gui.pref.tcl ...
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan.report_floorplan:Change floorplan default-technical-site to 'CoreSite'.
prects:Read 109 cells in library 'sky130_tt_1.8_25' 
prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
prects:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
prects:
prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.tlef ...
prects:
prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.lef ...
prects:Set DBUPerIGU to M2 pitch 460.
prects:
prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
prects:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
prects:To increase the message display limit, refer to the product command reference manual.
prects:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
prects:To increase the message display limit, refer to the product command reference manual.
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/viewDefinition.tcl
prects:% Begin Load netlist data ... (date=10/10 16:05:06, mem=2110.7M)
prects:*** Begin netlist parsing (mem=2110.7M) ***
prects:Created 110 new cells from 2 timing libraries.
prects:Reading netlist ...
prects:Backslashed names will retain backslash and a trailing blank character.
prects:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.v.bin'
prects:
prects:*** Memory Usage v#1 (Current mem = 2118.762M, initial mem = 944.137M) ***
prects:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8M) ***
prects:% End Load netlist data ... (date=10/10 16:05:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2118.7M, current mem=2118.7M)
prects:Top level cell is top_lvl.
floorplan.report_floorplan:*Info: initialize multi-corner CTS.
prects:Hooked 110 DB cells to tlib cells.
prects:Starting recursive module instantiation check.
prects:No recursion found.
prects:Building hierarchical netlist for Cell top_lvl ...
prects:***** UseNewTieNetMode *****.
prects:*** Netlist is unique.
prects:** info: there are 119 modules.
prects:** info: there are 840 stdCell insts.
prects:** info: there are 840 stdCell insts with at least one signal pin.
prects:** info: there are 2 macros.
prects:
prects:*** Memory Usage v#1 (Current mem = 2148.918M, initial mem = 944.137M) ***
prects:*info: set bottom ioPad orient R0
prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:Start create_tracks
prects:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
prects:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
prects:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan.report_floorplan:Total number of combinational cells: 87
floorplan.report_floorplan:Total number of sequential cells: 19
floorplan.report_floorplan:Total number of tristate cells: 3
floorplan.report_floorplan:Total number of level shifter cells: 0
floorplan.report_floorplan:Total number of power gating cells: 0
floorplan.report_floorplan:Total number of isolation cells: 0
floorplan.report_floorplan:Total number of power switch cells: 0
floorplan.report_floorplan:Total number of pulse generator cells: 0
floorplan.report_floorplan:Total number of always on buffers: 0
floorplan.report_floorplan:Total number of retention cells: 0
floorplan.report_floorplan:Total number of physical cells: 0
floorplan.report_floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan.report_floorplan:Total number of usable buffers: 7
floorplan.report_floorplan:List of unusable buffers:
floorplan.report_floorplan:Total number of unusable buffers: 0
floorplan.report_floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan.report_floorplan:Total number of usable inverters: 9
floorplan.report_floorplan:List of unusable inverters:
floorplan.report_floorplan:Total number of unusable inverters: 0
floorplan.report_floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan.report_floorplan:Total number of identified usable delay cells: 4
floorplan.report_floorplan:List of identified unusable delay cells:
floorplan.report_floorplan:Total number of identified unusable delay cells: 0
prects:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/gui.pref.tcl ...
floorplan.report_floorplan:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.gz (mem = 2424.9M).
floorplan.report_floorplan:% Begin Load floorplan data ... (date=10/10 16:05:07, mem=2425.5M)
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:Change floorplan default-technical-site to 'CoreSite'.
floorplan.report_floorplan:*info: reset 1316 existing net BottomPreferredLayer and AvoidDetour
floorplan.report_floorplan:Deleting old partition specification.
floorplan.report_floorplan:Set FPlanBox to (0 0 1025800 1301800)
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan: ... processed partition successfully.
floorplan.report_floorplan:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:28 2025, version: 1)
floorplan.report_floorplan:Convert 0 swires and 0 svias from compressed groups
floorplan.report_floorplan:145 swires and 314 svias were compressed
floorplan.report_floorplan:145 swires and 76 svias were decompressed from small or sparse groups
floorplan.report_floorplan:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2427.4M, current mem=2427.4M)
floorplan.report_floorplan:Extracting standard cell pins and blockage ...... 
floorplan.report_floorplan:Pin and blockage extraction finished
floorplan.report_floorplan:Delete all existing relative floorplan constraints.
floorplan.report_floorplan:% End Load floorplan data ... (date=10/10 16:05:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2427.9M, current mem=2427.9M)
floorplan.report_floorplan:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.congmap.gz ...
prects:*Info: initialize multi-corner CTS.
floorplan.report_floorplan:% Begin Load SymbolTable ... (date=10/10 16:05:07, mem=2427.9M)
floorplan.report_floorplan:% End Load SymbolTable ... (date=10/10 16:05:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=2428.3M, current mem=2428.3M)
floorplan.report_floorplan:Loading place ...
floorplan.report_floorplan:% Begin Load placement data ... (date=10/10 16:05:08, mem=2428.3M)
floorplan.report_floorplan:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.place.gz.
floorplan.report_floorplan:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025, version# 2) ...
floorplan.report_floorplan:Read Views for adaptive view pruning ...
floorplan.report_floorplan:Read 0 views from Binary DB for adaptive view pruning
floorplan.report_floorplan:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2428.3M) ***
floorplan.report_floorplan:Total net length = 2.975e+03 (8.352e+02 2.140e+03) (ext = 1.961e+03)
prects:Total number of combinational cells: 87
prects:Total number of sequential cells: 19
prects:Total number of tristate cells: 3
prects:Total number of level shifter cells: 0
prects:Total number of power gating cells: 0
prects:Total number of isolation cells: 0
prects:Total number of power switch cells: 0
prects:Total number of pulse generator cells: 0
prects:Total number of always on buffers: 0
prects:Total number of retention cells: 0
prects:Total number of physical cells: 0
prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects:Total number of usable buffers: 7
prects:List of unusable buffers:
prects:Total number of unusable buffers: 0
prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects:Total number of usable inverters: 9
prects:List of unusable inverters:
prects:Total number of unusable inverters: 0
prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects:Total number of identified usable delay cells: 4
prects:List of identified unusable delay cells:
prects:Total number of identified unusable delay cells: 0
floorplan.report_floorplan:% End Load placement data ... (date=10/10 16:05:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2428.6M, current mem=2428.6M)
prects:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.gz (mem = 2445.6M).
prects:% Begin Load floorplan data ... (date=10/10 16:05:08, mem=2445.6M)
floorplan.report_floorplan:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:03:28 2025)
floorplan.report_floorplan:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2428.9M) ***
floorplan.report_floorplan:% Begin Load routing data ... (date=10/10 16:05:08, mem=2428.9M)
floorplan.report_floorplan:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.gz.
prects:*info: reset 1316 existing net BottomPreferredLayer and AvoidDetour
prects:Deleting old partition specification.
floorplan.report_floorplan:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025 Format: 23.1) ...
floorplan.report_floorplan:*** Total 1278 nets are successfully restored.
floorplan.report_floorplan:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2430.0M) ***
floorplan.report_floorplan:% End Load routing data ... (date=10/10 16:05:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2430.0M, current mem=2429.1M)
floorplan.report_floorplan:Loading Drc markers ...
prects:Set FPlanBox to (0 0 1025800 1301800)
prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects: ... processed partition successfully.
prects:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:28 2025, version: 1)
prects:Convert 0 swires and 0 svias from compressed groups
prects:145 swires and 314 svias were compressed
prects:145 swires and 76 svias were decompressed from small or sparse groups
prects:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.5M, current mem=2447.5M)
prects:Extracting standard cell pins and blockage ...... 
prects:Pin and blockage extraction finished
prects:Delete all existing relative floorplan constraints.
prects:% End Load floorplan data ... (date=10/10 16:05:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.9M, current mem=2447.9M)
prects:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.congmap.gz ...
floorplan.report_floorplan:... 404 markers are loaded ...
floorplan.report_floorplan:... 0 geometry drc markers are loaded ...
floorplan.report_floorplan:... 0 antenna drc markers are loaded ...
floorplan.report_floorplan:TAT_INFO: ::restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
floorplan.report_floorplan:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.prop
prects:% Begin Load SymbolTable ... (date=10/10 16:05:08, mem=2448.0M)
floorplan.report_floorplan:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2431.9M) ***
floorplan.report_floorplan:Change floorplan default-technical-site to 'CoreSite'.
prects:% End Load SymbolTable ... (date=10/10 16:05:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.4M, current mem=2448.4M)
prects:Loading place ...
prects:% Begin Load placement data ... (date=10/10 16:05:08, mem=2448.4M)
prects:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.place.gz.
prects:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025, version# 2) ...
prects:Read Views for adaptive view pruning ...
prects:Read 0 views from Binary DB for adaptive view pruning
prects:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2448.4M) ***
prects:Total net length = 2.975e+03 (8.352e+02 2.140e+03) (ext = 1.961e+03)
prects:% End Load placement data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
prects:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:03:28 2025)
prects:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2449.1M) ***
prects:% Begin Load routing data ... (date=10/10 16:05:09, mem=2448.9M)
prects:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.gz.
floorplan.report_floorplan:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/extraction/' ...
floorplan.report_floorplan:Extraction setup Started for TopCell top_lvl 
floorplan.report_floorplan:Initializing multi-corner RC extraction with 1 active RC Corners ...
floorplan.report_floorplan:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
prects:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025 Format: 23.1) ...
prects:*** Total 1278 nets are successfully restored.
prects:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2450.0M) ***
prects:% End Load routing data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2450.0M, current mem=2449.1M)
prects:Loading Drc markers ...
prects:... 404 markers are loaded ...
prects:... 0 geometry drc markers are loaded ...
prects:... 0 antenna drc markers are loaded ...
prects:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
prects:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.prop
floorplan.report_floorplan:Generating auto layer map file.
prects:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2452.1M) ***
floorplan.report_floorplan:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.techData.gz' ...
floorplan.report_floorplan:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
floorplan.report_floorplan:Set Shrink Factor to 1.00000
floorplan.report_floorplan:Summary of Active RC-Corners : 
floorplan.report_floorplan: 
floorplan.report_floorplan: Analysis View: tt_v1.8_25C_Nominal_25_func
floorplan.report_floorplan:    RC-Corner Name        : Nominal_25C
floorplan.report_floorplan:    RC-Corner Index       : 0
floorplan.report_floorplan:    RC-Corner Temperature : 25 Celsius
floorplan.report_floorplan:    RC-Corner Cap Table   : ''
floorplan.report_floorplan:    RC-Corner PreRoute Res Factor         : 1
floorplan.report_floorplan:    RC-Corner PreRoute Cap Factor         : 1
floorplan.report_floorplan:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
floorplan.report_floorplan:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
floorplan.report_floorplan:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
prects:Change floorplan default-technical-site to 'CoreSite'.
floorplan.report_floorplan:Updating RC Grid density data for preRoute extraction ...
floorplan.report_floorplan:Initializing multi-corner resistance tables ...
floorplan.report_floorplan:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
floorplan.report_floorplan:Start generating vias ..
floorplan.report_floorplan:#Skip building auto via since it is not turned on.
floorplan.report_floorplan:Extracting standard cell pins and blockage ...... 
floorplan.report_floorplan:Pin and blockage extraction finished
floorplan.report_floorplan:Via generation completed.
floorplan.report_floorplan:% Begin Load power constraints ... (date=10/10 16:05:09, mem=2448.1M)
floorplan.report_floorplan:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl_power_constraints.tcl
floorplan.report_floorplan:% End Load power constraints ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
floorplan.report_floorplan:% Begin load AAE data ... (date=10/10 16:05:09, mem=2483.2M)
floorplan.report_floorplan:% End load AAE data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=2483.2M, current mem=2483.2M)
floorplan.report_floorplan:Restoring CCOpt config...
floorplan.report_floorplan:Restoring CCOpt config done.
floorplan.report_floorplan:Total number of combinational cells: 87
floorplan.report_floorplan:Total number of sequential cells: 19
floorplan.report_floorplan:Total number of tristate cells: 3
floorplan.report_floorplan:Total number of level shifter cells: 0
floorplan.report_floorplan:Total number of power gating cells: 0
floorplan.report_floorplan:Total number of isolation cells: 0
floorplan.report_floorplan:Total number of power switch cells: 0
floorplan.report_floorplan:Total number of pulse generator cells: 0
floorplan.report_floorplan:Total number of always on buffers: 0
floorplan.report_floorplan:Total number of retention cells: 0
floorplan.report_floorplan:Total number of physical cells: 0
floorplan.report_floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan.report_floorplan:Total number of usable buffers: 7
floorplan.report_floorplan:List of unusable buffers:
floorplan.report_floorplan:Total number of unusable buffers: 0
floorplan.report_floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan.report_floorplan:Total number of usable inverters: 9
floorplan.report_floorplan:List of unusable inverters:
floorplan.report_floorplan:Total number of unusable inverters: 0
floorplan.report_floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan.report_floorplan:Total number of identified usable delay cells: 4
floorplan.report_floorplan:List of identified unusable delay cells:
floorplan.report_floorplan:Total number of identified unusable delay cells: 0
floorplan.report_floorplan:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
floorplan.report_floorplan:timing_aocv_enable_gba_combine_launch_capture
floorplan.report_floorplan:timing_enable_backward_compatible_latch_thru_mt_mode
floorplan.report_floorplan:#% End load design ... (date=10/10 16:05:10, total cpu=0:00:06.5, real=0:00:08.0, peak res=2513.7M, current mem=2484.9M)
floorplan.report_floorplan:
floorplan.report_floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan.report_floorplan:Severity  ID               Count  Summary                                  
floorplan.report_floorplan:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
floorplan.report_floorplan:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
floorplan.report_floorplan:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
floorplan.report_floorplan:WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
floorplan.report_floorplan:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
floorplan.report_floorplan:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
floorplan.report_floorplan:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
floorplan.report_floorplan:WARNING   IMPCTE-107           1  The following globals have been obsolete...
floorplan.report_floorplan:*** Message Summary: 143 warning(s), 2 error(s)
floorplan.report_floorplan:
floorplan.report_floorplan:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   read_db
floorplan.report_floorplan:Sourcing flow scripts...
prects:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/extraction/' ...
prects:Extraction setup Started for TopCell top_lvl 
prects:Initializing multi-corner RC extraction with 1 active RC Corners ...
prects:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
prects:Generating auto layer map file.
prects:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.techData.gz' ...
prects:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
prects:Set Shrink Factor to 1.00000
prects:Summary of Active RC-Corners : 
prects: 
prects: Analysis View: tt_v1.8_25C_Nominal_25_func
prects:    RC-Corner Name        : Nominal_25C
prects:    RC-Corner Index       : 0
prects:    RC-Corner Temperature : 25 Celsius
prects:    RC-Corner Cap Table   : ''
prects:    RC-Corner PreRoute Res Factor         : 1
prects:    RC-Corner PreRoute Cap Factor         : 1
prects:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
prects:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
prects:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
prects:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
prects:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
prects:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
prects:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
prects:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
prects:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
prects:Start generating vias ..
prects:#Skip building auto via since it is not turned on.
prects:Extracting standard cell pins and blockage ...... 
prects:Pin and blockage extraction finished
prects:Via generation completed.
prects:% Begin Load power constraints ... (date=10/10 16:05:10, mem=2468.0M)
prects:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl_power_constraints.tcl
prects:% End Load power constraints ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2468.6M, current mem=2468.6M)
prects:% Begin load AAE data ... (date=10/10 16:05:10, mem=2503.2M)
prects:% End load AAE data ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=2503.2M, current mem=2503.2M)
prects:Restoring CCOpt config...
prects:Restoring CCOpt config done.
prects:Total number of combinational cells: 87
prects:Total number of sequential cells: 19
prects:Total number of tristate cells: 3
prects:Total number of level shifter cells: 0
prects:Total number of power gating cells: 0
prects:Total number of isolation cells: 0
prects:Total number of power switch cells: 0
prects:Total number of pulse generator cells: 0
prects:Total number of always on buffers: 0
prects:Total number of retention cells: 0
prects:Total number of physical cells: 0
prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects:Total number of usable buffers: 7
prects:List of unusable buffers:
prects:Total number of unusable buffers: 0
prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects:Total number of usable inverters: 9
prects:List of unusable inverters:
prects:Total number of unusable inverters: 0
prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects:Total number of identified usable delay cells: 4
prects:List of identified unusable delay cells:
prects:Total number of identified unusable delay cells: 0
prects:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
prects:timing_aocv_enable_gba_combine_launch_capture
prects:timing_enable_backward_compatible_latch_thru_mt_mode
floorplan.report_floorplan:Sourcing flow scripts done.
floorplan.report_floorplan:reading previous metrics...
prects:#% End load design ... (date=10/10 16:05:11, total cpu=0:00:06.5, real=0:00:08.0, peak res=2533.7M, current mem=2504.9M)
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
prects:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
prects:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
prects:WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
prects:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
prects:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
prects:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
prects:WARNING   IMPCTE-107           1  The following globals have been obsolete...
prects:*** Message Summary: 143 warning(s), 2 error(s)
prects:
prects:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   read_db
prects:Sourcing flow scripts...
prects:Sourcing flow scripts done.
prects:reading previous metrics...
floorplan.report_floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan.report_floorplan:#@ Begin verbose flow_step activate_views
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set db [get_db flow_starting_db]
floorplan.report_floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan.report_floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan.report_floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan.report_floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan.report_floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan.report_floorplan:  
floorplan.report_floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan.report_floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan.report_floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan.report_floorplan:        set cmd "set_analysis_view"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup [list $setup_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold [list $hold_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan.report_floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan.report_floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan.report_floorplan:        set cmd "set_flowkit_read_db_args"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } else {
floorplan.report_floorplan:      }
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:#@ End verbose flow_step activate_views
floorplan.report_floorplan:#@ Begin verbose flow_step init_mcpu
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    # Multi host/cpu attributes
floorplan.report_floorplan:    #-----------------------------------------------------------------------------
floorplan.report_floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan.report_floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan.report_floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan.report_floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan.report_floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan.report_floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan.report_floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan.report_floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan.report_floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      set max_cpus 1
floorplan.report_floorplan:    }
floorplan.report_floorplan:    switch -glob [get_db program_short_name] {
floorplan.report_floorplan:      default       {}
floorplan.report_floorplan:      joules*       -
floorplan.report_floorplan:      genus*        -
floorplan.report_floorplan:      innovus*      -
floorplan.report_floorplan:      tempus*       -
floorplan.report_floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan.report_floorplan:    }
floorplan.report_floorplan:if {[get_feature opt_signoff]} {
floorplan.report_floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan.report_floorplan:        set_distributed_hosts -local
floorplan.report_floorplan:      }
floorplan.report_floorplan:}
floorplan.report_floorplan:  }}
floorplan.report_floorplan:set_multi_cpu_usage -local_cpu 1
floorplan.report_floorplan:#@ End verbose flow_step init_mcpu
floorplan.report_floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   init_flow
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   report_floorplan
prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
prects:#@ Begin verbose flow_step activate_views
prects:@flow 2: apply {{} {
prects:    set db [get_db flow_starting_db]
prects:    set flow [lindex [get_db flow_hier_path] end]
prects:    set setup_views [get_feature -obj $flow setup_views]
prects:    set hold_views [get_feature -obj $flow hold_views]
prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects:  
prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects:        set cmd "set_analysis_view"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup [list $setup_views]"
prects:        } else {
prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold [list $hold_views]"
prects:        } else {
prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage [list $leakage_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects:          }
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic [list $dynamic_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects:          }
prects:        }
prects:        eval $cmd
prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects:        set cmd "set_flowkit_read_db_args"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup_views [list $setup_views]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold_views [list $hold_views]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage_view [list $leakage_view]"
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects:        }
prects:        eval $cmd
prects:      } else {
prects:      }
prects:    }
prects:  }}
prects:#@ End verbose flow_step activate_views
prects:#@ Begin verbose flow_step init_mcpu
prects:@flow 2: apply {{} {
prects:    # Multi host/cpu attributes
prects:    #-----------------------------------------------------------------------------
prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects:    # a typical environment variable exported by distribution platforms and is
prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects:    } else {
prects:      set max_cpus 1
prects:    }
prects:    switch -glob [get_db program_short_name] {
prects:      default       {}
prects:      joules*       -
prects:      genus*        -
prects:      innovus*      -
prects:      tempus*       -
prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects:    }
prects:if {[get_feature opt_signoff]} {
prects:      if {[is_flow -inside flow:opt_signoff]} {
prects:        set_multi_cpu_usage -verbose -remote_host 1
prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects:        set_distributed_hosts -local
prects:      }
prects:}
prects:  }}
prects:set_multi_cpu_usage -local_cpu 1
prects:#@ End verbose flow_step init_mcpu
prects:End steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan.report_floorplan:#@ Begin verbose flow_step report_start
floorplan.report_floorplan:#@ End verbose flow_step report_start
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   init_flow
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   prects
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:          45.76             50                                      report_start
prects:#@ Begin verbose flow_step implementation.prects.block_start
prects:@@flow 2: set_db flow_write_db_common false
prects:#@ End verbose flow_step implementation.prects.block_start
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:          46.34             50                                      block_start
floorplan.report_floorplan:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
floorplan.report_floorplan:@flow 2: if {[get_feature report_lec]} {...}
floorplan.report_floorplan:@flow 8: # Design attributes  [get_db -category design]
floorplan.report_floorplan:@flow 9: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 10: set_db design_process_node 130
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan.report_floorplan:@@flow 11: set_db design_top_routing_layer met5
floorplan.report_floorplan:@@flow 12: set_db design_bottom_routing_layer met1
floorplan.report_floorplan:@@flow 13: set_db design_flow_effort standard
floorplan.report_floorplan:@@flow 14: set_db design_power_effort none
floorplan.report_floorplan:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
floorplan.report_floorplan:@flow 17: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 18: set_db timing_analysis_cppr           both
floorplan.report_floorplan:@@flow 19: set_db timing_analysis_type           ocv
floorplan.report_floorplan:@@flow 20: set_db timing_analysis_aocv 0
floorplan.report_floorplan:@@flow 21: set_db timing_analysis_socv 0
floorplan.report_floorplan:@flow 22: if {[get_feature report_pba]} {...}
floorplan.report_floorplan:@flow 26: # Extraction attributes  [get_db -category extract_rc]
floorplan.report_floorplan:@flow 27: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@flow 28: if {[is_flow -after route.block_finish]} {...}
floorplan.report_floorplan:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
floorplan.report_floorplan:@flow 34: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
floorplan.report_floorplan:@flow 37: # Optimization attributes  [get_db -category opt]
floorplan.report_floorplan:@flow 38: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
floorplan.report_floorplan:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
floorplan.report_floorplan:@flow 42: # Clock attributes  [get_db -category cts]
floorplan.report_floorplan:@flow 43: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 44: set_db cts_target_skew auto
floorplan.report_floorplan:@@flow 45: set_db cts_target_max_transition_time_top 100
floorplan.report_floorplan:@@flow 46: set_db cts_target_max_transition_time_trunk 100
floorplan.report_floorplan:@@flow 47: set_db cts_target_max_transition_time_leaf 100
floorplan.report_floorplan:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
floorplan.report_floorplan:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan.report_floorplan:@@flow 51: set_db cts_clock_gating_cells ICGX1
floorplan.report_floorplan:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan.report_floorplan:@flow 54: # Filler attributes  [get_db -category add_fillers]
floorplan.report_floorplan:@flow 55: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
floorplan.report_floorplan:@flow 58: # Routing attributes  [get_db -category route]
floorplan.report_floorplan:@flow 59: #-------------------------------------------------------------------------------
floorplan.report_floorplan:#@ End verbose flow_step init_innovus.init_innovus_yaml
prects:#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
prects:@flow 2: if {[get_feature report_lec]} {...}
prects:@flow 8: # Design attributes  [get_db -category design]
prects:@flow 9: #-------------------------------------------------------------------------------
prects:@@flow 10: set_db design_process_node 130
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:@@flow 11: set_db design_top_routing_layer met5
prects:@@flow 12: set_db design_bottom_routing_layer met1
prects:@@flow 13: set_db design_flow_effort standard
prects:@@flow 14: set_db design_power_effort none
prects:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
prects:@flow 17: #-------------------------------------------------------------------------------
prects:@@flow 18: set_db timing_analysis_cppr           both
prects:@@flow 19: set_db timing_analysis_type           ocv
prects:@@flow 20: set_db timing_analysis_aocv 0
prects:@@flow 21: set_db timing_analysis_socv 0
prects:@flow 22: if {[get_feature report_pba]} {...}
prects:@flow 26: # Extraction attributes  [get_db -category extract_rc]
prects:@flow 27: #-------------------------------------------------------------------------------
prects:@flow 28: if {[is_flow -after route.block_finish]} {...}
prects:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
prects:@flow 34: #-------------------------------------------------------------------------------
prects:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
prects:@flow 37: # Optimization attributes  [get_db -category opt]
prects:@flow 38: #-------------------------------------------------------------------------------
prects:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
prects:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.41              6                                      init_innovus_yaml
prects:@flow 42: # Clock attributes  [get_db -category cts]
prects:@flow 43: #-------------------------------------------------------------------------------
prects:@@flow 44: set_db cts_target_skew auto
prects:@@flow 45: set_db cts_target_max_transition_time_top 100
prects:@@flow 46: set_db cts_target_max_transition_time_trunk 100
prects:@@flow 47: set_db cts_target_max_transition_time_leaf 100
prects:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
prects:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   init_innovus
prects:@@flow 51: set_db cts_clock_gating_cells ICGX1
prects:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects:@flow 54: # Filler attributes  [get_db -category add_fillers]
prects:@flow 55: #-------------------------------------------------------------------------------
prects:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
prects:@flow 58: # Routing attributes  [get_db -category route]
prects:@flow 59: #-------------------------------------------------------------------------------
prects:#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.63              5                                      init_innovus_yaml
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   init_innovus
floorplan.report_floorplan:#@ Begin verbose flow_step init_innovus.init_innovus_user
floorplan.report_floorplan:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
floorplan.report_floorplan:@flow 3: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 5: # Extraction attributes  [get_db -category extract_rc]
floorplan.report_floorplan:@flow 6: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 8: # Floorplan attributes  [get_db -category floorplan]
floorplan.report_floorplan:@flow 9: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
floorplan.report_floorplan:@flow 12: # Placement attributes  [get_db -category place]
floorplan.report_floorplan:@flow 13: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 15: # Optimization attributes  [get_db -category opt]
floorplan.report_floorplan:@flow 16: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 18: # Clock attributes  [get_db -category cts]
floorplan.report_floorplan:@flow 19: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 21: # Routing attributes  [get_db -category route]
floorplan.report_floorplan:@flow 22: #-----------------------------------------------------------------------------
floorplan.report_floorplan:#@ End verbose flow_step init_innovus.init_innovus_user
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           4.96              5                                      init_innovus_user
prects:#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_user
prects:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
prects:@flow 3: #-----------------------------------------------------------------------------
prects:@flow 5: # Extraction attributes  [get_db -category extract_rc]
prects:@flow 6: #-----------------------------------------------------------------------------
prects:@flow 8: # Floorplan attributes  [get_db -category floorplan]
prects:@flow 9: #-----------------------------------------------------------------------------
prects:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
prects:@flow 12: # Placement attributes  [get_db -category place]
prects:@flow 13: #-----------------------------------------------------------------------------
prects:@flow 15: # Optimization attributes  [get_db -category opt]
prects:@flow 16: #-----------------------------------------------------------------------------
prects:@flow 18: # Clock attributes  [get_db -category cts]
prects:@flow 19: #-----------------------------------------------------------------------------
prects:@flow 21: # Routing attributes  [get_db -category route]
prects:@flow 22: #-----------------------------------------------------------------------------
prects:#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_user
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.08              6                                      init_innovus_user
floorplan.report_floorplan:#@ Begin verbose flow_step report_check_design
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set check_list [list timing place opt]
floorplan.report_floorplan:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
floorplan.report_floorplan:      lappend check_list power_intent
floorplan.report_floorplan:    }
floorplan.report_floorplan:    if {[is_flow -inside flow:report_postroute]} {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
floorplan.report_floorplan:    } elseif {[is_flow -inside flow:report_postcts]} {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:Begin: Design checking
floorplan.report_floorplan:        Checking 'timing' category...
floorplan.report_floorplan:        Messages issued during checks:
floorplan.report_floorplan:-----------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| ID                | Severity  | Count       | Description                                                           |
floorplan.report_floorplan:-----------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
floorplan.report_floorplan:-----------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:		(Real time: 0:00:00.0, Memory: 2640.3M)
floorplan.report_floorplan:
floorplan.report_floorplan:        Checking 'place' category...
floorplan.report_floorplan:        Messages issued during checks:
floorplan.report_floorplan:--------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| ID                | Severity  | Count       | Description                                                  |
floorplan.report_floorplan:--------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.     |
floorplan.report_floorplan:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid. |
floorplan.report_floorplan:--------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:		(Real time: 0:00:01.0, Memory: 2648.9M)
floorplan.report_floorplan:
floorplan.report_floorplan:        Checking 'opt' category...
prects:#@ Begin verbose flow_step implementation.prects.add_clock_spec
prects:@flow 2: #- automatically create clock spec if one is not available
prects:@flow 3: if {[llength [get_db clock_trees]] == 0} {
prects:@@flow 4: create_clock_tree_spec
prects:Creating clock tree spec for modes (timing configs): func
prects:cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
prects:Reset timing graph...
prects:Ignoring AAE DB Resetting ...
prects:Reset timing graph done.
prects:Ignoring AAE DB Resetting ...
prects:Analyzing clock structure...
prects:Analyzing clock structure done.
prects:Reset timing graph...
prects:Ignoring AAE DB Resetting ...
prects:Reset timing graph done.
prects:Extracting original clock gating for core_clock...
prects:  clock_tree core_clock contains 90 sinks and 0 clock gates.
prects:Extracting original clock gating for core_clock done.
prects:The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
prects:Checking clock tree convergence...
prects:Checking clock tree convergence done.
prects:@flow 5: }
prects:#@ End verbose flow_step implementation.prects.add_clock_spec
floorplan.report_floorplan:        Messages issued during checks:
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| ID                | Severity  | Count       | Description                                                                                                                   |
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running                                                                         |
floorplan.report_floorplan:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
floorplan.report_floorplan:| IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                                                                                        |
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:		(Real time: 0:00:02.0, Memory: 2794.4M)
floorplan.report_floorplan:
floorplan.report_floorplan:**INFO: Identified 3 error(s) and 155 warning(s) during 'check_design -type {timing place opt}'.
floorplan.report_floorplan:        The details of the error(s) and warning(s) can be found in report 'reports/floorplan/check.design.tcl'
floorplan.report_floorplan:End: Design checking
floorplan.report_floorplan:#@ End verbose flow_step report_check_design
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.95              6                                      add_clock_spec
floorplan.report_floorplan:UM: Running design category ...
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           8.15              9                                      report_check_design
prects:#@ Begin verbose flow_step implementation.prects.add_clock_route_types
prects:@flow 2: #- define route_types and/or route_rules
prects:@flow 3: #create_route_type -name cts_top   < PLACEHOLDER: CLOCK TOP ROUTE RULE >
prects:@flow 4: #create_route_type -name cts_trunk < PLACEHOLDER: CLOCK TRUNK ROUTE RULE >
prects:@flow 5: #create_route_type -name cts_leaf  < PLACEHOLDER: CLOCK LEAF ROUTE RULE >
prects:@@flow 7: set_db cts_route_type_top  default
prects:@@flow 8: set_db cts_route_type_trunk default
prects:@@flow 9: set_db cts_route_type_leaf  default
prects:#@ End verbose flow_step implementation.prects.add_clock_route_types
floorplan.report_floorplan:#@ Begin verbose flow_step report_area_innovus
floorplan.report_floorplan:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
floorplan.report_floorplan:Start to collect the design information.
floorplan.report_floorplan:Build netlist information for Cell top_lvl.
floorplan.report_floorplan:Finished collecting the design information.
floorplan.report_floorplan:Generating macro cells used in the design report.
floorplan.report_floorplan:Generating standard cells used in the design report.
floorplan.report_floorplan:Analyze library ... 
floorplan.report_floorplan:Analyze netlist ... 
floorplan.report_floorplan:Generate no-driven nets information report.
floorplan.report_floorplan:
floorplan.report_floorplan:**WARN: (IMPDB-1270):	Some nets (1008) did not have valid net lengths.
floorplan.report_floorplan:Analyze timing ... 
floorplan.report_floorplan:Analyze floorplan/placement ... 
floorplan.report_floorplan:Report saved in file reports/floorplan/qor.rpt
floorplan.report_floorplan:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
floorplan.report_floorplan:#@ End verbose flow_step report_area_innovus
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.28              5                                      add_clock_route_types
floorplan.report_floorplan:UM: Running design category ...
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:            5.2              5                                      report_area_innovus
prects:#@ Begin verbose flow_step implementation.prects.commit_route_types
prects:@flow 2: #- assign route_types to clock nets
prects:@@flow 3: commit_clock_tree_route_attributes
prects:(commit_clock_tree_route_attributes): Committed routing attributes to 1 clock nets from 1 route_types.
prects:#@ End verbose flow_step implementation.prects.commit_route_types
floorplan.report_floorplan:#@ Begin verbose flow_step report_route_drc
floorplan.report_floorplan:@flow 2: #- Reports that check signal routing
floorplan.report_floorplan:@flow 3: if {[is_flow -inside flow:report_floorplan]} {
floorplan.report_floorplan:@@flow 4: check_drc -check_only special -ignore_trial_route -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
floorplan.report_floorplan:#-check_only special                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
floorplan.report_floorplan:#-check_same_via_cell true               # bool, default=false, user setting
floorplan.report_floorplan:#-ignore_trial_route true                # bool, default=false, user setting
floorplan.report_floorplan:#-report reports/floorplan/route.drc.rpt # string, default="", user setting
floorplan.report_floorplan: *** Starting Verify DRC (MEM: 2883.8) ***
floorplan.report_floorplan:
floorplan.report_floorplan:  VERIFY DRC ...... Starting Verification
floorplan.report_floorplan:  VERIFY DRC ...... Initializing
floorplan.report_floorplan:  VERIFY DRC ...... Deleting Existing Violations
floorplan.report_floorplan:  VERIFY DRC ...... Creating Sub-Areas
floorplan.report_floorplan:  VERIFY DRC ...... Using new threading
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.23              5                                      commit_route_types
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
floorplan.report_floorplan:
floorplan.report_floorplan:  Verification Complete : 0 Viols.
floorplan.report_floorplan:
floorplan.report_floorplan: *** End Verify DRC (CPU TIME: 0:00:00.2  ELAPSED TIME: 0:00:02.0  MEM: 1.2M) ***
floorplan.report_floorplan:
floorplan.report_floorplan:@flow 5: }
floorplan.report_floorplan:@@flow 9: set_metric -name check.drc.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
floorplan.report_floorplan:#@ End verbose flow_step report_route_drc
floorplan.report_floorplan:UM: Running route category ...
floorplan.report_floorplan:UM: No route DRC markers present ... skipping
floorplan.report_floorplan:UM: No route DRC markers present ... skipping
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.42              7                                      report_route_drc
prects:#@ Begin verbose flow_step implementation.prects.run_place_opt
prects:@flow 2: #- perform global placement and ideal clock setup optimization
prects:@@flow 3: place_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
prects:#% Begin place_opt_design (date=10/10 16:05:48, mem=2688.7M)
prects:**INFO: User settings:
prects:setAnalysisMode -monteCarlo                         false
prects:setDelayCalMode -engine                             aae
prects:design_bottom_routing_layer                         met1
prects:design_flow_effort                                  standard
prects:design_power_effort                                 none
prects:design_process_node                                 130
prects:design_top_routing_layer                            met5
prects:extract_rc_assume_metal_fill                        0.0
prects:extract_rc_coupling_cap_threshold                   0.4
prects:extract_rc_engine                                   pre_route
prects:extract_rc_pre_place_site_size                      4.6
prects:extract_rc_pre_place_wire_length_slope              1.9
prects:extract_rc_pre_place_wire_length_y0                 2.0
prects:extract_rc_relative_cap_threshold                   1.0
prects:extract_rc_shrink_factor                            1.0
prects:extract_rc_total_cap_threshold                      0.0
prects:multibit_aware_seq_mapping                          auto
prects:opt_leakage_to_dynamic_ratio                        0.5
prects:opt_multi_bit_flop_name_prefix                      CDN_MBIT_
prects:opt_multi_bit_flop_name_separator                   _MB_
prects:opt_new_inst_prefix                                 prects_
prects:setActiveLogicViewMode -keepHighFanoutCriticalInsts false
prects:getAnalysisMode -monteCarlo                         false
prects:getDelayCalMode -engine                             aae
prects:getImportMode -config                               true
prects:get_power_analysis_mode -honor_net_activity_for_tcf false
prects:get_power_analysis_mode -honor_sublevel_activity    true
prects:getAnalysisMode -monteCarlo                         false
prects:Info: Logic Synthesis step was not run from RTL in this session / on this DB.
prects:Info: Synthesize design with physical option was not run earlier in this session / on this DB.
prects:Info: place_opt_design is not being run for the first time in this session
prects:Info: place_opt_design has been started with standard effort
prects:Checking for testpoints in the design....
prects:Info: There is no testpoint present in the design. Skipping physical test point optimization.
prects:
prects:*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:18.6/0:01:22.5 (1.0), mem = 2689.0M
prects:No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
prects:'set_default_switching_activity' finished successfully.
prects:*** Starting GigaPlace ***
prects:-earlyGlobalBlockTracks {}                # string, default="", private
prects:-earlyGlobalCapacityScreen {}             # string, default="", private
prects:There is no track adjustment
prects:Starting place_opt_design V2 flow
prects:#optDebug: fT-E <X 2 3 1 0>
prects:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
prects:Type 'man IMPSP-362' for more detail.
prects:*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.7/0:01:22.6 (1.0), mem = 2714.6M
prects:**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
prects:It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
prects:*** Starting delete buffer tree (mem=2715.5M) ***
prects:
prects:Buffer/Inverters difference: -80
prects:*** Finished delete buffer tree (cpu=0:00:00.2 real=0:00:00.0 mem=2721.0M) ***
prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects:**Info: 'set_db add_tieoffs_cells' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
prects:  Deleted 0 logical insts of cell TIEHI
prects:  Deleted 0 logical insts of cell TIELO
prects:INFO: #ExclusiveGroups=0
prects:INFO: There are no Exclusive Groups.
prects:No user-set net weight.
prects:Net fanout histogram:
prects:2		: 674 (75.4%) nets
prects:3		: 157 (17.6%) nets
prects:4     -	14	: 54 (6.0%) nets
prects:15    -	39	: 1 (0.1%) nets
prects:40    -	79	: 6 (0.7%) nets
prects:80    -	159	: 2 (0.2%) nets
prects:160   -	319	: 0 (0.0%) nets
prects:320   -	639	: 0 (0.0%) nets
prects:640   -	1279	: 0 (0.0%) nets
prects:1280  -	2559	: 0 (0.0%) nets
prects:2560  -	5119	: 0 (0.0%) nets
prects:5120+		: 0 (0.0%) nets
prects:Scan chains were not defined.
prects:#std cell=760 (0 fixed + 760 movable) #buf cell=0 #inv cell=57 #block=2 (0 floating + 2 preplaced)
prects:#ioInst=0 #net=894 #term=2742 #term/net=3.07, #fixedIo=0, #floatIo=0, #fixedPin=38, #floatPin=0
prects:stdCell: 760 single + 0 double + 0 multi
prects:Total standard cell length = 3.3322 (mm), area = 0.0138 (mm^2)
prects:Average module density = 0.022.
prects:Density for the design = 0.022.
prects:       = stdcell_area 7244 sites (13795 um^2) / alloc_area 329626 sites (627740 um^2).
prects:Pin Density = 0.004352.
prects:            = total # of pins 2742 / total area 630000.
prects:[spp] 0
prects:Clock gating cells determined by native netlist tracing.
prects:=== lastAutoLevel = 9 
prects:Iteration  1: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
prects:              Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
prects:Iteration  2: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
prects:              Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
prects:*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
prects:SKP will use view:
prects:  tt_v1.8_25C_Nominal_25_func
prects:Iteration  3: Total net bbox = 1.024e+05 (3.28e+04 6.96e+04)
prects:              Est.  stn bbox = 1.130e+05 (3.87e+04 7.43e+04)
prects:              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2777.1M
prects:Iteration  4: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
prects:              Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
prects:Iteration  5: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
prects:              Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
floorplan.report_floorplan:#@ Begin verbose flow_step report_finish
floorplan.report_floorplan:#@ End verbose flow_step report_finish
prects:Iteration  6: Total net bbox = 9.375e+04 (2.94e+04 6.44e+04)
prects:              Est.  stn bbox = 1.025e+05 (3.47e+04 6.78e+04)
prects:              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2779.3M
prects:
prects:Iteration  7: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
prects:              Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
prects:Iteration  8: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
prects:              Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.68 MB )
prects:Iteration  9: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
prects:              Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
prects:              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2785.8M
prects:Iteration 10: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
prects:              Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2785.8M
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.36              5                                      report_finish
prects:Iteration 11: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
prects:              Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
prects:              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2787.6M
prects:Iteration 12: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
prects:              Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2787.6M
prects:Iteration 13: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
prects:              Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
prects:              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2792.0M
prects:Iteration 14: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
prects:              Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2792.0M
prects:Iteration 15: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
prects:              Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
prects:              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2795.6M
prects:Iteration 16: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
prects:              Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2795.6M
prects:Finished Global Placement (cpu=0:00:03.7, real=0:00:05.0, mem=2795.6M)
prects:0 delay mode for cte disabled.
prects:Info: 0 clock gating cells identified, 0 (on average) moved 0/8
prects:**INFO user setting to run inv-resyn!
prects:*** Starting nbf detetable inverters collection (mem=2794.7M) ***
prects:*** Finished nbf detetable inverters collection (cpu=0:00:00.1 real=0:00:00.0 mem=2778.9M) ***
prects:INV-Resyn: there are 57 deletable inverters
prects:[Inverter Restructure]: Starting analysis of design 'top_lvl' of instances=762 and nets=1246.
prects:[Inverter Restructure]: Found 1138 root-nets and 57 deletable inverters for buffering analysis.
prects:[Inverter Restructure]: minFanout is 5
prects:inv-resyn real minFanout is 5
prects:[Inverter Restructure]: Exp #added inverter: 14
prects:ratio is 0.12281 
prects:NBF resyn would process 7 inverters
prects:INV-Resyn: the clusterSize is: 50, and the hpwlLimit is: 414000 (100, 4140)
prects:*** Starting nbf clustering (mem=2778.9M) ***
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:
prects:Buffer/Inverters difference: 8
prects:Number of created clusters: 22
prects:*** Finished nbf clustering (cpu=0:00:00.7 real=0:00:01.0 mem=2837.6M) ***
prects:Begin: Reorder Scan Chains
prects:**WARN: (IMPSP-9025):	No scan chain specified/traced.
prects:Type 'man IMPSP-9025' for more detail.
prects:End: Reorder Scan Chains
prects:*** Starting place_detail (0:01:24 mem=2837.6M) ***
prects:Total net bbox length = 9.610e+04 (3.017e+04 6.593e+04) (ext = 2.696e+04)
prects:Move report: Detail placement moved 768 insts, mean move: 1.80 um, max move: 37.31 um 
prects:	Max move on inst (prects_FE_DBTC27_u_ctrl_state_2): (457.71, 215.81) --> (491.28, 212.06)
prects:	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
prects:Summary Report:
prects:Instances moved: 768 (out of 768 movable)
prects:Instances flipped: 0
prects:Mean displacement: 1.80 um
prects:Max displacement: 37.31 um (Instance: prects_FE_DBTC27_u_ctrl_state_2) (457.712, 215.807) -> (491.28, 212.06)
prects:	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
prects:Physical-only instances moved: 0 (out of 0 movable physical-only)
prects:Total net bbox length = 9.487e+04 (2.883e+04 6.605e+04) (ext = 2.699e+04)
prects:Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
prects:*** Finished place_detail (0:01:24 mem=2845.3M) ***
prects:*** Finished Initial Placement (cpu=0:00:04.9, real=0:00:06.0, mem=2839.5M) ***
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   global_place
prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects:
prects:*** Start incrementalPlace ***
prects:No Views given, use default active views for adaptive view pruning
prects:Active views:
prects:  tt_v1.8_25C_Nominal_25_func
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Read 902 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
prects:[NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 1.352538e+05um
prects:[NR-eGR] Overflow after Early Global Route 0.14% H + 0.01% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.56 sec, Curr Mem: 2.74 MB )
prects:Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2851.9M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
prects:Skipped repairing congestion.
prects:[NR-eGR] Total eGR-routed clock nets wire length: 2817um, number of vias: 261
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          3853  2835 
prects:[NR-eGR]  met2  (2V)         45817  1905 
prects:[NR-eGR]  met3  (3H)         60461   530 
prects:[NR-eGR]  met4  (4V)         24247   292 
prects:[NR-eGR]  met5  (5H)          2306     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total       136684  5562 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 94873um
prects:[NR-eGR] Total length: 136684um, number of vias: 5562
prects:[NR-eGR] --------------------------------------------------------------------------
prects:Early Global Route wiring runtime: 0.05 seconds, mem = 2854.7M
prects:Tdgp not enabled or already been cleared! skip clearing
prects:
prects:*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
prects:**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
prects:It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
prects:***** Total cpu  0:0:6
prects:***** Total real time  0:0:8
prects:Tdgp not enabled or already been cleared! skip clearing
prects:**place_design ... cpu = 0: 0: 6, real = 0: 0: 8, mem = 2850.3M **
prects:AAE DB initialization (MEM=2864.929688 CPU=0:00:00.0 REAL=0:00:00.0) 
floorplan.report_floorplan:
floorplan.report_floorplan:Program version = 25.11-s102_1
floorplan.report_floorplan:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
floorplan.report_floorplan:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
floorplan.report_floorplan:Starting time = Oct 10, 2025 16:05:12
floorplan.report_floorplan:Ending time = Oct 10, 2025 16:05:57
floorplan.report_floorplan:
floorplan.report_floorplan:Run Flow Summary
floorplan.report_floorplan:---------------------
floorplan.report_floorplan:
floorplan.report_floorplan:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_route_drc report_finish
floorplan.report_floorplan:
floorplan.report_floorplan:Step status:
floorplan.report_floorplan:     report_start                           success
floorplan.report_floorplan:     init_innovus.init_innovus_yaml         success
floorplan.report_floorplan:     init_innovus.init_innovus_user         success
floorplan.report_floorplan:     report_check_design                    success
floorplan.report_floorplan:     report_area_innovus                    success
floorplan.report_floorplan:     report_route_drc                       success
floorplan.report_floorplan:     report_finish                          success
floorplan.report_floorplan:
floorplan.report_floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan.report_floorplan:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
floorplan.report_floorplan:|-------------+------------------+-------------------+-----------------------+-----------------------|
floorplan.report_floorplan:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
floorplan.report_floorplan:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
floorplan.report_floorplan:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
floorplan.report_floorplan:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
floorplan.report_floorplan: ---------------------------------------------------------------------------------------------------- 
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:UM: Running design category ...
floorplan.report_floorplan:*** Message Summary: 303 warning(s), 9 error(s)
floorplan.report_floorplan:
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2867.832M, initial mem = 920.867M) ***
floorplan.report_floorplan:--- Ending "Innovus" (totcpu=0:01:26, real=0:01:33, mem=2867.8M) ---
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           7.24              9                                      place_design
prects:*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:08.9 (0.8), totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.3M
prects:Enable CTE adjustment.
prects:Enable Layer aware incrSKP.
prects:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2866.5M, totSessionCpu=0:01:26 **
prects:GigaOpt running with 1 threads.
prects:*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.5M
prects:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:AAE DB initialization (MEM=2878.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
prects:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
prects:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
prects:      SynthesisEngine workers will not check out additional licenses.
floorplan.report_floorplan:
  report_floorplan @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/floorplan.report_floorplan.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
prects:**opt_design ... cpu = 0:00:01, real = 0:00:36, mem = 2869.9M, totSessionCpu=0:01:27 **
prects:#optDebug: { P: 130 W: 7201 FE: standard PE: none LDR: 0.5}
prects:*** opt_design -pre_cts ***
prects:DRC Margin: user margin 0.0; extra margin 0.2
prects:Setup Target Slack: user slack 0; extra slack 0.0
prects:Hold Target Slack: user slack 0
prects:**WARN: (IMPOPT-3195):	Analysis mode has changed.
prects:Type 'man IMPOPT-3195' for more detail.
prects:Include MVT Delays for Hold Opt
prects:Multi-VT timing optimization disabled based on library information.
prects:**INFO: Using Advanced Metric Collection system.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Started Early Global Route ( Curr Mem: 2.75 MB )
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
prects:[NR-eGR] Read 902 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.736540e+03um
prects:[NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.359617e+05um
prects:[NR-eGR] Overflow after Early Global Route 0.18% H + 0.02% V
prects:[NR-eGR] Total eGR-routed clock nets wire length: 2816um, number of vias: 266
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          3783  2855 
prects:[NR-eGR]  met2  (2V)         44373  1928 
prects:[NR-eGR]  met3  (3H)         60882   545 
prects:[NR-eGR]  met4  (4V)         25348   283 
prects:[NR-eGR]  met5  (5H)          3092     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total       137478  5611 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 94873um
prects:[NR-eGR] Total length: 137478um, number of vias: 5611
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.76 MB )
prects:[NR-eGR] Finished Early Global Route ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.75 MB )
prects:Extraction called for design 'top_lvl' of instances=770 and nets=1254 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design top_lvl.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2872.746M)
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: top_lvl
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2912.78)
prects:Total number of fetched objects 1204
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2949.53 CPU=0:00:00.3 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2940.75 CPU=0:00:00.5 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:29 mem=2949.7M)
prects:
prects:OptSummary:
prects:
prects:------------------------------------------------------------------
prects:             Initial Summary
prects:------------------------------------------------------------------
prects:
prects:Setup views included:
prects: tt_v1.8_25C_Nominal_25_func 
prects:
prects:+--------------------+---------+
prects:|     Setup mode     |   all   |
prects:+--------------------+---------+
prects:|           WNS (ns):| -0.599  |
prects:|           TNS (ns):| -9.405  |
prects:|    Violating Paths:|   28    |
prects:|          All Paths:|   120   |
prects:+--------------------+---------+
prects:
prects:+----------------+-------------------------------+------------------+
prects:|                |              Real             |       Total      |
prects:|    DRVs        +------------------+------------+------------------|
prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects:+----------------+------------------+------------+------------------+
prects:|   max_cap      |     92 (92)      |   -0.273   |     92 (92)      |
prects:|   max_tran     |     67 (549)     |   -2.105   |     67 (549)     |
prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects:+----------------+------------------+------------+------------------+
prects:
prects:Density: 2.199%
prects:------------------------------------------------------------------
prects:**opt_design ... cpu = 0:00:03, real = 0:00:39, mem = 2943.9M, totSessionCpu=0:01:29 **
prects:*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:38.6 (0.1), totSession cpu/real = 0:01:29.3/0:02:10.2 (0.7), mem = 2943.9M
prects:** INFO : this run is activating medium effort placeOptDesign flow
prects:*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
prects:*** Starting optimizing excluded clock nets MEM= 2944.6M) ***
prects:*info: No excluded clock nets to be optimized.
prects:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2944.6M) ***
prects:*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
prects:The useful skew maximum allowed delay is: 0.26
prects:*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:02:10.5 (0.7), mem = 2948.3M
prects:Info: 1 clock net  excluded from IPO operation.
prects:
prects:Footprint cell information for calculating maxBufDist
prects:*info: There are 7 candidate Buffer cells
prects:*info: There are 9 candidate Inverter cells
prects:
prects:
prects:Netlist preparation processing... 
prects:Removed 0 instance
prects:*info: Marking 0 isolation instances dont touch
prects:*info: Marking 0 level shifter instances dont touch
prects:*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.4/0:02:11.3 (0.7), mem = 2948.5M
prects:Running new flow changes for HFN
prects:Begin: GigaOpt high fanout net optimization
prects:GigaOpt HFN: use maxLocalDensity 1.2
prects:GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
prects:*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:11.5 (0.7), mem = 2948.6M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:31.0/0:02:12.0 (0.7), mem = 2949.4M
prects:GigaOpt HFN: restore maxLocalDensity to 0.98
prects:End: GigaOpt high fanout net optimization
prects:Begin: GigaOpt DRV Optimization
prects:[GPS-DRV] number of DCLS groups: 0; maxIter: 2
prects:GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
prects:*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.3/0:02:12.2 (0.7), mem = 2949.6M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|    73|   575|    -2.11|   102|   102|    -0.28|     0|     0|     0|     0|    -0.60|    -9.40|       0|       0|       0|  2.20%|          |         |
prects:|    48|    60|    -0.07|     6|     6|    -0.03|     0|     0|     0|     0|    -0.24|    -2.63|     165|      10|      14|  2.53%| 0:00:01.0|  2978.0M|
prects:|    36|    36|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|    -2.71|       1|       0|      19|  2.57%| 0:00:00.0|  2978.1M|
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:
prects:=======================================================================
prects:                Reasons for remaining drv violations
prects:=======================================================================
prects:*info: Total 28 net(s) have violations which can't be fixed by DRV optimization.
prects:
prects:*info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
prects:
prects:
prects:*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2978.2M) ***
prects:
prects:*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:01:33.3/0:02:14.3 (0.7), mem = 2966.1M
prects:End: GigaOpt DRV Optimization
prects:GigaOpt DRV: restore maxLocalDensity to 0.98
prects:**opt_design ... cpu = 0:00:07, real = 0:00:43, mem = 2966.1M, totSessionCpu=0:01:33 **
prects:
prects:Active setup views:
prects: tt_v1.8_25C_Nominal_25_func
prects:  Dominating endpoints: 0
prects:  Dominating TNS: -0.000
prects:
prects:Begin: GigaOpt Global Optimization
prects:*info: use new DP (enabled)
prects:GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.5/0:02:14.5 (0.7), mem = 2966.2M
prects:*info: 1 clock net excluded
prects:*info: 48 no-driver nets excluded.
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Global Opt WNS Slack -0.240  TNS Slack -2.714 
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  -0.240|  -2.714|    2.57%|   0:00:00.0| 2967.2M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
prects:|  -0.239|  -2.670|    2.57%|   0:00:00.0| 2972.5M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
prects:|  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
prects:|  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
prects:|  -0.114|  -0.416|    2.58%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:01.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.3M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:
prects:*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:** GigaOpt Global Opt End WNS Slack -0.046  TNS Slack -0.092 
prects:*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.2/0:02:16.1 (0.7), mem = 2963.3M
prects:End: GigaOpt Global Optimization
prects:*** Timing NOT met, worst failing slack is -0.046
prects:*** Check timing (0:00:00.0)
prects:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
prects:Info: 1 clock net  excluded from IPO operation.
prects:Begin: Area Reclaim Optimization
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.5/0:02:16.5 (0.7), mem = 2961.4M
prects:Reclaim Optimization WNS Slack -0.046  TNS Slack -0.092 Density 2.58
prects:+---------+---------+--------+--------+------------+--------+
prects:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
prects:+---------+---------+--------+--------+------------+--------+
prects:|    2.58%|        -|  -0.046|  -0.092|   0:00:00.0| 2965.5M|
prects:|    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
prects:|    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
prects:|    2.53%|       29|  -0.046|  -0.092|   0:00:01.0| 2967.7M|
prects:|    2.47%|       62|  -0.030|  -0.046|   0:00:01.0| 2968.4M|
prects:|    2.47%|       10|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
prects:|    2.47%|        2|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
prects:|    2.47%|        0|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
prects:|    2.47%|        0|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
prects:+---------+---------+--------+--------+------------+--------+
prects:Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.029 Density 2.47
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
prects:End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
prects:*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:01:40.0/0:02:21.0 (0.7), mem = 2968.7M
prects:Executing incremental physical updates
prects:Executing incremental physical updates
prects:End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2966.15M, totSessionCpu=0:01:40).
prects:*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.2/0:02:21.2 (0.7), mem = 2966.1M
prects:
prects:*** Start incrementalPlace ***
prects:No Views given, use default active views for adaptive view pruning
prects:Active views:
prects:  tt_v1.8_25C_Nominal_25_func
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
prects:[NR-eGR] Read 1054 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
prects:[NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.372327e+05um
prects:[NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.60 sec, Curr Mem: 2.78 MB )
prects:Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2972.4M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:
prects:=== incrementalPlace Internal Loop 1 ===
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   incrNP_iter_start
prects:[spp] 0
prects:*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
prects:SKP will use view:
prects:  tt_v1.8_25C_Nominal_25_func
prects:Iteration  7: Total net bbox = 9.526e+04 (3.07e+04 6.45e+04)
prects:              Est.  stn bbox = 1.033e+05 (3.62e+04 6.71e+04)
prects:              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2992.5M
prects:Iteration  8: Total net bbox = 9.597e+04 (3.07e+04 6.52e+04)
prects:              Est.  stn bbox = 1.042e+05 (3.63e+04 6.79e+04)
prects:              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2992.4M
prects:Iteration  9: Total net bbox = 9.651e+04 (3.07e+04 6.58e+04)
prects:              Est.  stn bbox = 1.049e+05 (3.64e+04 6.85e+04)
prects:              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2993.4M
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
prects:Iteration 10: Total net bbox = 9.809e+04 (3.14e+04 6.67e+04)
prects:              Est.  stn bbox = 1.065e+05 (3.71e+04 6.94e+04)
prects:              cpu = 0:00:04.3 real = 0:00:04.0 mem = 3027.1M
prects:Iteration 11: Total net bbox = 1.001e+05 (3.30e+04 6.72e+04)
prects:              Est.  stn bbox = 1.087e+05 (3.87e+04 7.00e+04)
prects:              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2994.9M
prects:Move report: Timing Driven Placement moved 920 insts, mean move: 32.77 um, max move: 384.53 um 
prects:	Max move on inst (prects_FE_OFC183_n_446): (164.22, 431.48) --> (341.14, 639.09)
prects:
prects:Finished Incremental Placement (cpu=0:00:07.5, real=0:00:07.0, mem=2994.3M)
prects:Begin: Reorder Scan Chains
prects:**WARN: (IMPSP-9025):	No scan chain specified/traced.
prects:Type 'man IMPSP-9025' for more detail.
prects:End: Reorder Scan Chains
prects:*** Starting place_detail (0:01:48 mem=2985.9M) ***
prects:Total net bbox length = 1.009e+05 (3.364e+04 6.727e+04) (ext = 2.629e+04)
prects:Move report: Detail placement moved 920 insts, mean move: 1.44 um, max move: 29.12 um 
prects:	Max move on inst (prects_FE_OFC166_n_589): (192.52, 648.51) --> (219.88, 646.76)
prects:	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
prects:Summary Report:
prects:Instances moved: 920 (out of 920 movable)
prects:Instances flipped: 0
prects:Mean displacement: 1.44 um
prects:Max displacement: 29.12 um (Instance: prects_FE_OFC166_n_589) (192.517, 648.514) -> (219.88, 646.76)
prects:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
prects:Physical-only instances moved: 0 (out of 0 movable physical-only)
prects:Total net bbox length = 9.948e+04 (3.225e+04 6.723e+04) (ext = 2.627e+04)
prects:Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
prects:*** Finished place_detail (0:01:48 mem=2992.3M) ***
prects:[NR-eGR] Read 1054 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.719980e+03um
prects:[NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.381311e+05um
prects:[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.81 MB )
prects:Early Global Route congestion estimation runtime: 0.55 seconds, mem = 2986.9M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
prects:[NR-eGR] Total eGR-routed clock nets wire length: 2805um, number of vias: 269
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          4312  3106 
prects:[NR-eGR]  met2  (2V)         48269  2194 
prects:[NR-eGR]  met3  (3H)         60998   540 
prects:[NR-eGR]  met4  (4V)         22903   265 
prects:[NR-eGR]  met5  (5H)          3064     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total       139547  6105 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 99475um
prects:[NR-eGR] Total length: 139547um, number of vias: 6105
prects:[NR-eGR] --------------------------------------------------------------------------
prects:Early Global Route wiring runtime: 0.16 seconds, mem = 2924.3M
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] |            |   max hotspot | total hotspot |
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] | normalized |          0.26 |          0.26 |
prects:[hotspot] +------------+---------------+---------------+
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
prects:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:[hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:[hotspot] Hotspot report including placement blocked areas
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] |            |   max hotspot | total hotspot |
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] | normalized |          0.26 |          0.26 |
prects:[hotspot] +------------+---------------+---------------+
prects:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
prects:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:[hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
prects:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
prects:0 delay mode for cte disabled.
prects:
prects:*** Finished incrementalPlace (cpu=0:00:08.8, real=0:00:09.0)***
prects:Start to check current routing status for nets...
prects:All nets are already routed correctly.
prects:End to check current routing status for nets (mem=2913.9M)
prects:Extraction called for design 'top_lvl' of instances=922 and nets=1406 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design top_lvl.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2914.246M)
prects:**opt_design ... cpu = 0:00:23, real = 0:00:59, mem = 2914.1M, totSessionCpu=0:01:49 **
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: top_lvl
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2958.02)
prects:Total number of fetched objects 1356
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2973.45 CPU=0:00:00.3 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2973.45 CPU=0:00:00.4 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:50 mem=2973.4M)
prects:*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:11.4 (0.9), totSession cpu/real = 0:01:50.2/0:02:32.5 (0.7), mem = 2964.2M
prects:Begin: GigaOpt DRV Optimization
prects:[GPS-DRV] number of DCLS groups: 0; maxIter: 2
prects:GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
prects:*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.3/0:02:32.6 (0.7), mem = 2964.9M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|    46|    57|    -0.44|    10|    10|    -0.10|     0|     0|     0|     0|    -0.09|    -0.39|       0|       0|       0|  2.47%|          |         |
prects:|    33|    33|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|      42|       4|      33|  2.55%| 0:00:00.0|  2984.8M|
prects:|     9|     9|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       7|       0|      29|  2.65%| 0:00:01.0|  2989.5M|
prects:|     3|     3|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       2|       0|       4|  2.68%| 0:00:00.0|  2989.5M|
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:
prects:=======================================================================
prects:                Reasons for remaining drv violations
prects:=======================================================================
prects:*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
prects:
prects:MultiBuffering failure reasons
prects:------------------------------------------------
prects:*info:     3 net(s): Could not be fixed because the gain is not enough.
prects:
prects:SingleBuffering failure reasons
prects:------------------------------------------------
prects:*info:     3 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
prects:
prects:Resizing failure reasons
prects:------------------------------------------------
prects:*info:     3 net(s): Could not be fixed because no move is found.
prects:
prects:
prects:*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2989.5M) ***
prects:
prects:*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:51.9/0:02:34.2 (0.7), mem = 2967.8M
prects:End: GigaOpt DRV Optimization
prects:GigaOpt DRV: restore maxLocalDensity to 0.98
prects:
prects:OptSummary:
prects:
prects:------------------------------------------------------------------
prects:     Summary (cpu=0.03min real=0.03min mem=2967.8M)
prects:------------------------------------------------------------------
prects:
prects:Setup views included:
prects: tt_v1.8_25C_Nominal_25_func 
prects:
prects:+--------------------+---------+---------+---------+
prects:|     Setup mode     |   all   | reg2reg | default |
prects:+--------------------+---------+---------+---------+
prects:|           WNS (ns):| -0.087  | -0.087  |  0.004  |
prects:|           TNS (ns):| -0.392  | -0.392  |  0.000  |
prects:|    Violating Paths:|   14    |   14    |    0    |
prects:|          All Paths:|   120   |   117   |   103   |
prects:+--------------------+---------+---------+---------+
prects:
prects:+----------------+-------------------------------+------------------+
prects:|                |              Real             |       Total      |
prects:|    DRVs        +------------------+------------+------------------|
prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects:+----------------+------------------+------------+------------------+
prects:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects:+----------------+------------------+------------+------------------+
prects:
prects:Density: 2.674%
prects:Routing Overflow: 0.13% H and 0.00% V
prects:------------------------------------------------------------------
prects:**opt_design ... cpu = 0:00:26, real = 0:01:03, mem = 2967.8M, totSessionCpu=0:01:52 **
prects:*** Timing NOT met, worst failing slack is -0.087
prects:*** Check timing (0:00:00.0)
prects:Begin: GigaOpt Optimization in TNS mode
prects:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.4/0:02:34.7 (0.7), mem = 2971.1M
prects:*info: 1 clock net excluded
prects:*info: 48 no-driver nets excluded.
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.392 Density 2.68
prects:OptDebug: Start of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.004| 0.000|
prects:|reg2reg   |-0.087|-0.392|
prects:|HEPG      |-0.087|-0.392|
prects:|All Paths |-0.087|-0.392|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  -0.087|   -0.087|  -0.392|   -0.392|    2.68%|   0:00:00.0| 2964.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
prects:|  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:01.0| 2981.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***
prects:OptDebug: End of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   |-0.003|-0.003|
prects:|reg2reg   |-0.021|-0.021|
prects:|HEPG      |-0.021|-0.021|
prects:|All Paths |-0.021|-0.024|
prects:+----------+------+------+
prects:
prects:*** Finished re-routing un-routed nets (2982.3M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2982.3M) ***
prects:** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
prects:OptDebug: End of Setup Fixing:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   |-0.003|-0.003|
prects:|reg2reg   |-0.021|-0.021|
prects:|HEPG      |-0.021|-0.021|
prects:|All Paths |-0.021|-0.024|
prects:+----------+------+------+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2982.3M) ***
prects:
prects:*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:54.4/0:02:36.7 (0.7), mem = 2969.3M
prects:End: GigaOpt Optimization in TNS mode
prects:*** Timing NOT met, worst failing slack is -0.021
prects:*** Check timing (0:00:00.0)
prects:Begin: GigaOpt Optimization in WNS mode
prects:GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.7/0:02:37.1 (0.7), mem = 2968.4M
prects:*info: 1 clock net excluded
prects:*info: 48 no-driver nets excluded.
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
prects:OptDebug: Start of Optimizer WNS Pass 0:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   |-0.003|-0.003|
prects:|reg2reg   |-0.021|-0.021|
prects:|HEPG      |-0.021|-0.021|
prects:|All Paths |-0.021|-0.024|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:Info: pruned 4 cells for critical region restructuring (50% target).
prects:Info: initial physical memory for 2 CRR processes is 939.52MB.
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:|  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:00.0| 2970.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
prects:|   0.007|    0.007|   0.000|    0.000|    2.71%|   0:00:04.0| 2991.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
prects:|   0.014|    0.014|   0.000|    0.000|    2.70%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.016|    0.016|   0.000|    0.000|    2.71%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.020|    0.020|   0.000|    0.000|    2.71%|   0:00:01.0| 2993.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.037|    0.037|   0.000|    0.000|    2.72%|   0:00:00.0| 2993.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.037|    0.037|   0.000|    0.000|    2.73%|   0:00:05.0| 2995.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:|   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=2997.8M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:18.0 mem=2997.9M) ***
prects:OptDebug: End of Optimizer WNS Pass 0:
prects:+----------+-----+-----+
prects:|Path Group|  WNS|  TNS|
prects:+----------+-----+-----+
prects:|default   |0.227|0.000|
prects:|reg2reg   |0.046|0.000|
prects:|HEPG      |0.046|0.000|
prects:|All Paths |0.046|0.000|
prects:+----------+-----+-----+
prects:
prects:** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
prects:** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
prects:** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
prects:** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
prects:OptDebug: End of Setup Fixing:
prects:+----------+-----+-----+
prects:|Path Group|  WNS|  TNS|
prects:+----------+-----+-----+
prects:|default   |0.227|0.000|
prects:|reg2reg   |0.046|0.000|
prects:|HEPG      |0.046|0.000|
prects:|All Paths |0.046|0.000|
prects:+----------+-----+-----+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:20.0 mem=2997.9M) ***
prects:
prects:*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:20.0 (0.7), totSession cpu/real = 0:02:07.8/0:02:57.0 (0.7), mem = 2970.8M
prects:End: GigaOpt Optimization in WNS mode
prects:*** Timing Is met
prects:*** Check timing (0:00:00.0)
prects:GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
prects:Info: 1 clock net  excluded from IPO operation.
prects:Begin: Area Reclaim Optimization
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.2/0:02:57.4 (0.7), mem = 2969.8M
prects:Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.73
prects:+---------+---------+--------+--------+------------+--------+
prects:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
prects:+---------+---------+--------+--------+------------+--------+
prects:|    2.73%|        -|   0.000|   0.000|   0:00:00.0| 2969.8M|
prects:|    2.64%|       56|   0.000|   0.000|   0:00:03.0| 3004.8M|
prects:+---------+---------+--------+--------+------------+--------+
prects:Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.64
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
prects:End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
prects:*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:10.8/0:02:59.9 (0.7), mem = 3004.9M
prects:End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2970.02M, totSessionCpu=0:02:11).
prects:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
prects:Info: 1 clock net  excluded from IPO operation.
prects:Begin: Area Reclaim Optimization
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.2/0:03:00.3 (0.7), mem = 2970.0M
prects:Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.64
prects:+---------+---------+--------+--------+------------+--------+
prects:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
prects:+---------+---------+--------+--------+------------+--------+
prects:|    2.64%|        -|   0.000|   0.000|   0:00:00.0| 2970.0M|
prects:|    2.64%|        0|   0.000|   0.000|   0:00:00.0| 2970.7M|
prects:|    2.57%|       33|   0.000|   0.000|   0:00:01.0| 2971.5M|
prects:|    2.54%|       28|   0.000|   0.000|   0:00:01.0| 2972.7M|
prects:|    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
prects:|    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
prects:+---------+---------+--------+--------+------------+--------+
prects:Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.54
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
prects:End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
prects:*** Finished re-routing un-routed nets (2972.7M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2972.7M) ***
prects:*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:13.6/0:03:02.8 (0.7), mem = 2972.7M
prects:End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2970.16M, totSessionCpu=0:02:14).
prects:-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
prects:                                           # bool, default=false, private
prects:Begin: GigaOpt postEco DRV Optimization
prects:GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
prects:*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:14.4/0:03:03.6 (0.7), mem = 2973.4M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|    22|    24|    -0.65|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  2.54%|          |         |
prects:|    17|    17|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      25|       2|      13|  2.59%| 0:00:00.0|  2982.3M|
prects:|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       3|       0|      13|  2.63%| 0:00:00.0|  2982.4M|
prects:|     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       2|  2.65%| 0:00:00.0|  2982.4M|
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:
prects:=======================================================================
prects:                Reasons for remaining drv violations
prects:=======================================================================
prects:*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
prects:
prects:MultiBuffering failure reasons
prects:------------------------------------------------
prects:*info:     5 net(s): Could not be fixed because the gain is not enough.
prects:
prects:SingleBuffering failure reasons
prects:------------------------------------------------
prects:*info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
prects:
prects:Resizing failure reasons
prects:------------------------------------------------
prects:*info:     5 net(s): Could not be fixed because no move is found.
prects:
prects:
prects:*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2982.4M) ***
prects:
prects:*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:15.6/0:03:04.8 (0.7), mem = 2971.5M
prects:End: GigaOpt postEco DRV Optimization
prects:**WARN: (IMPOPT-7329):	Skipping place_detail due to user configuration.
prects:GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
prects:GigaOpt: Skipping nonLegal postEco optimization
prects:Design TNS changes after trial route: 0.000 -> 0.000
prects:GigaOpt: Skipping post-eco TNS optimization
prects:Register exp ratio and priority group on 0 nets on 1396 nets : 
prects:
prects:Active setup views:
prects: tt_v1.8_25C_Nominal_25_func
prects:  Dominating endpoints: 0
prects:  Dominating TNS: -0.000
prects:
prects:Extraction called for design 'top_lvl' of instances=962 and nets=1446 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design top_lvl.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Grid density data update skipped
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2907.230M)
prects:Skewing Data Summary (End_of_FINAL)
prects:
prects:Skew summary for view tt_v1.8_25C_Nominal_25_func:
prects:* Accumulated skew : count = 0
prects:
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: top_lvl
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2952.29)
prects:Total number of fetched objects 1396
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2969.28 CPU=0:00:00.3 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2969.28 CPU=0:00:00.4 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:17 mem=2969.3M)
prects:OPTC: user 20.0
prects:Reported timing to dir debug
prects:**opt_design ... cpu = 0:00:51, real = 0:01:36, mem = 2959.3M, totSessionCpu=0:02:18 **
prects:
prects:OptSummary:
prects:
prects:------------------------------------------------------------------
prects:     opt_design Final Summary
prects:------------------------------------------------------------------
prects:
prects:Setup views included:
prects: tt_v1.8_25C_Nominal_25_func 
prects:
prects:+--------------------+---------+---------+---------+
prects:|     Setup mode     |   all   | reg2reg | default |
prects:+--------------------+---------+---------+---------+
prects:|           WNS (ns):| -0.002  | -0.002  |  0.066  |
prects:|           TNS (ns):| -0.004  | -0.004  |  0.000  |
prects:|    Violating Paths:|    4    |    4    |    0    |
prects:|          All Paths:|   120   |   117   |   103   |
prects:+--------------------+---------+---------+---------+
prects:
prects:+----------------+-------------------------------+------------------+
prects:|                |              Real             |       Total      |
prects:|    DRVs        +------------------+------------+------------------|
prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects:+----------------+------------------+------------+------------------+
prects:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects:+----------------+------------------+------------+------------------+
prects:
prects:Density: 2.645%
prects:Routing Overflow: 0.13% H and 0.00% V
prects:------------------------------------------------------------------
prects:Begin: Collecting metrics
prects: ------------------------------------------------------------------------------------------------------------------------------------------ 
prects:| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
prects:|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
prects:|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
prects:| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
prects:| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
prects:| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
prects:| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
prects:| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
prects:| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
prects:| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
prects:| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
prects:| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
prects:| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
prects:| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
prects:| area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
prects:| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |        2.65 |      |       | 0:00:02  |        2971 |    5 |   0 |
prects:| legalization            |           |          |           |          |             |      |       | 0:00:00  |        2971 |      |     |
prects:| final_summary           |    -0.002 |   -0.002 |           |       -0 |        2.65 |      |       | 0:00:03  |        2961 |    0 |   0 |
prects: ------------------------------------------------------------------------------------------------------------------------------------------ 
prects:End: Collecting metrics
prects:**opt_design ... cpu = 0:00:52, real = 0:01:38, mem = 2961.0M, totSessionCpu=0:02:18 **
prects:**WARN: (IMPOPT-3195):	Analysis mode has changed.
prects:Type 'man IMPOPT-3195' for more detail.
prects:*** Finished opt_design ***
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   opt_design_prects
prects:Info: final physical memory for 2 CRR processes is 949.54MB.
prects:Info: Summary of CRR changes:
prects:      - Timing transform commits:       1
prects:Disable CTE adjustment.
prects:Disable Layer aware incrSKP.
prects:#optDebug: fT-D <X 1 0 0 0>
prects:**place_opt_design ... cpu = 0:01:00, real = 0:01:50, mem = 2905.1M **
prects:*** Finished GigaPlace ***
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
prects:WARNING   IMPSP-9025           2  No scan chain specified/traced.          
prects:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
prects:ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
prects:WARNING   IMPOPT-3195          2  Analysis mode has changed.               
prects:WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
prects:*** Message Summary: 9 warning(s), 2 error(s)
prects:
prects:*** place_opt_design #1 [finish] () : cpu/real = 0:01:00.1/0:01:49.9 (0.5), totSession cpu/real = 0:02:18.7/0:03:12.4 (0.7), mem = 2905.1M
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   place_opt_design
prects:#% End place_opt_design (date=10/10 16:07:38, total cpu=0:01:00, real=0:01:50, peak res=3028.7M, current mem=2905.1M)
prects:#@ End verbose flow_step implementation.prects.run_place_opt
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:          65.74            115         -0.004 ns         -0.002 ns  run_place_opt
prects:#@ Begin verbose flow_step implementation.prects.block_finish
prects:@flow 2: apply {{} {
prects:    #- Make sure flow_report_name is reset from any reports executed during the flow
prects:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
prects:    #- Set DB for handoff to Innovus
prects:    if {[is_flow -inside flow:syn_opt]} {
prects:      set_db flow_write_db_common true
prects:    }
prects:  
prects:    #- Set value for SPEF output file generation
prects:    if {[get_db flow_branch] ne ""} {
prects:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
prects:    } else {
prects:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
prects:    }
prects:    set_db flow_spef_directory $out_dir
prects:  
prects:    #- Store non-default root attributes to metrics
prects:    catch {report_obj -tcl} flow_root_config
prects:    if {[dict exists $flow_root_config root:/]} {
prects:      set flow_root_config [dict get $flow_root_config root:/]
prects:    } elseif {[dict exists $flow_root_config root:]} {
prects:      set flow_root_config [dict get $flow_root_config root:]
prects:    } else {
prects:    }
prects:    foreach key [dict keys $flow_root_config] {
prects:      if {[string length [dict get $flow_root_config $key]] > 200} {
prects:        dict set flow_root_config $key "\[long value truncated\]"
prects:      }
prects:    }
prects:    set_metric -name flow.root_config -value $flow_root_config
prects:  }}
prects:#@ End verbose flow_step implementation.prects.block_finish
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           6.13              5                                      block_finish
prects:#% Begin save design ... (date=10/10 16:07:46, mem=2952.8M)
prects:% Begin Save ccopt configuration ... (date=10/10 16:07:46, mem=2952.8M)
prects:% End Save ccopt configuration ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
prects:% Begin Save netlist data ... (date=10/10 16:07:46, mem=2953.4M)
prects:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin in single-threaded mode...
prects:% End Save netlist data ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
prects:Saving symbol-table file ...
prects:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
prects:% Begin Save AAE data ... (date=10/10 16:07:46, mem=2953.7M)
prects:Saving AAE Data ...
prects:% End Save AAE data ... (date=10/10 16:07:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2955.9M, current mem=2955.9M)
prects:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
prects:Saving mode setting ...
prects:Saving root attributes to be loaded post write_db ...
prects:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
prects:Saving global file ...
prects:Saving root attributes to be loaded previous write_db ...
prects:% Begin Save floorplan data ... (date=10/10 16:07:49, mem=2953.4M)
prects:Saving floorplan file ...
prects:Convert 0 swires and 0 svias from compressed groups
prects:% End Save floorplan data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.0M, current mem=2954.0M)
prects:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025)
prects:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2954.0M) ***
prects:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.bbox.lef
prects:Saving Drc markers ...
prects:... 404 markers are saved ...
prects:... 0 geometry drc markers are saved ...
prects:... 0 antenna drc markers are saved ...
prects:% Begin Save placement data ... (date=10/10 16:07:49, mem=2954.2M)
prects:** Saving stdCellPlacement_binary (version# 2) ...
prects:Save Adaptive View Pruning View Names to Binary file
prects:% End Save placement data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.3M, current mem=2954.3M)
prects:% Begin Save routing data ... (date=10/10 16:07:49, mem=2954.3M)
prects:Saving route file ...
prects:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2955.4M) ***
prects:% End Save routing data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.4M, current mem=2954.4M)
prects:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
prects:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2957.5M) ***
prects:Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.congmap.gz ...
prects:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
prects:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
prects:% Begin Save power constraints data ... (date=10/10 16:07:50, mem=2957.7M)
prects:% End Save power constraints data ... (date=10/10 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.7M, current mem=2957.7M)
prects:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
prects:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
prects:Generated self-contained design prects.enc_2
prects:#% End save design ... (date=10/10 16:07:52, total cpu=0:00:03.4, real=0:00:06.0, peak res=2968.4M, current mem=2968.4M)
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
prects:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
prects:*** Message Summary: 3 warning(s), 0 error(s)
prects:
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   write_db
prects:#@ Begin verbose flow_step implementation.prects.write_output_screenshot
prects:@flow 2: set inputstring [get_db flow_starting_db]
prects:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
prects:@flow 4: set filename [file tail $stepname]
prects:@flow 5: set rootname [file rootname $filename]
prects:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
prects:@flow 7: # Define the directory name
prects:@flow 8: set dirName "output/screenshots"
prects:@flow 10: # Check if the directory exists
prects:@flow 11: if {![file exists $dirName]} {...
prects:@flow 15: } else {
prects:@flow 16: puts "Directory '$dirName' already exists."
prects:Directory 'output/screenshots' already exists.
prects:@flow 17: }
prects:@@flow 18: write_to_gif $outfile
prects:#@ End verbose flow_step implementation.prects.write_output_screenshot
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.97              6                                      write_output_screenshot
prects:#@ Begin verbose flow_step implementation.prects.schedule_prects_report_prects
prects:@@flow 2: schedule_flow -flow report_prects -include_in_metrics
prects:#@ End verbose flow_step implementation.prects.schedule_prects_report_prects
prects:
prects:Program version = 25.11-s102_1
prects:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
prects:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
prects:Starting time = Oct 10, 2025 16:05:14
prects:Ending time = Oct 10, 2025 16:08:09
prects:
prects:Run Flow Summary
prects:---------------------
prects:
prects:Steps run:  implementation.prects.block_start implementation.prects.init_innovus.init_innovus_yaml implementation.prects.init_innovus.init_innovus_user implementation.prects.add_clock_spec implementation.prects.add_clock_route_types implementation.prects.commit_route_types implementation.prects.run_place_opt implementation.prects.block_finish implementation.prects.write_output_screenshot implementation.prects.schedule_prects_report_prects
prects:
prects:Step status:
prects:     implementation.prects.block_start                            success
prects:     implementation.prects.init_innovus.init_innovus_yaml         success
prects:     implementation.prects.init_innovus.init_innovus_user         success
prects:     implementation.prects.add_clock_spec                         success
prects:     implementation.prects.add_clock_route_types                  success
prects:     implementation.prects.commit_route_types                     success
prects:     implementation.prects.run_place_opt                          success
prects:     implementation.prects.block_finish                           success
prects:     implementation.prects.write_output_screenshot                success
prects:     implementation.prects.schedule_prects_report_prects          success
prects:
prects: ---------------------------------------------------------------------------------------------------- 
prects:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
prects:|-------------+------------------+-------------------+-----------------------+-----------------------|
prects:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
prects:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
prects:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
prects:| floorplan   | 0:01:24          | 0:01:26           |                       |                       |
prects:| prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
prects: ---------------------------------------------------------------------------------------------------- 
prects:*** Message Summary: 156 warning(s), 6 error(s)
prects:
prects:
prects:*** Memory Usage v#1 (Current mem = 3158.020M, initial mem = 944.137M) ***
prects:
  flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects returned successfully but encountered errors
    log file:
      logs/prects.log2
    error summary:
      Severity  ID          Count  Step                                 Where             Summary
      ERROR     IMPSP-9099  2      implementation.prects.run_place_opt  .body_tcl line 3  Scan chains exist in this design but are not defined for %.2f%% flops. Placement and timing QoR can be severely impacted in this case!

Starting scheduled flows at 10-10 16:08:45...
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
  report_prects @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
  report_prects @ innovus: report_start -> report_finish
prects.report_prects:
prects.report_prects:Cadence Innovus(TM) Implementation System.
prects.report_prects:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
prects.report_prects:
prects.report_prects:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
cts:
cts:Cadence Innovus(TM) Implementation System.
cts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
cts:
cts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
prects.report_prects:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects.report_prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 41ddb59c-164d-49f0-81e1-56d42396bf79 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects.report_prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects.report_prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 2 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_prects tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/prects.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 2} include_in_metrics 1 parent_uuid 41ddb59c-164d-49f0-81e1-56d42396bf79 after {} defer 0 child_of {flow:flow_current flow:implementation flow:prects}} flow_name flow:report_prects first_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}} child_of {flow:flow_current flow:implementation flow:prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects.report_prects}; run_flow -from {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} -to {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects.report_prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_prects} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
prects.report_prects:Date:		Fri Oct 10 16:08:47 2025
cts:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
cts:Date:		Fri Oct 10 16:08:47 2025
prects.report_prects:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
prects.report_prects:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
prects.report_prects:
prects.report_prects:License:
prects.report_prects:		[16:08:47.185809] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
prects.report_prects:
prects.report_prects:		invs	Innovus Implementation System	25.1	checkout succeeded
cts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
cts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
cts:
cts:License:
cts:		[16:08:47.185809] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
cts:
cts:		invs	Innovus Implementation System	25.1	checkout succeeded
prects.report_prects:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
cts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
prects.report_prects:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
prects.report_prects:Type 'man IMPOAX-124' for more detail.
cts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
cts:Type 'man IMPOAX-124' for more detail.
prects.report_prects:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
prects.report_prects:Type 'man IMPOAX-332' for more detail.
cts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
cts:Type 'man IMPOAX-332' for more detail.
prects.report_prects:INFO: OA features are disabled in this session.
cts:INFO: OA features are disabled in this session.
prects.report_prects:
prects.report_prects:
cts:
cts:
prects.report_prects:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2672436_fccee641-9d47-4a6e-bdda-40196d54da93_ece-rschsrv.ece.gatech.edu_dkhalil8_eWRS95.
prects.report_prects:
prects.report_prects:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
cts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2672295_0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74_ece-rschsrv.ece.gatech.edu_dkhalil8_Q8lGwr.
cts:
cts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
prects.report_prects:[INFO] Loading Pegasus 24.13 fill procedures
cts:[INFO] Loading Pegasus 24.13 fill procedures
prects.report_prects:Info: Process UID = 2672436 / fccee641-9d47-4a6e-bdda-40196d54da93 / HzlbiLPbDE
cts:Info: Process UID = 2672295 / 0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74 / wDX0Sw6sXZ
prects.report_prects:
prects.report_prects:**INFO:  MMMC transition support version v31-84 
prects.report_prects:
prects.report_prects:#@ Processing -execute option
prects.report_prects:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 41ddb59c-164d-49f0-81e1-56d42396bf79 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects.report_prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects.report_prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 2 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_prects tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/prects.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 2} include_in_metrics 1 parent_uuid 41ddb59c-164d-49f0-81e1-56d42396bf79 after {} defer 0 child_of {flow:flow_current flow:implementation flow:prects}} flow_name flow:report_prects first_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}} child_of {flow:flow_current flow:implementation flow:prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects.report_prects}; run_flow -from {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} -to {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects.report_prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_prects} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
prects.report_prects:init_flow summary:
prects.report_prects:  Flow script        : 
prects.report_prects:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
prects.report_prects:  Flow               : flow:report_prects
prects.report_prects:  From               : report_start
prects.report_prects:  To                 : report_finish
prects.report_prects:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
prects.report_prects:  Working directory  : .
prects.report_prects:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2
prects.report_prects:  Run tag            : 
prects.report_prects:  Branch name        : 
prects.report_prects:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects.report_prects_2
prects.report_prects:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects.report_prects_2
prects.report_prects:reading previous metrics...
cts:
cts:**INFO:  MMMC transition support version v31-84 
cts:
cts:#@ Processing -execute option
cts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
cts:init_flow summary:
cts:  Flow script        : 
cts:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
cts:  Flow               : flow:flow_current
cts:  From               : implementation.cts.block_start
cts:  To                 : implementation.cts.schedule_cts_report_postcts
cts:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
cts:  Working directory  : .
cts:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2
cts:  Run tag            : 
cts:  Branch name        : 
cts:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2
cts:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2
cts:reading previous metrics...
prects.report_prects:Sourcing flow scripts...
cts:Sourcing flow scripts...
prects.report_prects:Sourcing flow scripts done.
prects.report_prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects.report_prects:#@ Begin verbose flow_step activate_views
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set db [get_db flow_starting_db]
prects.report_prects:    set flow [lindex [get_db flow_hier_path] end]
prects.report_prects:    set setup_views [get_feature -obj $flow setup_views]
prects.report_prects:    set hold_views [get_feature -obj $flow hold_views]
prects.report_prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects.report_prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects.report_prects:  
prects.report_prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects.report_prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects.report_prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects.report_prects:        set cmd "set_analysis_view"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup [list $setup_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold [list $hold_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage [list $leakage_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects.report_prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic [list $dynamic_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects.report_prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects.report_prects:        set cmd "set_flowkit_read_db_args"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup_views [list $setup_views]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold_views [list $hold_views]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage_view [list $leakage_view]"
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } else {
prects.report_prects:      }
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:#@ End verbose flow_step activate_views
prects.report_prects:#@ Begin verbose flow_step init_mcpu
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    # Multi host/cpu attributes
prects.report_prects:    #-----------------------------------------------------------------------------
prects.report_prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects.report_prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects.report_prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects.report_prects:    # a typical environment variable exported by distribution platforms and is
prects.report_prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects.report_prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects.report_prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects.report_prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects.report_prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects.report_prects:    } else {
prects.report_prects:      set max_cpus 1
prects.report_prects:    }
prects.report_prects:    switch -glob [get_db program_short_name] {
prects.report_prects:      default       {}
prects.report_prects:      joules*       -
prects.report_prects:      genus*        -
prects.report_prects:      innovus*      -
prects.report_prects:      tempus*       -
prects.report_prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects.report_prects:    }
prects.report_prects:if {[get_feature opt_signoff]} {
prects.report_prects:      if {[is_flow -inside flow:opt_signoff]} {
prects.report_prects:        set_multi_cpu_usage -verbose -remote_host 1
prects.report_prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects.report_prects:        set_distributed_hosts -local
prects.report_prects:      }
prects.report_prects:}
prects.report_prects:  }}
prects.report_prects:set_multi_cpu_usage -local_cpu 1
prects.report_prects:#@ End verbose flow_step init_mcpu
prects.report_prects:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects.report_prects:#% Begin load design ... (date=10/10 16:09:24, mem=2076.6M)
cts:Sourcing flow scripts done.
cts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts:#@ Begin verbose flow_step activate_views
cts:@flow 2: apply {{} {
cts:    set db [get_db flow_starting_db]
cts:    set flow [lindex [get_db flow_hier_path] end]
cts:    set setup_views [get_feature -obj $flow setup_views]
cts:    set hold_views [get_feature -obj $flow hold_views]
cts:    set leakage_view [get_feature -obj $flow leakage_view]
cts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts:  
cts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts:      #- use read_db args for DB types and set_analysis_views for TCL
cts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts:        set cmd "set_analysis_view"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup [list $setup_views]"
cts:        } else {
cts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold [list $hold_views]"
cts:        } else {
cts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage [list $leakage_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts:          }
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic [list $dynamic_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts:          }
cts:        }
cts:        eval $cmd
cts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts:        set cmd "set_flowkit_read_db_args"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup_views [list $setup_views]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold_views [list $hold_views]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage_view [list $leakage_view]"
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic_view [list $dynamic_view]"
cts:        }
cts:        eval $cmd
cts:      } else {
cts:      }
cts:    }
cts:  }}
cts:#@ End verbose flow_step activate_views
cts:#@ Begin verbose flow_step init_mcpu
cts:@flow 2: apply {{} {
cts:    # Multi host/cpu attributes
cts:    #-----------------------------------------------------------------------------
cts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts:    # the specified dist script.  This connects the number of CPUs being reserved
cts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts:    # a typical environment variable exported by distribution platforms and is
cts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts:    } else {
cts:      set max_cpus 1
cts:    }
cts:    switch -glob [get_db program_short_name] {
cts:      default       {}
cts:      joules*       -
cts:      genus*        -
cts:      innovus*      -
cts:      tempus*       -
cts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts:    }
cts:if {[get_feature opt_signoff]} {
cts:      if {[is_flow -inside flow:opt_signoff]} {
cts:        set_multi_cpu_usage -verbose -remote_host 1
cts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts:        set_distributed_hosts -local
cts:      }
cts:}
cts:  }}
cts:set_multi_cpu_usage -local_cpu 1
cts:#@ End verbose flow_step init_mcpu
cts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts:#% Begin load design ... (date=10/10 16:09:25, mem=2182.7M)
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:07:52 2025'.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
prects.report_prects:Type 'man IMPOAX-124' for more detail.
prects.report_prects:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
prects.report_prects:Type 'man IMPOAX-332' for more detail.
prects.report_prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
prects.report_prects:Read 109 cells in library 'sky130_tt_1.8_25' 
prects.report_prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
prects.report_prects:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.tlef ...
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.lef ...
prects.report_prects:Set DBUPerIGU to M2 pitch 460.
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
prects.report_prects:To increase the message display limit, refer to the product command reference manual.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
prects.report_prects:To increase the message display limit, refer to the product command reference manual.
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/viewDefinition.tcl
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:07:52 2025'.
prects.report_prects:% Begin Load netlist data ... (date=10/10 16:09:28, mem=2093.6M)
prects.report_prects:*** Begin netlist parsing (mem=2093.6M) ***
prects.report_prects:Created 110 new cells from 2 timing libraries.
prects.report_prects:Reading netlist ...
cts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
cts:Type 'man IMPOAX-124' for more detail.
prects.report_prects:Backslashed names will retain backslash and a trailing blank character.
cts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
cts:Type 'man IMPOAX-332' for more detail.
prects.report_prects:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin'
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2101.582M, initial mem = 917.336M) ***
prects.report_prects:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2101.6M) ***
cts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
prects.report_prects:% End Load netlist data ... (date=10/10 16:09:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2101.5M, current mem=2101.5M)
prects.report_prects:Top level cell is top_lvl.
prects.report_prects:Hooked 110 DB cells to tlib cells.
prects.report_prects:Starting recursive module instantiation check.
prects.report_prects:No recursion found.
prects.report_prects:Building hierarchical netlist for Cell top_lvl ...
prects.report_prects:***** UseNewTieNetMode *****.
prects.report_prects:*** Netlist is unique.
prects.report_prects:** info: there are 119 modules.
prects.report_prects:** info: there are 960 stdCell insts.
prects.report_prects:** info: there are 960 stdCell insts with at least one signal pin.
prects.report_prects:** info: there are 2 macros.
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2131.750M, initial mem = 917.336M) ***
prects.report_prects:*info: set bottom ioPad orient R0
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects:Start create_tracks
prects.report_prects:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
prects.report_prects:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
prects.report_prects:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
prects.report_prects:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
cts:Read 109 cells in library 'sky130_tt_1.8_25' 
cts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
cts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects.report_prects:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
prects.report_prects:Change floorplan default-technical-site to 'CoreSite'.
cts:
cts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.tlef ...
cts:
cts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.lef ...
cts:Set DBUPerIGU to M2 pitch 460.
cts:
cts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
cts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
cts:To increase the message display limit, refer to the product command reference manual.
cts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
cts:To increase the message display limit, refer to the product command reference manual.
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/viewDefinition.tcl
cts:% Begin Load netlist data ... (date=10/10 16:09:29, mem=2199.9M)
cts:*** Begin netlist parsing (mem=2199.9M) ***
cts:Created 110 new cells from 2 timing libraries.
cts:Reading netlist ...
cts:Backslashed names will retain backslash and a trailing blank character.
cts:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin'
cts:
cts:*** Memory Usage v#1 (Current mem = 2207.902M, initial mem = 917.242M) ***
cts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2207.9M) ***
cts:% End Load netlist data ... (date=10/10 16:09:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.8M, current mem=2207.8M)
cts:Top level cell is top_lvl.
cts:Hooked 110 DB cells to tlib cells.
cts:Starting recursive module instantiation check.
cts:No recursion found.
cts:Building hierarchical netlist for Cell top_lvl ...
cts:***** UseNewTieNetMode *****.
cts:*** Netlist is unique.
cts:** info: there are 119 modules.
cts:** info: there are 960 stdCell insts.
cts:** info: there are 960 stdCell insts with at least one signal pin.
cts:** info: there are 2 macros.
cts:
cts:*** Memory Usage v#1 (Current mem = 2238.059M, initial mem = 917.242M) ***
cts:*info: set bottom ioPad orient R0
cts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
prects.report_prects:*Info: initialize multi-corner CTS.
cts:Start create_tracks
cts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
cts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
cts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
cts:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
prects.report_prects:Total number of combinational cells: 87
prects.report_prects:Total number of sequential cells: 19
prects.report_prects:Total number of tristate cells: 3
prects.report_prects:Total number of level shifter cells: 0
prects.report_prects:Total number of power gating cells: 0
prects.report_prects:Total number of isolation cells: 0
prects.report_prects:Total number of power switch cells: 0
prects.report_prects:Total number of pulse generator cells: 0
prects.report_prects:Total number of always on buffers: 0
prects.report_prects:Total number of retention cells: 0
prects.report_prects:Total number of physical cells: 0
prects.report_prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects.report_prects:Total number of usable buffers: 7
prects.report_prects:List of unusable buffers:
prects.report_prects:Total number of unusable buffers: 0
prects.report_prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects.report_prects:Total number of usable inverters: 9
prects.report_prects:List of unusable inverters:
prects.report_prects:Total number of unusable inverters: 0
prects.report_prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects.report_prects:Total number of identified usable delay cells: 4
prects.report_prects:List of identified unusable delay cells:
prects.report_prects:Total number of identified unusable delay cells: 0
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.gz (mem = 2437.1M).
cts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
prects.report_prects:% Begin Load floorplan data ... (date=10/10 16:09:30, mem=2437.8M)
cts:Change floorplan default-technical-site to 'CoreSite'.
prects.report_prects:*info: reset 1446 existing net BottomPreferredLayer and AvoidDetour
prects.report_prects:Deleting old partition specification.
prects.report_prects:Set FPlanBox to (0 0 1025800 1301800)
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects: ... processed partition successfully.
prects.report_prects:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version: 1)
prects.report_prects:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2439.2M, current mem=2439.2M)
prects.report_prects:There are 1 nets with bottomPreferredRoutingLayer being set
prects.report_prects:Extracting standard cell pins and blockage ...... 
prects.report_prects:Pin and blockage extraction finished
prects.report_prects:Delete all existing relative floorplan constraints.
prects.report_prects:% End Load floorplan data ... (date=10/10 16:09:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2440.1M, current mem=2440.1M)
prects.report_prects:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
prects.report_prects:% Begin Load SymbolTable ... (date=10/10 16:09:30, mem=2440.2M)
cts:*Info: initialize multi-corner CTS.
prects.report_prects:Suppress "**WARN ..." messages.
prects.report_prects:Un-suppress "**WARN ..." messages.
prects.report_prects:% End Load SymbolTable ... (date=10/10 16:09:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2443.0M, current mem=2442.9M)
prects.report_prects:Loading place ...
prects.report_prects:% Begin Load placement data ... (date=10/10 16:09:30, mem=2442.9M)
prects.report_prects:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.place.gz.
prects.report_prects:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version# 2) ...
prects.report_prects:Read Views for adaptive view pruning ...
prects.report_prects:Read 0 views from Binary DB for adaptive view pruning
prects.report_prects:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2443.2M) ***
prects.report_prects:Total net length = 1.134e+05 (4.400e+04 6.943e+04) (ext = 2.930e+04)
prects.report_prects:% End Load placement data ... (date=10/10 16:09:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2443.5M, current mem=2443.5M)
cts:Total number of combinational cells: 87
cts:Total number of sequential cells: 19
cts:Total number of tristate cells: 3
cts:Total number of level shifter cells: 0
cts:Total number of power gating cells: 0
cts:Total number of isolation cells: 0
cts:Total number of power switch cells: 0
cts:Total number of pulse generator cells: 0
cts:Total number of always on buffers: 0
cts:Total number of retention cells: 0
cts:Total number of physical cells: 0
cts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts:Total number of usable buffers: 7
cts:List of unusable buffers:
cts:Total number of unusable buffers: 0
cts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts:Total number of usable inverters: 9
cts:List of unusable inverters:
cts:Total number of unusable inverters: 0
cts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts:Total number of identified usable delay cells: 4
cts:List of identified unusable delay cells:
cts:Total number of identified unusable delay cells: 0
cts:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.gz (mem = 2543.7M).
prects.report_prects:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:07:49 2025)
prects.report_prects:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2444.0M) ***
cts:% Begin Load floorplan data ... (date=10/10 16:09:31, mem=2544.4M)
prects.report_prects:% Begin Load routing data ... (date=10/10 16:09:31, mem=2443.8M)
prects.report_prects:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.gz.
cts:*info: reset 1446 existing net BottomPreferredLayer and AvoidDetour
cts:Deleting old partition specification.
prects.report_prects:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025 Format: 23.1) ...
prects.report_prects:*** Total 1398 nets are successfully restored.
prects.report_prects:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2445.1M) ***
prects.report_prects:% End Load routing data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2445.1M, current mem=2444.1M)
prects.report_prects:Loading Drc markers ...
cts:Set FPlanBox to (0 0 1025800 1301800)
cts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts: ... processed partition successfully.
cts:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version: 1)
prects.report_prects:... 404 markers are loaded ...
prects.report_prects:... 0 geometry drc markers are loaded ...
prects.report_prects:... 0 antenna drc markers are loaded ...
prects.report_prects:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
prects.report_prects:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
cts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.0M, current mem=2546.0M)
cts:There are 1 nets with bottomPreferredRoutingLayer being set
cts:Extracting standard cell pins and blockage ...... 
cts:Pin and blockage extraction finished
cts:Delete all existing relative floorplan constraints.
prects.report_prects:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2447.2M) ***
prects.report_prects:Change floorplan default-technical-site to 'CoreSite'.
cts:% End Load floorplan data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.7M, current mem=2546.7M)
cts:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
cts:% Begin Load SymbolTable ... (date=10/10 16:09:31, mem=2546.8M)
cts:Suppress "**WARN ..." messages.
cts:Un-suppress "**WARN ..." messages.
cts:% End Load SymbolTable ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2549.6M, current mem=2549.5M)
cts:Loading place ...
cts:% Begin Load placement data ... (date=10/10 16:09:31, mem=2549.5M)
cts:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.place.gz.
cts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version# 2) ...
cts:Read Views for adaptive view pruning ...
cts:Read 0 views from Binary DB for adaptive view pruning
cts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2550.1M) ***
cts:Total net length = 1.134e+05 (4.400e+04 6.943e+04) (ext = 2.930e+04)
cts:% End Load placement data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.1M, current mem=2550.1M)
cts:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:07:49 2025)
cts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2550.5M) ***
cts:% Begin Load routing data ... (date=10/10 16:09:32, mem=2550.4M)
cts:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.gz.
prects.report_prects:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
prects.report_prects:Extraction setup Started for TopCell top_lvl 
prects.report_prects:Initializing multi-corner RC extraction with 1 active RC Corners ...
prects.report_prects:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025 Format: 23.1) ...
cts:*** Total 1398 nets are successfully restored.
cts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2551.7M) ***
cts:% End Load routing data ... (date=10/10 16:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2551.7M, current mem=2550.7M)
cts:Loading Drc markers ...
cts:... 404 markers are loaded ...
cts:... 0 geometry drc markers are loaded ...
cts:... 0 antenna drc markers are loaded ...
cts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
cts:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
prects.report_prects:Generating auto layer map file.
cts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2553.8M) ***
prects.report_prects:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
prects.report_prects:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
prects.report_prects:Set Shrink Factor to 1.00000
prects.report_prects:Summary of Active RC-Corners : 
prects.report_prects: 
prects.report_prects: Analysis View: tt_v1.8_25C_Nominal_25_func
prects.report_prects:    RC-Corner Name        : Nominal_25C
prects.report_prects:    RC-Corner Index       : 0
prects.report_prects:    RC-Corner Temperature : 25 Celsius
prects.report_prects:    RC-Corner Cap Table   : ''
prects.report_prects:    RC-Corner PreRoute Res Factor         : 1
prects.report_prects:    RC-Corner PreRoute Cap Factor         : 1
prects.report_prects:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
prects.report_prects:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
prects.report_prects:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
cts:Change floorplan default-technical-site to 'CoreSite'.
prects.report_prects:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
prects.report_prects:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
prects.report_prects:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
prects.report_prects:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
prects.report_prects:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
prects.report_prects:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
prects.report_prects:Restored Grid density data
prects.report_prects:Initializing multi-corner resistance tables ...
prects.report_prects:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
prects.report_prects:Start generating vias ..
prects.report_prects:#Skip building auto via since it is not turned on.
prects.report_prects:Extracting standard cell pins and blockage ...... 
prects.report_prects:Pin and blockage extraction finished
prects.report_prects:Via generation completed.
prects.report_prects:% Begin Load power constraints ... (date=10/10 16:09:32, mem=2463.7M)
prects.report_prects:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl_power_constraints.tcl
prects.report_prects:'set_default_switching_activity' finished successfully.
prects.report_prects:% End Load power constraints ... (date=10/10 16:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2485.5M, current mem=2485.5M)
prects.report_prects:% Begin load AAE data ... (date=10/10 16:09:32, mem=2504.1M)
cts:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
cts:Extraction setup Started for TopCell top_lvl 
cts:Initializing multi-corner RC extraction with 1 active RC Corners ...
cts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts:Generating auto layer map file.
prects.report_prects:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
prects.report_prects:AAE DB initialization (MEM=2518.914062 CPU=0:00:00.0 REAL=0:00:00.0) 
cts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
cts:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
cts:Set Shrink Factor to 1.00000
cts:Summary of Active RC-Corners : 
cts: 
cts: Analysis View: tt_v1.8_25C_Nominal_25_func
cts:    RC-Corner Name        : Nominal_25C
cts:    RC-Corner Index       : 0
cts:    RC-Corner Temperature : 25 Celsius
cts:    RC-Corner Cap Table   : ''
cts:    RC-Corner PreRoute Res Factor         : 1
cts:    RC-Corner PreRoute Cap Factor         : 1
cts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
cts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
cts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
cts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
cts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
cts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
cts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
cts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
cts:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
cts:Restored Grid density data
cts:Initializing multi-corner resistance tables ...
prects.report_prects:% End load AAE data ... (date=10/10 16:09:33, total cpu=0:00:00.7, real=0:00:01.0, peak res=2519.3M, current mem=2519.3M)
prects.report_prects:Restoring CCOpt config...
cts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
cts:Start generating vias ..
cts:#Skip building auto via since it is not turned on.
cts:Extracting standard cell pins and blockage ...... 
cts:Pin and blockage extraction finished
cts:Via generation completed.
prects.report_prects:  Extracting original clock gating for core_clock...
prects.report_prects:    clock_tree core_clock contains 90 sinks and 0 clock gates.
prects.report_prects:  Extracting original clock gating for core_clock done.
prects.report_prects:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
prects.report_prects:Restoring CCOpt config done.
cts:% Begin Load power constraints ... (date=10/10 16:09:33, mem=2570.3M)
cts:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl_power_constraints.tcl
prects.report_prects:Total number of combinational cells: 87
prects.report_prects:Total number of sequential cells: 19
prects.report_prects:Total number of tristate cells: 3
prects.report_prects:Total number of level shifter cells: 0
prects.report_prects:Total number of power gating cells: 0
prects.report_prects:Total number of isolation cells: 0
prects.report_prects:Total number of power switch cells: 0
prects.report_prects:Total number of pulse generator cells: 0
prects.report_prects:Total number of always on buffers: 0
prects.report_prects:Total number of retention cells: 0
prects.report_prects:Total number of physical cells: 0
prects.report_prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects.report_prects:Total number of usable buffers: 7
prects.report_prects:List of unusable buffers:
prects.report_prects:Total number of unusable buffers: 0
prects.report_prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects.report_prects:Total number of usable inverters: 9
prects.report_prects:List of unusable inverters:
prects.report_prects:Total number of unusable inverters: 0
prects.report_prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects.report_prects:Total number of identified usable delay cells: 4
prects.report_prects:List of identified unusable delay cells:
prects.report_prects:Total number of identified unusable delay cells: 0
prects.report_prects:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
prects.report_prects:timing_aocv_enable_gba_combine_launch_capture
prects.report_prects:timing_enable_backward_compatible_latch_thru_mt_mode
prects.report_prects:timing_enable_separate_device_slew_effect_sensitivities
cts:'set_default_switching_activity' finished successfully.
prects.report_prects:#% End load design ... (date=10/10 16:09:33, total cpu=0:00:07.9, real=0:00:09.0, peak res=2534.6M, current mem=2523.4M)
cts:% End Load power constraints ... (date=10/10 16:09:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.1M, current mem=2592.1M)
prects.report_prects:
prects.report_prects:*** Summary of all messages that are not suppressed in this session:
prects.report_prects:Severity  ID               Count  Summary                                  
prects.report_prects:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
prects.report_prects:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
prects.report_prects:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
prects.report_prects:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
prects.report_prects:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
prects.report_prects:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
prects.report_prects:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
prects.report_prects:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
prects.report_prects:WARNING   IMPCTE-107           1  The following globals have been obsolete...
prects.report_prects:*** Message Summary: 147 warning(s), 2 error(s)
prects.report_prects:
cts:% Begin load AAE data ... (date=10/10 16:09:33, mem=2610.7M)
prects.report_prects:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   read_db
prects.report_prects:Sourcing flow scripts...
cts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
cts:AAE DB initialization (MEM=2625.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
cts:% End load AAE data ... (date=10/10 16:09:34, total cpu=0:00:00.6, real=0:00:01.0, peak res=2626.0M, current mem=2626.0M)
cts:Restoring CCOpt config...
cts:  Extracting original clock gating for core_clock...
cts:    clock_tree core_clock contains 90 sinks and 0 clock gates.
cts:  Extracting original clock gating for core_clock done.
cts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
cts:Restoring CCOpt config done.
cts:Total number of combinational cells: 87
cts:Total number of sequential cells: 19
cts:Total number of tristate cells: 3
cts:Total number of level shifter cells: 0
cts:Total number of power gating cells: 0
cts:Total number of isolation cells: 0
cts:Total number of power switch cells: 0
cts:Total number of pulse generator cells: 0
cts:Total number of always on buffers: 0
cts:Total number of retention cells: 0
cts:Total number of physical cells: 0
cts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts:Total number of usable buffers: 7
cts:List of unusable buffers:
cts:Total number of unusable buffers: 0
cts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts:Total number of usable inverters: 9
cts:List of unusable inverters:
cts:Total number of unusable inverters: 0
cts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts:Total number of identified usable delay cells: 4
cts:List of identified unusable delay cells:
cts:Total number of identified unusable delay cells: 0
cts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
cts:timing_aocv_enable_gba_combine_launch_capture
cts:timing_enable_backward_compatible_latch_thru_mt_mode
cts:timing_enable_separate_device_slew_effect_sensitivities
prects.report_prects:Sourcing flow scripts done.
prects.report_prects:reading previous metrics...
cts:#% End load design ... (date=10/10 16:09:34, total cpu=0:00:07.9, real=0:00:09.0, peak res=2641.3M, current mem=2630.0M)
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
cts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
cts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
cts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
cts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
cts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
cts:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
cts:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
cts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
cts:*** Message Summary: 147 warning(s), 2 error(s)
cts:
cts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   read_db
cts:Sourcing flow scripts...
cts:Sourcing flow scripts done.
cts:reading previous metrics...
prects.report_prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
prects.report_prects:#@ Begin verbose flow_step activate_views
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set db [get_db flow_starting_db]
prects.report_prects:    set flow [lindex [get_db flow_hier_path] end]
prects.report_prects:    set setup_views [get_feature -obj $flow setup_views]
prects.report_prects:    set hold_views [get_feature -obj $flow hold_views]
prects.report_prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects.report_prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects.report_prects:  
prects.report_prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects.report_prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects.report_prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects.report_prects:        set cmd "set_analysis_view"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup [list $setup_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold [list $hold_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage [list $leakage_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects.report_prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic [list $dynamic_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects.report_prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects.report_prects:        set cmd "set_flowkit_read_db_args"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup_views [list $setup_views]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold_views [list $hold_views]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage_view [list $leakage_view]"
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } else {
prects.report_prects:      }
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:#@ End verbose flow_step activate_views
prects.report_prects:#@ Begin verbose flow_step init_mcpu
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    # Multi host/cpu attributes
prects.report_prects:    #-----------------------------------------------------------------------------
prects.report_prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects.report_prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects.report_prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects.report_prects:    # a typical environment variable exported by distribution platforms and is
prects.report_prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects.report_prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects.report_prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects.report_prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects.report_prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects.report_prects:    } else {
prects.report_prects:      set max_cpus 1
prects.report_prects:    }
prects.report_prects:    switch -glob [get_db program_short_name] {
prects.report_prects:      default       {}
prects.report_prects:      joules*       -
prects.report_prects:      genus*        -
prects.report_prects:      innovus*      -
prects.report_prects:      tempus*       -
prects.report_prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects.report_prects:    }
prects.report_prects:if {[get_feature opt_signoff]} {
prects.report_prects:      if {[is_flow -inside flow:opt_signoff]} {
prects.report_prects:        set_multi_cpu_usage -verbose -remote_host 1
prects.report_prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects.report_prects:        set_distributed_hosts -local
prects.report_prects:      }
prects.report_prects:}
prects.report_prects:  }}
prects.report_prects:set_multi_cpu_usage -local_cpu 1
prects.report_prects:#@ End verbose flow_step init_mcpu
prects.report_prects:End steps for plugin point Cadence.plugin.flowkit.read_db.post
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   init_flow
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   report_prects
cts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
cts:#@ Begin verbose flow_step activate_views
cts:@flow 2: apply {{} {
cts:    set db [get_db flow_starting_db]
cts:    set flow [lindex [get_db flow_hier_path] end]
cts:    set setup_views [get_feature -obj $flow setup_views]
cts:    set hold_views [get_feature -obj $flow hold_views]
cts:    set leakage_view [get_feature -obj $flow leakage_view]
cts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts:  
cts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts:      #- use read_db args for DB types and set_analysis_views for TCL
cts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts:        set cmd "set_analysis_view"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup [list $setup_views]"
cts:        } else {
cts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold [list $hold_views]"
cts:        } else {
cts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage [list $leakage_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts:          }
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic [list $dynamic_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts:          }
cts:        }
cts:        eval $cmd
cts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts:        set cmd "set_flowkit_read_db_args"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup_views [list $setup_views]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold_views [list $hold_views]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage_view [list $leakage_view]"
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic_view [list $dynamic_view]"
cts:        }
cts:        eval $cmd
cts:      } else {
cts:      }
cts:    }
cts:  }}
cts:#@ End verbose flow_step activate_views
cts:#@ Begin verbose flow_step init_mcpu
cts:@flow 2: apply {{} {
cts:    # Multi host/cpu attributes
cts:    #-----------------------------------------------------------------------------
cts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts:    # the specified dist script.  This connects the number of CPUs being reserved
cts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts:    # a typical environment variable exported by distribution platforms and is
cts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts:    } else {
cts:      set max_cpus 1
cts:    }
cts:    switch -glob [get_db program_short_name] {
cts:      default       {}
cts:      joules*       -
cts:      genus*        -
cts:      innovus*      -
cts:      tempus*       -
cts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts:    }
cts:if {[get_feature opt_signoff]} {
cts:      if {[is_flow -inside flow:opt_signoff]} {
cts:        set_multi_cpu_usage -verbose -remote_host 1
cts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts:        set_distributed_hosts -local
cts:      }
cts:}
cts:  }}
cts:set_multi_cpu_usage -local_cpu 1
cts:#@ End verbose flow_step init_mcpu
cts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
prects.report_prects:#@ Begin verbose flow_step report_start
prects.report_prects:#@ End verbose flow_step report_start
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   init_flow
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   cts
cts:#@ Begin verbose flow_step implementation.cts.block_start
cts:@@flow 2: set_db flow_write_db_common false
cts:#@ End verbose flow_step implementation.cts.block_start
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:          47.16             51                                      report_start
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          47.83             52                                      block_start
prects.report_prects:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
prects.report_prects:@flow 2: if {[get_feature report_lec]} {...}
prects.report_prects:@flow 8: # Design attributes  [get_db -category design]
prects.report_prects:@flow 9: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 10: set_db design_process_node 130
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:@@flow 11: set_db design_top_routing_layer met5
prects.report_prects:@@flow 12: set_db design_bottom_routing_layer met1
prects.report_prects:@@flow 13: set_db design_flow_effort standard
prects.report_prects:@@flow 14: set_db design_power_effort none
prects.report_prects:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
prects.report_prects:@flow 17: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 18: set_db timing_analysis_cppr           both
prects.report_prects:@@flow 19: set_db timing_analysis_type           ocv
prects.report_prects:@@flow 20: set_db timing_analysis_aocv 0
prects.report_prects:@@flow 21: set_db timing_analysis_socv 0
prects.report_prects:@flow 22: if {[get_feature report_pba]} {...}
prects.report_prects:@flow 26: # Extraction attributes  [get_db -category extract_rc]
prects.report_prects:@flow 27: #-------------------------------------------------------------------------------
prects.report_prects:@flow 28: if {[is_flow -after route.block_finish]} {...}
prects.report_prects:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
prects.report_prects:@flow 34: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
prects.report_prects:@flow 37: # Optimization attributes  [get_db -category opt]
prects.report_prects:@flow 38: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
prects.report_prects:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
prects.report_prects:@flow 42: # Clock attributes  [get_db -category cts]
prects.report_prects:@flow 43: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 44: set_db cts_target_skew auto
prects.report_prects:@@flow 45: set_db cts_target_max_transition_time_top 100
prects.report_prects:@@flow 46: set_db cts_target_max_transition_time_trunk 100
prects.report_prects:@@flow 47: set_db cts_target_max_transition_time_leaf 100
prects.report_prects:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
prects.report_prects:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects.report_prects:@@flow 51: set_db cts_clock_gating_cells ICGX1
prects.report_prects:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects.report_prects:@flow 54: # Filler attributes  [get_db -category add_fillers]
prects.report_prects:@flow 55: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
prects.report_prects:@flow 58: # Routing attributes  [get_db -category route]
prects.report_prects:@flow 59: #-------------------------------------------------------------------------------
prects.report_prects:#@ End verbose flow_step init_innovus.init_innovus_yaml
cts:#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
cts:@flow 2: if {[get_feature report_lec]} {...}
cts:@flow 8: # Design attributes  [get_db -category design]
cts:@flow 9: #-------------------------------------------------------------------------------
cts:@@flow 10: set_db design_process_node 130
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts:@@flow 11: set_db design_top_routing_layer met5
cts:@@flow 12: set_db design_bottom_routing_layer met1
cts:@@flow 13: set_db design_flow_effort standard
cts:@@flow 14: set_db design_power_effort none
cts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
cts:@flow 17: #-------------------------------------------------------------------------------
cts:@@flow 18: set_db timing_analysis_cppr           both
cts:@@flow 19: set_db timing_analysis_type           ocv
cts:@@flow 20: set_db timing_analysis_aocv 0
cts:@@flow 21: set_db timing_analysis_socv 0
cts:@flow 22: if {[get_feature report_pba]} {...}
cts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
cts:@flow 27: #-------------------------------------------------------------------------------
cts:@flow 28: if {[is_flow -after route.block_finish]} {...}
cts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
cts:@flow 34: #-------------------------------------------------------------------------------
cts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
cts:@flow 37: # Optimization attributes  [get_db -category opt]
cts:@flow 38: #-------------------------------------------------------------------------------
cts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
cts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
cts:@flow 42: # Clock attributes  [get_db -category cts]
cts:@flow 43: #-------------------------------------------------------------------------------
cts:@@flow 44: set_db cts_target_skew auto
cts:@@flow 45: set_db cts_target_max_transition_time_top 100
cts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
cts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
cts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
cts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts:@@flow 51: set_db cts_clock_gating_cells ICGX1
cts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts:@flow 54: # Filler attributes  [get_db -category add_fillers]
cts:@flow 55: #-------------------------------------------------------------------------------
cts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
cts:@flow 58: # Routing attributes  [get_db -category route]
cts:@flow 59: #-------------------------------------------------------------------------------
cts:#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.31              6                                      init_innovus_yaml
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   init_innovus
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:            6.2              6                                      init_innovus_yaml
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   init_innovus
prects.report_prects:#@ Begin verbose flow_step init_innovus.init_innovus_user
prects.report_prects:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
prects.report_prects:@flow 3: #-----------------------------------------------------------------------------
prects.report_prects:@flow 5: # Extraction attributes  [get_db -category extract_rc]
prects.report_prects:@flow 6: #-----------------------------------------------------------------------------
prects.report_prects:@flow 8: # Floorplan attributes  [get_db -category floorplan]
prects.report_prects:@flow 9: #-----------------------------------------------------------------------------
prects.report_prects:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
prects.report_prects:@flow 12: # Placement attributes  [get_db -category place]
prects.report_prects:@flow 13: #-----------------------------------------------------------------------------
prects.report_prects:@flow 15: # Optimization attributes  [get_db -category opt]
prects.report_prects:@flow 16: #-----------------------------------------------------------------------------
prects.report_prects:@flow 18: # Clock attributes  [get_db -category cts]
prects.report_prects:@flow 19: #-----------------------------------------------------------------------------
prects.report_prects:@flow 21: # Routing attributes  [get_db -category route]
prects.report_prects:@flow 22: #-----------------------------------------------------------------------------
prects.report_prects:#@ End verbose flow_step init_innovus.init_innovus_user
cts:#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_user
cts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
cts:@flow 3: #-----------------------------------------------------------------------------
cts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
cts:@flow 6: #-----------------------------------------------------------------------------
cts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
cts:@flow 9: #-----------------------------------------------------------------------------
cts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
cts:@flow 12: # Placement attributes  [get_db -category place]
cts:@flow 13: #-----------------------------------------------------------------------------
cts:@flow 15: # Optimization attributes  [get_db -category opt]
cts:@flow 16: #-----------------------------------------------------------------------------
cts:@flow 18: # Clock attributes  [get_db -category cts]
cts:@flow 19: #-----------------------------------------------------------------------------
cts:@flow 21: # Routing attributes  [get_db -category route]
cts:@flow 22: #-----------------------------------------------------------------------------
cts:#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_user
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           5.56              6                                      init_innovus_user
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           5.59              6                                      init_innovus_user
prects.report_prects:#@ Begin verbose flow_step report_check_design
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set check_list [list timing place opt]
prects.report_prects:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
prects.report_prects:      lappend check_list power_intent
prects.report_prects:    }
prects.report_prects:    if {[is_flow -inside flow:report_postroute]} {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
prects.report_prects:    } elseif {[is_flow -inside flow:report_postcts]} {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
prects.report_prects:    } else {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:Begin: Design checking
prects.report_prects:        Checking 'timing' category...
prects.report_prects:        Messages issued during checks:
prects.report_prects:-----------------------------------------------------------------------------------------------------------------------
prects.report_prects:| ID                | Severity  | Count       | Description                                                           |
prects.report_prects:-----------------------------------------------------------------------------------------------------------------------
prects.report_prects:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
prects.report_prects:-----------------------------------------------------------------------------------------------------------------------
prects.report_prects:		(Real time: 0:00:00.0, Memory: 2674.1M)
prects.report_prects:
prects.report_prects:        Checking 'place' category...
cts:#@ Begin verbose flow_step implementation.cts.add_clock_tree
cts:@flow 2: #- implement clock trees and propagated clock setup optimization
cts:@flow 3: if {[get_db opt_enable_podv2_clock_opt_flow]} {
cts:@@flow 4: clock_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
cts:*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:05.2/0:01:08.2 (1.0), mem = 2730.8M
cts:**INFO: User's settings:
prects.report_prects:        Messages issued during checks:
prects.report_prects:--------------------------------------------------------------------------------------------------------------
prects.report_prects:| ID                | Severity  | Count       | Description                                                  |
prects.report_prects:--------------------------------------------------------------------------------------------------------------
prects.report_prects:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.     |
prects.report_prects:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid. |
prects.report_prects:--------------------------------------------------------------------------------------------------------------
prects.report_prects:		(Real time: 0:00:01.0, Memory: 2681.7M)
prects.report_prects:
prects.report_prects:        Checking 'opt' category...
cts:delaycal_enable_high_fanout                                    true
cts:delaycal_enable_ideal_seq_async_pins                           false
cts:delaycal_eng_enablepreplacedflow                               false
cts:delaycal_ignore_net_load                                       false
cts:delaycal_socv_accuracy_mode                                    low
cts:setAnalysisMode -monteCarlo                                    false
cts:setDelayCalMode -enable_hier_save_restore_flow                 false
cts:setDelayCalMode -engine                                        aae
cts:design_bottom_routing_layer                                    met1
cts:design_flow_effort                                             standard
cts:design_power_effort                                            none
cts:design_process_node                                            130
cts:design_top_routing_layer                                       met5
cts:extract_rc_assume_metal_fill                                   0.0
cts:extract_rc_coupling_cap_threshold                              0.4
cts:extract_rc_engine                                              pre_route
cts:extract_rc_pre_place_site_size                                 4.6
cts:extract_rc_pre_place_wire_length_slope                         1.9
cts:extract_rc_pre_place_wire_length_y0                            2.0
cts:extract_rc_relative_cap_threshold                              1.0
cts:extract_rc_shrink_factor                                       1.0
cts:extract_rc_total_cap_threshold                                 0.0
cts:multibit_aware_seq_mapping                                     auto
cts:opt_drv                                                        true
cts:opt_drv_margin                                                 0.0
cts:opt_leakage_to_dynamic_ratio                                   0.5
cts:opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
cts:opt_multi_bit_flop_name_separator                              _MB_
cts:opt_new_inst_prefix                                            cts_
cts:opt_resize_flip_flops                                          true
cts:opt_setup_target_slack                                         0.0
cts:opt_view_pruning_hold_views_active_list                        { tt_v1.8_25C_Nominal_25_func }
cts:opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
cts:opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
cts:opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
cts:route_exp_design_mode_bottom_routing_layer                     1
cts:route_exp_design_mode_top_routing_layer                        5
cts:route_extract_third_party_compatible                           false
cts:route_global_exp_timing_driven_std_delay                       37.6
cts:route_re_insert_filler_cell_list                               {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
cts:route_re_insert_filler_cell_list_from_file                     false
cts:setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
cts:getAnalysisMode -monteCarlo                                    false
cts:getDelayCalMode -enable_hier_save_restore_flow                 false
cts:getDelayCalMode -engine                                        aae
cts:getImportMode -config                                          true
cts:get_power_analysis_mode -honor_net_activity_for_tcf            false
cts:get_power_analysis_mode -honor_sublevel_activity               true
cts:getAnalysisMode -monteCarlo                                    false
cts:Hard fence disabled
cts:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
cts:Type 'man IMPSP-362' for more detail.
cts:*** Starting place_detail (0:01:05 mem=2749.5M) ***
cts:
cts:Starting Small incrNP...
cts:Density distribution unevenness ratio = 76.619%
cts:Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2750.8M)
cts:End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
cts:Move report: Detail placement moved 140 insts, mean move: 5.13 um, max move: 19.32 um 
cts:	Max move on inst (u_ctrl_w_data_reg[20]): (423.66, 212.06) --> (442.98, 212.06)
cts:	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.1MB
cts:Summary Report:
cts:Instances moved: 140 (out of 960 movable)
cts:Instances flipped: 67
cts:Mean displacement: 5.13 um
cts:Max displacement: 19.32 um (Instance: u_ctrl_w_data_reg[20]) (423.66, 212.06) -> (442.98, 212.06)
cts:	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: TLATX1
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.6MB
cts:*** Finished place_detail (0:01:06 mem=2761.6M) ***
cts:ccopt_args: -outDir debug -prefix cts
cts:Turning off fast DC mode.
cts:Runtime...
cts:(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
cts:Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
cts:Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
cts:Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
cts:'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
cts:Using CCOpt effort standard.
cts:Updating ideal nets and annotations...
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts:Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
cts:CCOpt::Phase::Initialization...
cts:Check Prerequisites...
cts:Leaving CCOpt scope - CheckPlace...
cts:Begin checking placement ... (start mem=2793.3M, init mem=2793.8M)
cts:*info: Placed = 962            (Fixed = 2)
cts:*info: Unplaced = 0           
cts:Placement Density:2.64%(16625/628509)
cts:Placement Density (including fixed std cells):2.64%(16625/628509)
cts:Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2794.4M)
cts:Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Innovus will update I/O latencies
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Ignoring AAE DB Resetting ...
cts:No differences between SDC and CTS ideal net status found.
cts:No differences between SDC and CTS transition time annotations found.
cts:No differences between SDC and CTS delay annotations found.
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
cts:
cts:Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:Executing ccopt post-processing.
cts:Synthesizing clock trees with CCOpt...
cts:*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:06.3/0:01:09.4 (1.0), mem = 2796.9M
cts:CCOpt::Phase::PreparingToBalance...
cts:Leaving CCOpt scope - Initializing power interface...
cts:Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Leaving CCOpt scope - optDesignGlobalRouteStep...
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 1094 nets ( ignored 0 )
cts:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
cts:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.777940e+03um
cts:[NR-eGR] Layer group 2: route 1093 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.402549e+05um
cts:[NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 2864um, number of vias: 272
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4063  3185 
cts:[NR-eGR]  met2  (2V)         48392  2205 
cts:[NR-eGR]  met3  (3H)         62381   528 
cts:[NR-eGR]  met4  (4V)         24593   274 
cts:[NR-eGR]  met5  (5H)          2358     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       141786  6192 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 113140um
cts:[NR-eGR] Total length: 141786um, number of vias: 6192
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.60 sec, Curr Mem: 2.68 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.48 sec, Real: 0.61 sec, Curr Mem: 2.67 MB )
cts:Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.7)
cts:Legalization setup...
cts:Using cell based legalization.
cts:Initializing placement interface...
cts:  Use check_library -place or consult logv if problems occur.
cts:  Leaving CCOpt scope - Initializing placement interface...
prects.report_prects:        Messages issued during checks:
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:| ID                | Severity  | Count       | Description                                                                                                                   |
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:		(Real time: 0:00:02.0, Memory: 2817.2M)
prects.report_prects:
prects.report_prects:**INFO: Identified 3 error(s) and 153 warning(s) during 'check_design -type {timing place opt}'.
prects.report_prects:        The details of the error(s) and warning(s) can be found in report 'reports/prects/check.design.tcl'
prects.report_prects:End: Design checking
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Initializing placement interface done.
cts:Leaving CCOpt scope - Cleaning up placement interface...
cts:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
prects.report_prects:#@ End verbose flow_step report_check_design
cts:Leaving CCOpt scope - Initializing placement interface...
cts:Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:[PSP]    Load db... (mem=2.7M)
cts:[PSP]    Read data from FE... (mem=2.7M)
cts:[PSP]    Done Read data from FE (cpu=0.002s, mem=2.7M)
cts:
cts:[PSP]    Done Load db (cpu=0.002s, mem=2.7M)
cts:
cts:[PSP]    Constructing placeable region... (mem=2.7M)
cts:[PSP]    Compute region effective width... (mem=2.7M)
cts:[PSP]    Done Compute region effective width (cpu=0.000s, mem=2.7M)
cts:
cts:[PSP]    Done Constructing placeable region (cpu=0.001s, mem=2.7M)
cts:
cts:Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Validating CTS configuration...
cts:Checking module port directions...
cts:Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Non-default attributes:
cts:  Public non-default attributes:
cts:    cts_buffer_cells is set for at least one object
cts:    cts_clock_gating_cells is set for at least one object
cts:    cts_inverter_cells is set for at least one object
cts:    cts_logic_cells is set for at least one object
cts:    cts_merge_clock_gates is set for at least one object
cts:    cts_merge_clock_logic is set for at least one object
cts:    cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
cts:    cts_target_max_transition_time is set for at least one object
cts:    cts_target_max_transition_time_sdc is set for at least one object
cts:    cts_target_skew is set for at least one object
cts:  No private non-default attributes
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:Route type trimming info:
cts:  No route type modifications were made.
cts:Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
cts:Original list had 3 cells:
cts:CLKBUFX8 CLKBUFX4 CLKBUFX2 
cts:Library trimming was not able to trim any cells:
cts:CLKBUFX8 CLKBUFX4 CLKBUFX2 
cts:Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
cts:Original list had 4 cells:
cts:CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
cts:Library trimming was not able to trim any cells:
cts:CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
cts:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
cts:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
prects.report_prects:UM: Running design category ...
cts:Clock tree balancer configuration for clock_tree core_clock:
cts:Non-default attributes:
cts:  Public non-default attributes:
cts:    cts_merge_clock_gates: true (default: false)
cts:    cts_merge_clock_logic: true (default: false)
cts:  No private non-default attributes
cts:For power domain auto-default:
cts:  Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
cts:  Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
cts:  Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
cts:Top Routing info:
cts:  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Mask Constraint: 0; Source: cts_route_type.
cts:Trunk Routing info:
cts:  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
cts:Leaf Routing info:
cts:  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
cts:For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
cts:  Slew time target (leaf):    0.600ns
cts:  Slew time target (trunk):   0.600ns
cts:  Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
cts:  Buffer unit delay: 0.183ns
cts:  Buffer max distance: 2277.858um
cts:Fastest wire driving cells and distances:
cts:  Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
cts:  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
cts:
cts:
cts:Logic Sizing Table:
cts:
cts:----------------------------------------------------------
cts:Cell    Instance count    Source    Eligible library cells
cts:----------------------------------------------------------
cts:  (empty table)
cts:----------------------------------------------------------
cts:
cts:
cts:Clock tree balancer configuration for skew_group core_clock/func:
cts: Created from constraint modes: {[]}
cts:  Sources:                     pin clk
cts:  Total number of sinks:       90
cts:  Delay constrained sinks:     90
cts:  Constrains:                  default
cts:  Non-leaf sinks:              0
cts:  Ignore pins:                 0
cts: Timing corner tt_v1.8_25C_Nominal_25:both.late:
cts:  Skew target:                 0.183ns
cts:Primary reporting skew groups are:
cts:skew_group core_clock/func with 90 clock sinks
cts:Found 0/0 (-nan%) clock tree instances with fixed placement status.
cts:
cts:
cts:Constraint summary
cts:==================
cts:
cts:Transition constraints are active in the following delay corners:
cts:
cts:tt_v1.8_25C_Nominal_25:both.late
cts:
cts:Cap constraints are active in the following delay corners:
cts:
cts:tt_v1.8_25C_Nominal_25:both.late
cts:
cts:Transition constraint summary:
cts:
cts:----------------------------------------------------------------------------------------------------------
cts:Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
cts:----------------------------------------------------------------------------------------------------------
cts:tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
cts:                    -                            0.150          86       liberty explicit    all
cts:                    -                            0.500           4       liberty explicit    all
cts:                    -                            0.600           2       tool modified       all
cts:----------------------------------------------------------------------------------------------------------
cts:
cts:Capacitance constraint summary:
cts:
cts:------------------------------------------------------------------------------------------------------------------
cts:Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
cts:------------------------------------------------------------------------------------------------------------------
cts:tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
cts:                    -                           0.165          1        library_or_sdc_constraint    all
cts:------------------------------------------------------------------------------------------------------------------
cts:
cts:
cts:Clock DAG stats initial state:
cts:  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:  sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:  misc counts      : r=1, pp=0, mci=0
cts:  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   InitialState
cts:No ideal or dont_touch nets found in the clock tree
cts:No dont_touch hnets found in the clock tree
cts:No dont_touch hpins found in the clock network.
cts:Checking for illegal sizes of clock logic instances...
cts:Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
cts:CCOpt configuration status: all checks passed.
cts:Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
cts:    Adding exclusion drivers (these will be instances of the smallest area library cells).
cts:  No exclusion drivers are needed.
cts:Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
cts:Antenna diode management...
cts:  Found 0 antenna diodes in the clock trees.
cts:  
cts:Antenna diode management done.
cts:Adding driver cells for primary IOs...
cts:Adding driver cells for primary IOs done.
cts:Adding driver cells for primary IOs...
cts:Adding driver cells for primary IOs done.
cts:
cts:----------------------------------------------------------------------------------------------
cts:CCOpt reported the following when adding drivers below input ports and above output ports     
cts:----------------------------------------------------------------------------------------------
cts:  (empty table)
cts:----------------------------------------------------------------------------------------------
cts:
cts:
cts:Adding driver cell for primary IO roots...
cts:Adding driver cell for primary IO roots done.
cts:Maximizing clock DAG abstraction...
cts:  Removing clock DAG drivers
cts:Maximizing clock DAG abstraction done.
cts:CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:02.2)
cts:Synthesizing clock trees...
cts:  Preparing To Balance...
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Leaving CCOpt scope - Initializing placement interface...
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Merging duplicate siblings in DAG...
cts:    Clock DAG stats before merging:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   before merging
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Merging duplicate clock dag driver clones in DAG...
cts:    Merging duplicate clock dag driver clones in DAG done.
cts:    
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:  Merging duplicate siblings in DAG done.
cts:  Applying movement limits...
cts:  Applying movement limits done.
cts:  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:  CCOpt::Phase::Construction...
cts:  Stage::Clustering...
cts:  Clustering...
cts:    Initialize for clustering...
cts:    Clock DAG stats before clustering:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           8.88              9                                      report_check_design
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   before clustering
cts:    Computing max distances from locked parents...
cts:      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
cts:    Computing max distances from locked parents done.
cts:    Preplacing multi-input logics...
cts:    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Computing optimal clock node locations...
cts:    : ...20% ...40% ...60% ...80% ...100% 
cts:    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Bottom-up phase...
cts:    Clustering bottom-up starting from leaves...
cts:      Clustering clock_tree core_clock...
cts:          Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:          Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Clustering clock_tree core_clock done.
cts:    Clustering bottom-up starting from leaves done.
cts:    Rebuilding the clock tree after clustering...
cts:    Rebuilding the clock tree after clustering done.
cts:    Clock DAG stats after bottom-up phase:
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2456.790um, total=3663.370um
cts:    Clock DAG library cell distribution after bottom-up phase {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   after bottom-up phase
cts:    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:    Legalizing clock trees...
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Commiting net attributes....
cts:    Commiting net attributes. done.
cts:    Leaving CCOpt scope - ClockRefiner...
cts:    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
cts:*** Starting place_detail (0:01:09 mem=2822.3M) ***
cts:Total net bbox length = 1.148e+05 (4.465e+04 7.020e+04) (ext = 2.657e+04)
cts:Move report: Detail placement moved 6 insts, mean move: 3.99 um, max move: 6.90 um 
cts:	Max move on inst (CTS_ccl_a_buf_00005): (216.66, 638.48) --> (223.56, 638.48)
cts:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
cts:Summary Report:
cts:Instances moved: 6 (out of 966 movable)
cts:Instances flipped: 0
cts:Mean displacement: 3.99 um
cts:Max displacement: 6.90 um (Instance: CTS_ccl_a_buf_00005) (216.66, 638.48) -> (223.56, 638.48)
cts:	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.148e+05 (4.464e+04 7.019e+04) (ext = 2.656e+04)
cts:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
cts:*** Finished place_detail (0:01:09 mem=2832.2M) ***
cts:    ClockRefiner summary
cts:    All clock instances: Moved 5, flipped 1 and cell swapped 0 (out of a total of 94).
cts:    All Clock instances: Average move = 3.96um
cts:    The largest move was 6.9 um for CTS_ccl_buf_00006.
cts:    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:    Leaving CCOpt scope - Cleaning up placement interface...
cts:    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Leaving CCOpt scope - Initializing placement interface...
cts:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    
cts:    Clock tree legalization - Histogram:
cts:    ====================================
cts:    
cts:    --------------------------------
cts:    Movement (um)    Number of cells
cts:    --------------------------------
cts:    [6.9,6.9)               2
cts:    --------------------------------
cts:    
cts:    
cts:    Clock tree legalization - Top 10 Movements:
cts:    ===========================================
cts:    
cts:    -------------------------------------------------------------------------------------------------------------------------------------------------------
cts:    Movement (um)    Desired              Achieved             Node
cts:                     location             location             
cts:    -------------------------------------------------------------------------------------------------------------------------------------------------------
cts:         6.9         (216.660,638.480)    (223.560,638.480)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
cts:         6.9         (216.660,638.480)    (209.760,638.480)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
cts:         0           (559.858,653.480)    (559.858,653.480)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX8) at (557.520,650.900), in power domain auto-default
cts:         0           (219.382,640.040)    (219.382,640.040)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX8) at (216.660,638.480), in power domain auto-default
cts:         0           (275.118,653.480)    (275.118,653.480)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX8) at (272.780,650.900), in power domain auto-default
cts:         0           (385.058,661.760)    (385.058,661.760)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX8) at (382.720,659.180), in power domain auto-default
cts:         0           (226.282,640.040)    (226.282,640.040)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
cts:         0           (212.482,640.040)    (212.482,640.040)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
cts:    -------------------------------------------------------------------------------------------------------------------------------------------------------
cts:    
cts:    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock DAG stats after 'Clustering':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.537pF, total=0.713pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2933.680um, total=4146.240um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2450.810um, total=3657.390um
cts:    Clock DAG net violations after 'Clustering': none
cts:    Clock DAG primary half-corner transition distribution after 'Clustering':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.117ns sd=0.027ns min=0.089ns max=0.144ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Clustering' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Clustering':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
cts:    Skew group summary after 'Clustering':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
cts:    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
cts:  Looking for fanout violations...
cts:  Looking for fanout violations done.
cts:  Removing clustering added virtual delays...
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:  Removing clustering added virtual delays done.
cts:  CongRepair After Initial Clustering...
cts:  Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:  Reset timing graph done.
cts:  Leaving CCOpt scope - Early Global Route...
cts:  Clock implementation routing...
cts:Net route status summary:
cts:  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:    Routing using eGR only...
cts:      Early Global Route - eGR only step...
cts:(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
cts:(ccopt eGR): Start to route 7 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.68 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.68 MB )
cts:[NR-eGR] Read 1100 nets ( ignored 1093 )
cts:[NR-eGR] There are 7 clock nets ( 7 with NDR ).
cts:[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 4.148280e+03um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 4201um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)            65    93 
cts:[NR-eGR]  met2  (2V)           131    90 
cts:[NR-eGR]  met3  (3H)          2154    47 
cts:[NR-eGR]  met4  (4V)          1806     9 
cts:[NR-eGR]  met5  (5H)            46     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total         4201   239 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 3661um
cts:[NR-eGR] Total length: 4201um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 4201um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4110  3197 
cts:[NR-eGR]  met2  (2V)         48486  2212 
cts:[NR-eGR]  met3  (3H)         63241   469 
cts:[NR-eGR]  met4  (4V)         24883   281 
cts:[NR-eGR]  met5  (5H)          2402     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       143122  6159 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 114825um
cts:[NR-eGR] Total length: 143122um, number of vias: 6159
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.49 sec, Curr Mem: 2.69 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.40 sec, Real: 0.50 sec, Curr Mem: 2.68 MB )
cts:      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.7)
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      worst     |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
cts:    Routing using eGR only done.
cts:Net route status summary:
cts:  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:  Clock implementation routing done.
cts:  CCOpt: Starting congestion repair using flow wrapper...
cts:    Congestion Repair...
cts:*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:09.7/0:01:13.2 (1.0), mem = 2829.7M
cts:Info: Enable timing driven in postCTS congRepair.
cts:
cts:*** Start incrementalPlace ***
cts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts:No Views given, use default active views for adaptive view pruning
cts:Active views:
cts:  tt_v1.8_25C_Nominal_25_func
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
cts:[NR-eGR] Read 1100 nets ( ignored 7 )
cts:[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 1.379572e+05um
cts:[NR-eGR] Overflow after Early Global Route 0.16% H + 0.01% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.50 sec, Curr Mem: 2.78 MB )
cts:Early Global Route congestion estimation runtime: 0.50 seconds, mem = 2877.4M
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
cts:
cts:=== incrementalPlace Internal Loop 1 ===
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   incrNP_iter_start
cts:[spp] 0
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design top_lvl.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2893.848M)
cts:Start delay calculation (fullDC) (1 T). (MEM=2905.55)
cts:Total number of fetched objects 1402
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2943.27 CPU=0:00:00.3 REAL=0:00:01.0)
cts:End delay calculation (fullDC). (MEM=2933.89 CPU=0:00:00.6 REAL=0:00:01.0)
prects.report_prects:#@ Begin verbose flow_step report_area_innovus
prects.report_prects:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
prects.report_prects:Start to collect the design information.
prects.report_prects:Build netlist information for Cell top_lvl.
prects.report_prects:Finished collecting the design information.
prects.report_prects:Generating macro cells used in the design report.
prects.report_prects:Generating standard cells used in the design report.
prects.report_prects:Analyze library ... 
prects.report_prects:Analyze netlist ... 
prects.report_prects:Generate no-driven nets information report.
prects.report_prects:Analyze timing ... 
prects.report_prects:Analyze floorplan/placement ... 
prects.report_prects:Analysis Routing ...
prects.report_prects:Report saved in file reports/prects/qor.rpt
prects.report_prects:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
prects.report_prects:#@ End verbose flow_step report_area_innovus
cts:*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
cts:SKP will use view:
cts:  tt_v1.8_25C_Nominal_25_func
prects.report_prects:UM: Running design category ...
cts:Iteration  9: Total net bbox = 1.044e+05 (3.83e+04 6.62e+04)
cts:              Est.  stn bbox = 1.106e+05 (4.31e+04 6.75e+04)
cts:              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2954.0M
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.15              6                                      report_area_innovus
prects.report_prects:#@ Begin verbose flow_step report_late_summary_innovus
prects.report_prects:@flow 2: #- Update the timer for setup and write reports
prects.report_prects:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
prects.report_prects:*** time_design #1 [begin] () : totSession cpu/real = 0:01:19.8/0:01:22.9 (1.0), mem = 2912.0M
cts:Iteration 10: Total net bbox = 1.053e+05 (3.84e+04 6.69e+04)
cts:              Est.  stn bbox = 1.116e+05 (4.33e+04 6.82e+04)
cts:              cpu = 0:00:06.8 real = 0:00:07.0 mem = 2990.5M
prects.report_prects:
prects.report_prects:OptSummary:
prects.report_prects:
prects.report_prects:------------------------------------------------------------------
prects.report_prects:         time_design Summary
prects.report_prects:------------------------------------------------------------------
prects.report_prects:
prects.report_prects:Setup views included:
prects.report_prects: tt_v1.8_25C_Nominal_25_func 
prects.report_prects:
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|     Setup mode     |   all   | reg2reg | default |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|           WNS (ns):| -0.002  | -0.002  |  0.066  |
prects.report_prects:|           TNS (ns):| -0.004  | -0.004  |  0.000  |
prects.report_prects:|    Violating Paths:|    4    |    4    |    0    |
prects.report_prects:|          All Paths:|   120   |   117   |   103   |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|tt_v1.8_25C_Nominal_25_func
prects.report_prects:|                    | -0.002  | -0.002  |  0.066  |
prects.report_prects:|                    | -0.004  | -0.004  |  0.000  |
prects.report_prects:|                    |    4    |    4    |    0    |
prects.report_prects:|                    |   120   |   117   |   103   |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:
prects.report_prects:+----------------+-------------------------------+------------------+
prects.report_prects:|                |              Real             |       Total      |
prects.report_prects:|    DRVs        +------------------+------------+------------------|
prects.report_prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects.report_prects:+----------------+------------------+------------+------------------+
prects.report_prects:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
prects.report_prects:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
prects.report_prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects.report_prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects.report_prects:+----------------+------------------+------------+------------------+
prects.report_prects:
prects.report_prects:Density: 2.645%
prects.report_prects:------------------------------------------------------------------
prects.report_prects:Reported timing to dir debug
prects.report_prects:Total CPU time: 0.59 sec
prects.report_prects:Total Real time: 2.0 sec
prects.report_prects:Total Memory Usage: 2890.855469 Mbytes
prects.report_prects:*** time_design #1 [finish] () : cpu/real = 0:00:00.6/0:00:01.7 (0.3), totSession cpu/real = 0:01:20.4/0:01:24.6 (0.9), mem = 2890.9M
prects.report_prects:@flow 5: #- Reports that describe timing health
prects.report_prects:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
prects.report_prects:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
prects.report_prects:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
prects.report_prects:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
prects.report_prects:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
prects.report_prects:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
prects.report_prects:@@flow 10: set_metric -name timing.setup.type -value gba
prects.report_prects:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
prects.report_prects:#@ End verbose flow_step report_late_summary_innovus
prects.report_prects:UM: Running setup category ...
cts:Iteration 11: Total net bbox = 1.068e+05 (3.96e+04 6.72e+04)
cts:              Est.  stn bbox = 1.132e+05 (4.46e+04 6.86e+04)
cts:              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2957.0M
cts:Move report: Timing Driven Placement moved 960 insts, mean move: 20.06 um, max move: 434.97 um 
cts:	Max move on inst (prects_FE_RC_8_0): (29.90, 431.48) --> (213.19, 683.16)
cts:
cts:Finished Incremental Placement (cpu=0:00:10.6, real=0:00:12.0, mem=2956.3M)
cts:*** Starting place_detail (0:01:21 mem=2948.4M) ***
cts:Total net bbox length = 1.097e+05 (4.125e+04 6.842e+04) (ext = 2.672e+04)
cts:Move report: Detail placement moved 960 insts, mean move: 2.05 um, max move: 49.94 um 
cts:	Max move on inst (prects_FE_OFC293_n_454): (410.59, 647.75) --> (459.54, 646.76)
cts:	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
cts:Summary Report:
cts:Instances moved: 960 (out of 960 movable)
cts:Instances flipped: 0
cts:Mean displacement: 2.05 um
cts:Max displacement: 49.94 um (Instance: prects_FE_OFC293_n_454) (410.591, 647.754) -> (459.54, 646.76)
cts:	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.082e+05 (3.969e+04 6.851e+04) (ext = 2.671e+04)
cts:Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
cts:*** Finished place_detail (0:01:21 mem=2954.4M) ***
cts:[NR-eGR] Read 1100 nets ( ignored 7 )
cts:[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.371582e+05um
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           7.18              8         -0.004 ns         -0.002 ns  report_late_summary_innovus
cts:[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.48 sec, Curr Mem: 2.81 MB )
cts:Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2951.2M
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4504  3233 
cts:[NR-eGR]  met2  (2V)         52603  2302 
cts:[NR-eGR]  met3  (3H)         62937   501 
cts:[NR-eGR]  met4  (4V)         20161   291 
cts:[NR-eGR]  met5  (5H)          2698     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       142903  6327 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 108201um
cts:[NR-eGR] Total length: 142903um, number of vias: 6327
cts:[NR-eGR] --------------------------------------------------------------------------
cts:Early Global Route wiring runtime: 0.18 seconds, mem = 2902.0M
cts:
cts:*** Finished incrementalPlace (cpu=0:00:11.9, real=0:00:13.0)***
cts:*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:12.0/0:00:13.7 (0.9), totSession cpu/real = 0:01:21.7/0:01:26.8 (0.9), mem = 2899.8M
cts:    Congestion Repair done. (took cpu=0:00:12.1 real=0:00:13.7)
cts:  CCOpt: Starting congestion repair using flow wrapper done.
cts:  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.7 real=0:00:14.5)
cts:  Leaving CCOpt scope - extractRC...
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
cts:Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design top_lvl.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2892.590M)
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
cts:  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after clustering cong repair call:
cts:    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:    wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:    wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:    hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:  Clock DAG net violations after clustering cong repair call: none
cts:  Clock DAG primary half-corner transition distribution after clustering cong repair call:
cts:    Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:    Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:  Clock DAG library cell distribution after clustering cong repair call {count}:
cts:     Bufs: CLKBUFX8: 6 
cts:  Primary reporting skew groups after clustering cong repair call:
cts:    skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:  Skew group summary after clustering cong repair call:
cts:    skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:  CongRepair After Initial Clustering done. (took cpu=0:00:12.8 real=0:00:14.6)
cts:  Stage::Clustering done. (took cpu=0:00:13.5 real=0:00:15.3)
cts:  Stage::DRV Fixing...
cts:  Fixing clock tree slew time and max cap violations...
cts:    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
cts:    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
cts:    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Fixing clock tree slew time and max cap violations':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Fixing clock tree slew time and max cap violations - detailed pass...
cts:    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
cts:    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
cts:    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Insertion Delay Reduction...
cts:  Removing unnecessary root buffering...
cts:    Clock DAG stats after 'Removing unnecessary root buffering':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Removing unnecessary root buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Removing unnecessary root buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Removing unnecessary root buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Removing unconstrained drivers...
cts:    Clock DAG stats after 'Removing unconstrained drivers':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Removing unconstrained drivers': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Removing unconstrained drivers':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Removing unconstrained drivers':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing insertion delay 1...
cts:    Clock DAG stats after 'Reducing insertion delay 1':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Reducing insertion delay 1': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Reducing insertion delay 1':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Reducing insertion delay 1':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Removing longest path buffering...
cts:    Clock DAG stats after 'Removing longest path buffering':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Removing longest path buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Removing longest path buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Removing longest path buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Reducing delay of long paths...
cts:    Clock DAG stats after 'Reducing delay of long paths':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Reducing delay of long paths': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Reducing delay of long paths':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Reducing delay of long paths':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
cts:  CCOpt::Phase::Construction done. (took cpu=0:00:13.7 real=0:00:15.6)
cts:  CCOpt::Phase::Implementation...
cts:  Stage::Reducing Power...
cts:  Improving clock tree routing...
cts:    Iteration 1...
cts:    Iteration 1 done.
cts:    Clock DAG stats after 'Improving clock tree routing':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Improving clock tree routing': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Improving clock tree routing':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Improving clock tree routing':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing clock tree power 1...
cts:    Resizing gates: 
cts:    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    100% 
cts:    Clock DAG stats after 'Reducing clock tree power 1':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Reducing clock tree power 1': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Reducing clock tree power 1':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Reducing clock tree power 1':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing clock tree power 2...
cts:    Clock DAG stats after 'Reducing clock tree power 2':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Reducing clock tree power 2': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Reducing clock tree power 2':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Reducing clock tree power 2':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Balancing...
cts:  Improving subtree skew...
cts:    Clock DAG stats after 'Improving subtree skew':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Improving subtree skew': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Improving subtree skew' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Improving subtree skew':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Improving subtree skew':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Offloading subtrees by buffering...
cts:    Clock DAG stats after 'Offloading subtrees by buffering':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Offloading subtrees by buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Offloading subtrees by buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Offloading subtrees by buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  AdjustingMinPinPIDs for balancing...
cts:    Approximately balancing fragments step...
cts:      Resolve constraints - Approximately balancing fragments...
cts:      Resolving skew group constraints...
cts:        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:      Resolving skew group constraints done.
cts:      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Estimate delay to be added in balancing - Approximately balancing fragments...
cts:      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
cts:      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Approximately balancing fragments...
cts:        Moving gates to improve sub-tree skew...
cts:          Tried: 8 Succeeded: 0
cts:          Clock DAG stats after 'Moving gates to improve sub-tree skew':
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
cts:          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
cts:            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Approximately balancing fragments bottom up...
cts:          Clock DAG stats after 'Approximately balancing fragments bottom up':
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
cts:          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
cts:            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        
cts:        Virtual Delay Histogram:
cts:        
cts:        ----------------
cts:        Histogram
cts:        ----------------
cts:        {103 <= 0.000ns}
cts:        ----------------
cts:        
cts:        Virtual delay statistics:
cts:        
cts:        -------------------------------------------------------
cts:        Mean     Min      Max      Std. Dev    Count      Total
cts:        -------------------------------------------------------
cts:        0.000    0.000    0.000     0.000      103.000    0.000
cts:        -------------------------------------------------------
cts:        
cts:        Biggest Virtual delays:
cts:        
cts:        ---------------------------------------
cts:        Virtual    Clock Tree    Pin    Pre-CTS
cts:        Delay                           net
cts:        ---------------------------------------
cts:          (empty table)
cts:        ---------------------------------------
cts:        
cts:        Approximately balancing fragments, wire and cell delays...
cts:        Approximately balancing fragments, wire and cell delays, iteration 1...
cts:          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
cts:          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
cts:            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:        Approximately balancing fragments, wire and cell delays, iteration 1 done.
cts:        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Approximately balancing fragments done.
cts:      Clock DAG stats after 'Approximately balancing fragments step':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:        wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:        hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:      Clock DAG net violations after 'Approximately balancing fragments step': none
cts:      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
cts:        Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock DAG stats after Approximately balancing fragments:
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after Approximately balancing fragments: none
cts:    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after Approximately balancing fragments {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after Approximately balancing fragments:
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after Approximately balancing fragments:
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Improving fragments clock skew...
cts:      Clock DAG stats after 'Improving fragments clock skew':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:        wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:        hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:      Clock DAG net violations after 'Improving fragments clock skew': none
cts:      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
cts:        Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Primary reporting skew groups after 'Improving fragments clock skew':
cts:        skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:      Skew group summary after 'Improving fragments clock skew':
cts:        skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Approximately balancing step...
cts:    Resolve constraints - Approximately balancing...
cts:    Resolving skew group constraints...
cts:      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:    Resolving skew group constraints done.
cts:    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Approximately balancing...
cts:      Approximately balancing, wire and cell delays...
cts:      Approximately balancing, wire and cell delays, iteration 1...
cts:        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
cts:          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:          wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:          wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:          hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
cts:        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
cts:          Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:          Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:          Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
cts:           Bufs: CLKBUFX8: 6 
cts:      Approximately balancing, wire and cell delays, iteration 1 done.
cts:      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Approximately balancing done.
cts:    Clock DAG stats after 'Approximately balancing step':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Approximately balancing step': none
cts:    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Approximately balancing step':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Approximately balancing step':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Approximately balancing paths...
cts:    Added 0 buffers.
cts:    Clock DAG stats after 'Approximately balancing paths':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Approximately balancing paths': none
cts:    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Approximately balancing paths':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Skew group summary after 'Approximately balancing paths':
cts:      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Stage::Polishing...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats before polishing:
cts:    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:    wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:    wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:    hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:  Clock DAG net violations before polishing: none
cts:  Clock DAG primary half-corner transition distribution before polishing:
cts:    Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:    Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:  Clock DAG library cell distribution before polishing {count}:
cts:     Bufs: CLKBUFX8: 6 
cts:  Primary reporting skew groups before polishing:
cts:    skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
cts:  Skew group summary before polishing:
cts:    skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
cts:  Merging balancing drivers for power...
cts:    Tried: 8 Succeeded: 0
cts:    Clock DAG stats after 'Merging balancing drivers for power':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Merging balancing drivers for power': none
cts:    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Merging balancing drivers for power':
cts:      skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
cts:    Skew group summary after 'Merging balancing drivers for power':
cts:      skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Improving clock skew...
cts:    Clock DAG stats after 'Improving clock skew':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
cts:      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
cts:      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
cts:    Clock DAG net violations after 'Improving clock skew': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Improving clock skew' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Improving clock skew':
cts:      skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
cts:    Skew group summary after 'Improving clock skew':
cts:      skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Moving gates to reduce wire capacitance...
cts:    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
cts:    Iteration 1...
cts:      Artificially removing short and long paths...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
cts:        Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
cts:        Moving gates: 
cts:        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        100% 
cts:        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:    Iteration 1 done.
cts:    Iteration 2...
cts:      Artificially removing short and long paths...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
cts:        Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
cts:        Moving gates: 
cts:        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        100% 
cts:        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Iteration 2 done.
cts:    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
cts:    Clock DAG stats after 'Moving gates to reduce wire capacitance':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
cts:      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
cts:      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
cts:    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
cts:    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Skew group summary after 'Moving gates to reduce wire capacitance':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
cts:  Reducing clock tree power 3...
cts:    Artificially removing short and long paths...
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Initial gate capacitance is (rise=0.257pF fall=0.251pF).
cts:    Resizing gates: 
cts:    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    100% 
cts:    Clock DAG stats after 'Reducing clock tree power 3':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
cts:      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
cts:      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
cts:    Clock DAG net violations after 'Reducing clock tree power 3': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Reducing clock tree power 3':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Skew group summary after 'Reducing clock tree power 3':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Improving insertion delay...
cts:    Clock DAG stats after 'Improving insertion delay':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
cts:      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
cts:      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
cts:    Clock DAG net violations after 'Improving insertion delay': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
cts:      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Improving insertion delay':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Skew group summary after 'Improving insertion delay':
cts:      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Wire Opt OverFix...
cts:    Wire Reduction extra effort...
cts:      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
cts:      Artificially removing short and long paths...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Global shorten wires A0...
cts:        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - core...
cts:        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, invalidLoc=0, worse=11, accepted=3
cts:        Max accepted move=343.160um, total accepted move=403.880um, average move=134.626um
cts:        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=16, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=14, accepted=2
cts:        Max accepted move=101.660um, total accepted move=117.760um, average move=58.880um
cts:        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=19, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:      Global shorten wires A1...
cts:        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - core...
cts:        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=6, computed=0, moveTooSmall=19, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Global shorten wires B...
cts:        Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - branch...
cts:        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=6, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
cts:      Clock DAG stats after 'Wire Reduction extra effort':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.186pF, leaf=0.429pF, total=0.614pF
cts:        wire lengths     : top=0.000um, trunk=1300.880um, leaf=2366.409um, total=3667.289um
cts:        hp wire lengths  : top=0.000um, trunk=1300.880um, leaf=1872.200um, total=3173.080um
cts:      Clock DAG net violations after 'Wire Reduction extra effort': none
cts:      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
cts:        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.068ns min=0.011ns max=0.107ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Primary reporting skew groups after 'Wire Reduction extra effort':
cts:        skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
cts:      Skew group summary after 'Wire Reduction extra effort':
cts:        skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
cts:      Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Optimizing orientation...
cts:    FlipOpt...
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:    Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 3 , Constraints Broken = 3 , CannotMove = 0 , Illegal = 0 , Other = 0
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Clock DAG stats after 'Wire Opt OverFix':
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.429pF, total=0.615pF
cts:      wire lengths     : top=0.000um, trunk=1293.520um, leaf=2365.029um, total=3658.549um
cts:      hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:    Clock DAG net violations after 'Wire Opt OverFix': none
cts:    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
cts:      Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups after 'Wire Opt OverFix':
cts:      skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
cts:    Skew group summary after 'Wire Opt OverFix':
cts:      skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
cts:    Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:  Total capacitance is (rise=0.873pF fall=0.866pF), of which (rise=0.615pF fall=0.615pF) is wire, and (rise=0.257pF fall=0.251pF) is gate.
cts:  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
cts:  Stage::Updating netlist...
cts:  Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:  Reset timing graph done.
cts:  Setting non-default rules before calling refine place.
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Leaving CCOpt scope - ClockRefiner...
cts:  Soft fixed 8 clock instances and 0 clock sinks.
cts:  Performing clock and sink only refine place with checks partially disabled for sinks.
cts:*** Starting place_detail (0:01:23 mem=2895.0M) ***
cts:Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
cts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
cts:Summary Report:
cts:Instances moved: 0 (out of 966 movable)
cts:Instances flipped: 0
cts:Mean displacement: 0.00 um
cts:Max displacement: 0.00 um 
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
cts:*** Finished place_detail (0:01:23 mem=2893.4M) ***
cts:  ClockRefiner summary
cts:  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
cts:  Restoring place_status_cts on 6 clock instances.
cts:  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.8)
cts:  CCOpt::Phase::eGRPC...
cts:  eGR Post Conditioning...
cts:    Clock implementation routing...
cts:      Leaving CCOpt scope - Routing Tools...
cts:Net route status summary:
cts:  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:      Routing using eGR only...
cts:        Early Global Route - eGR only step...
cts:(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
cts:(ccopt eGR): Start to route 7 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
cts:[NR-eGR] Read 1100 nets ( ignored 1093 )
cts:[NR-eGR] There are 7 clock nets ( 7 with NDR ).
cts:[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)            22   100 
cts:[NR-eGR]  met2  (2V)           193    92 
cts:[NR-eGR]  met3  (3H)          1757    40 
cts:[NR-eGR]  met4  (4V)          1708     7 
cts:[NR-eGR]  met5  (5H)            22     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total         3702   239 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 3160um
cts:[NR-eGR] Total length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4462  3240 
cts:[NR-eGR]  met2  (2V)         52665  2304 
cts:[NR-eGR]  met3  (3H)         62539   494 
cts:[NR-eGR]  met4  (4V)         20063   289 
cts:[NR-eGR]  met5  (5H)          2675     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       142404  6327 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 107827um
cts:[NR-eGR] Total length: 142404um, number of vias: 6327
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.71 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
cts:        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.6)
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      worst     |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
cts:      Routing using eGR only done.
cts:Net route status summary:
cts:  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.7)
cts:    Clock implementation routing done.
cts:    Leaving CCOpt scope - Initializing placement interface...
cts:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Calling post conditioning for eGRPC...
cts:      eGRPC...
cts:        eGRPC active optimizations:
cts:         - Move Down
cts:         - Downsizing before DRV sizing
cts:         - DRV fixing with sizing
cts:         - Move to fanout
cts:         - Cloning
cts:        
cts:        Currently running CTS, using active skew data
cts:        Loading clock net RC data...
cts:        Preprocessing clock nets...
cts:        Nets initialized for optimization: Seen: 7 Attempted: 7 Successful: 7 Unsuccessful: 0 Invalid: 0
cts:        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        ProEngine running disconnected to DB
cts:        Disconnecting...
cts:        Disconnecting Clock Trees
cts:        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset bufferability constraints...
cts:        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
cts:        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Clock DAG stats eGRPC initial state:
cts:          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
cts:          wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
cts:          hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:        Clock DAG net violations eGRPC initial state: none
cts:        Clock DAG primary half-corner transition distribution eGRPC initial state:
cts:          Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:          Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:          Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:        Clock DAG library cell distribution eGRPC initial state {count}:
cts:           Bufs: CLKBUFX8: 6 
cts:        Primary reporting skew groups eGRPC initial state:
cts:          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
cts:        Skew group summary eGRPC initial state:
cts:          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
cts:        eGRPC Moving buffers...
cts:          Modifying slew-target multiplier by 1
cts:          Violation analysis...
cts:          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:          Restoring slew-target multiplier
cts:          Clock DAG stats after 'eGRPC Moving buffers':
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
cts:            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
cts:            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:          Clock DAG net violations after 'eGRPC Moving buffers': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
cts:            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:          Primary reporting skew groups after 'eGRPC Moving buffers':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Skew group summary after 'eGRPC Moving buffers':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        eGRPC Initial Pass of Downsizing Clock Tree cells...
cts:          Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
cts:          Artificially removing short and long paths...
cts:            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:          Downsizing prefiltering...
cts:          Downsizing prefiltering done.
cts:          Prefiltering Summary : numPassedPreFiltering = 5, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
cts:          Downsizing Pass 0...
cts:          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
cts:          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:          Downsizing Pass Summary 0, attempted = 5, resized = 0, running total = 0
cts:          DoDownSizing Summary : numSized = 0
cts:          Restoring slew-target multiplier
cts:          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
cts:            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
cts:            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        eGRPC Fixing DRVs...
cts:          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:          CCOpt-eGRPC: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:          
cts:          Statistics: Fix DRVs (cell sizing):
cts:          ===================================
cts:          
cts:          Cell changes by Net Type:
cts:          
cts:          -------------------------------------------------------------------------------------------------
cts:          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:          -------------------------------------------------------------------------------------------------
cts:          top                0            0           0            0                    0                0
cts:          trunk              0            0           0            0                    0                0
cts:          leaf               0            0           0            0                    0                0
cts:          -------------------------------------------------------------------------------------------------
cts:          Total              0            0           0            0                    0                0
cts:          -------------------------------------------------------------------------------------------------
cts:          
cts:          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
cts:          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:          
cts:          Clock DAG stats after 'eGRPC Fixing DRVs':
cts:            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
cts:            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
cts:            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:          Clock DAG net violations after 'eGRPC Fixing DRVs': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
cts:            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
cts:             Bufs: CLKBUFX8: 6 
cts:          Primary reporting skew groups after 'eGRPC Fixing DRVs':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Skew group summary after 'eGRPC Fixing DRVs':
cts:            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reconnecting optimized routes...
cts:        Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:        Reset timing graph done.
cts:        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Violation analysis...
cts:        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:        Reset timing graph done.
cts:        Clock DAG stats before routing clock trees:
cts:          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
cts:          wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
cts:          hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:        Clock DAG net violations before routing clock trees: none
cts:        Clock DAG primary half-corner transition distribution before routing clock trees:
cts:          Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:          Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:          Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:        Clock DAG library cell distribution before routing clock trees {count}:
cts:           Bufs: CLKBUFX8: 6 
cts:        Primary reporting skew groups before routing clock trees:
cts:          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
cts:        Skew group summary before routing clock trees:
cts:          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
cts:        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      eGRPC done.
cts:    Calling post conditioning for eGRPC done.
cts:  eGR Post Conditioning done.
cts:  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Leaving CCOpt scope - ClockRefiner...
cts:  Soft fixed 8 clock instances and 0 clock sinks.
cts:  Performing Single Pass Refine Place.
cts:*** Starting place_detail (0:01:24 mem=2896.8M) ***
cts:Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
cts:Move report: Detail placement moved 2 insts, mean move: 2.53 um, max move: 3.22 um 
cts:	Max move on inst (g13374__8428): (620.54, 684.02) --> (623.76, 684.02)
cts:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
cts:Summary Report:
cts:Instances moved: 2 (out of 966 movable)
cts:Instances flipped: 0
cts:Mean displacement: 2.53 um
cts:Max displacement: 3.22 um (Instance: g13374__8428) (620.54, 684.02) -> (623.76, 684.02)
cts:	Length: 17 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.078e+05 (3.935e+04 6.849e+04) (ext = 2.669e+04)
cts:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
cts:*** Finished place_detail (0:01:24 mem=2897.2M) ***
cts:  ClockRefiner summary
cts:  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
cts:  Restoring place_status_cts on 6 clock instances.
cts:  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:01.0)
cts:  CCOpt::Phase::Routing...
cts:  Clock implementation routing...
cts:    Leaving CCOpt scope - Routing Tools...
cts:Net route status summary:
cts:  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:    Routing using eGR in eGR->NR Step...
cts:      Early Global Route - eGR->Nr High Frequency step...
cts:(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
cts:(ccopt eGR): Start to route 7 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
cts:[NR-eGR] Read 1100 nets ( ignored 1093 )
cts:[NR-eGR] There are 7 clock nets ( 7 with NDR ).
cts:[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)            22   100 
cts:[NR-eGR]  met2  (2V)           193    92 
cts:[NR-eGR]  met3  (3H)          1757    40 
cts:[NR-eGR]  met4  (4V)          1708     7 
cts:[NR-eGR]  met5  (5H)            22     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total         3702   239 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 3160um
cts:[NR-eGR] Total length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4462  3240 
cts:[NR-eGR]  met2  (2V)         52665  2304 
cts:[NR-eGR]  met3  (3H)         62539   494 
cts:[NR-eGR]  met4  (4V)         20063   289 
cts:[NR-eGR]  met5  (5H)          2675     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       142404  6327 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 107837um
cts:[NR-eGR] Total length: 142404um, number of vias: 6327
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.71 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
cts:      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |      worst     |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
cts:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
cts:Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
cts:    Routing using eGR in eGR->NR Step done.
cts:    Routing using NR in eGR->NR Step...
cts:
cts:CCOPT: Preparing to route 7 clock nets with NanoRoute.
cts:  All net are default rule.
cts:  Preferred NanoRoute mode settings: Current
cts:      Clock detailed routing...
cts:        NanoRoute...
cts:
cts:route_global_detail
cts:
cts:#Start route_global_detail on Fri Oct 10 16:10:18 2025
cts:#
cts:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
cts:#
cts:#Wire/Via statistics before line assignment ...
cts:#Total number of nets with non-default rule or having extra spacing = 7
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |         22|  100|
cts:#  met2 ( 2V) |        193|   92|
cts:#  met3 ( 3H) |       1757|   40|
cts:#  met4 ( 4V) |       1708|    7|
cts:#  met5 ( 5H) |         22|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |       3702|  239|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 3173 um.
cts:#Start routing data preparation on Fri Oct 10 16:10:18 2025
cts:#
cts:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
cts:#Rebuild pin access data for design.
cts:#Initial pin access analysis.
cts:#Detail pin access analysis.
cts:#Done pin access analysis.
cts:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
cts:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
cts:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
cts:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
cts:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
cts:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
cts:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
cts:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
cts:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
cts:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
cts:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2915.45 (MB), peak = 2992.90 (MB)
cts:#Regenerating Ggrids automatically.
cts:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
cts:#Using automatically generated G-grids.
cts:#Done routing data preparation.
cts:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2928.12 (MB), peak = 2992.90 (MB)
cts:#
cts:#Connectivity extraction summary:
cts:#7 routed net(s) are imported.
cts:#351 nets are fixed|skipped|trivial (not extracted).
cts:#Total number of nets = 358.
cts:#
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:#
cts:#Distribution of nets:
cts:#  
cts:# #pin range           #net       % 
cts:#------------------------------------
cts:#          2             860 ( 59.2%)
cts:#          3             160 ( 11.0%)
cts:#          4              17 (  1.2%)
cts:#          5              14 (  1.0%)
cts:#          6               9 (  0.6%)
cts:#          7               8 (  0.6%)
cts:#          8               6 (  0.4%)
cts:#          9               3 (  0.2%)
cts:#  10  -  19               8 (  0.6%)
cts:#  20  -  29               8 (  0.6%)
cts:#  30  -  39               3 (  0.2%)
cts:#  40  -  49               4 (  0.3%)
cts:#  60  -  69               1 (  0.1%)
cts:#     >=2000               0 (  0.0%)
cts:#
cts:#Total: 1452 nets, 1101 non-trivial nets
cts:#                                    #net       % 
cts:#-------------------------------------------------
cts:#  Fully global routed                  7 ( 0.6%)
cts:#  Clock                                7
cts:#  Tie-net                              1
cts:#  Extra space                          7
cts:#  Prefer layer range                   7
cts:#
cts:#Nets in 1 layer range:
cts:#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
cts:#---------------------------------------------------------
cts:#               met3             met4           7 (  0.6%)
cts:#
cts:#7 nets selected.
cts:#
cts:#
cts:#..
cts:#
cts:#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#
cts:#Line Assignment statistics:
cts:#Cpu time = 00:00:00
cts:#Elapsed time = 00:00:00
cts:#Increased memory = 0.64 (MB)
cts:#Total memory = 2956.15 (MB)
cts:#Peak memory = 2992.90 (MB)
cts:#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
cts:#
cts:#Wire/Via statistics after line assignment ...
cts:#Total number of nets with non-default rule or having extra spacing = 7
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |         22|  100|
cts:#  met2 ( 2V) |        215|   90|
cts:#  met3 ( 3H) |       1756|   33|
cts:#  met4 ( 4V) |       1696|    3|
cts:#  met5 ( 5H) |         17|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |       3706|  226|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 3173 um.
cts:#Routing data preparation, pin analysis, line assignment statistics:
cts:#Cpu time = 00:00:01
cts:#Elapsed time = 00:00:01
cts:#Increased memory = 47.96 (MB)
cts:#Total memory = 2949.60 (MB)
cts:#Peak memory = 2992.90 (MB)
cts:#Skip comparing routing design signature in db-snapshot flow
cts:#
cts:#Start Detail Routing..
cts:#start initial detail routing ...
prects.report_prects:#@ Begin verbose flow_step report_late_paths
prects.report_prects:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
prects.report_prects:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
prects.report_prects:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
prects.report_prects:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
prects.report_prects:@flow 6: if {![get_feature report_pba]} {
prects.report_prects:@flow 7:
prects.report_prects:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
prects.report_prects:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
prects.report_prects:@flow 12: }
prects.report_prects:#@ End verbose flow_step report_late_paths
cts:#   number of violations = 0
cts:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2954.56 (MB), peak = 3043.62 (MB)
cts:#Complete Detail Routing.
cts:#Total number of nets with non-default rule or having extra spacing = 7
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |          4|   98|
cts:#  met2 ( 2V) |         66|   97|
cts:#  met3 ( 3H) |       1818|   72|
cts:#  met4 ( 4V) |       1816|    3|
cts:#  met5 ( 5H) |         17|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |       3719|  270|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 3173 um.
cts:#Total number of DRC violations = 0
cts:#Cpu time = 00:00:02
cts:#Elapsed time = 00:00:02
cts:#Increased memory = 0.20 (MB)
cts:#Total memory = 2949.80 (MB)
cts:#Peak memory = 3043.62 (MB)
cts:#route_detail Statistics:
cts:#Cpu time = 00:00:02
cts:#Elapsed time = 00:00:02
cts:#Increased memory = 0.20 (MB)
cts:#Total memory = 2949.80 (MB)
cts:#Peak memory = 3043.62 (MB)
cts:#
cts:#route_global_detail statistics:
cts:#Cpu time = 00:00:02
cts:#Elapsed time = 00:00:03
cts:#Increased memory = 50.48 (MB)
cts:#Total memory = 2947.67 (MB)
cts:#Peak memory = 3043.62 (MB)
cts:#Number of warnings = 1
cts:#Total number of warnings = 1
cts:#Number of fails = 0
cts:#Total number of fails = 0
cts:#Complete route_global_detail on Fri Oct 10 16:10:21 2025
cts:#
cts:#
cts:#  Scalability Statistics
cts:#
cts:#-------------------------+---------+-------------+------------+
cts:#  route_global_detail    | cpu time| elapsed time| scalability|
cts:#-------------------------+---------+-------------+------------+
cts:#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
cts:#  Post Callback          | 00:00:00|     00:00:00|         1.0|
cts:#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
cts:#  DB Import              | 00:00:00|     00:00:00|         1.0|
cts:#  DB Export              | 00:00:00|     00:00:00|         1.0|
cts:#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
cts:#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
cts:#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
cts:#  Detail Routing         | 00:00:02|     00:00:02|         1.0|
cts:#  (-) Signature          | 00:00:00|     00:00:00|         1.0|
cts:#  Entire Command         | 00:00:02|     00:00:03|         1.0|
cts:#-------------------------+---------+-------------+------------+
cts:#
cts:        NanoRoute done. (took cpu=0:00:02.5 real=0:00:02.5)
cts:      Clock detailed routing done.
cts:Skipping check of guided vs. routed net lengths.
cts:Set FIXED routing status on 7 net(s)
cts:Set FIXED placed status on 6 instance(s)
cts:      Route Remaining Unrouted Nets...
cts:Running route_early_global to complete any remaining unrouted nets.
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Started Early Global Route ( Curr Mem: 2.76 MB )
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.76 MB )
cts:[NR-eGR] Read 1100 nets ( ignored 7 )
cts:[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 1.365910e+05um
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.21              6                                      report_late_paths
cts:[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          3696  3162 
cts:[NR-eGR]  met2  (2V)         55354  2505 
cts:[NR-eGR]  met3  (3H)         64193   342 
cts:[NR-eGR]  met4  (4V)         16636   116 
cts:[NR-eGR]  met5  (5H)          1768     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       141647  6125 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 107837um
cts:[NR-eGR] Total length: 141647um, number of vias: 6125
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.50 sec, Curr Mem: 2.76 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.51 sec, Curr Mem: 2.76 MB )
cts:      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.7)
cts:    Routing using NR in eGR->NR Step done.
cts:Net route status summary:
cts:  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.6 real=0:00:03.9)
cts:  Clock implementation routing done.
cts:  Leaving CCOpt scope - extractRC...
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
cts:Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design top_lvl.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2944.453M)
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
cts:  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after routing clock trees:
cts:    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:    wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:    hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:  Clock DAG net violations after routing clock trees: none
cts:  Clock DAG primary half-corner transition distribution after routing clock trees:
cts:    Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:    Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:    Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:  Clock DAG library cell distribution after routing clock trees {count}:
cts:     Bufs: CLKBUFX8: 6 
cts:  Primary reporting skew groups after routing clock trees:
cts:    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:  Skew group summary after routing clock trees:
cts:    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:  CCOpt::Phase::Routing done. (took cpu=0:00:03.6 real=0:00:04.0)
cts:  CCOpt::Phase::PostConditioning...
cts:  Leaving CCOpt scope - Initializing placement interface...
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  PostConditioning...
cts:    PostConditioning active optimizations:
cts:     - DRV fixing with initial upsizing, sizing and buffering
cts:     - Skew fixing with sizing
cts:    
cts:    Currently running CTS, using active skew data
cts:    ProEngine running partially connected to DB
cts:    Reset bufferability constraints...
cts:    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
cts:    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Upsizing To Fix DRVs...
cts:      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
cts:      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:      
cts:      Statistics: Fix DRVs (initial upsizing):
cts:      ========================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
cts:        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
cts:      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Recomputing CTS skew targets...
cts:    Resolving skew group constraints...
cts:      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:    Resolving skew group constraints done.
cts:    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Fixing DRVs...
cts:      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:      
cts:      Statistics: Fix DRVs (cell sizing):
cts:      ===================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Fixing DRVs':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
cts:        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
cts:      Skew group summary after 'PostConditioning Fixing DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Buffering to fix DRVs...
cts:    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
cts:    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:    Inserted 0 buffers and inverters.
cts:    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
cts:    CCOpt-PostConditioning: nets considered: 7, nets tested: 7, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
cts:    Clock DAG stats PostConditioning after re-buffering DRV fixing:
cts:      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:      wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:      hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
cts:    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
cts:      Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:      Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:      Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
cts:       Bufs: CLKBUFX8: 6 
cts:    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
cts:      skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:    Skew group summary PostConditioning after re-buffering DRV fixing:
cts:      skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Fixing Skew by cell sizing...
cts:      Modifying slew-target multiplier by 1
cts:      Resized 0 clock insts to decrease delay.
cts:      Resized 0 clock insts to increase delay.
cts:      Restoring slew-target multiplier
cts:      
cts:      Statistics: Fix Skew (cell sizing):
cts:      ===================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
cts:        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
cts:        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
cts:         Bufs: CLKBUFX8: 6 
cts:      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
cts:        skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Reconnecting optimized routes...
cts:    Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:    Reset timing graph done.
cts:    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  PostConditioning done.
cts:Net route status summary:
cts:  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
cts:  Update timing and DAG stats after post-conditioning...
cts:  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after post-conditioning:
cts:    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:    wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:    hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:  Clock DAG net violations after post-conditioning: none
cts:  Clock DAG primary half-corner transition distribution after post-conditioning:
cts:    Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:    Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:    Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:  Clock DAG library cell distribution after post-conditioning {count}:
cts:     Bufs: CLKBUFX8: 6 
cts:  Primary reporting skew groups after post-conditioning:
cts:    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:  Skew group summary after post-conditioning:
cts:    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Post-balance tidy up or trial balance steps...
cts:  
cts:  Clock DAG stats at end of CTS:
cts:  ==============================
cts:  
cts:  ---------------------------------------------------------
cts:  Cell type                 Count    Area       Capacitance
cts:  ---------------------------------------------------------
cts:  Buffers                     6      125.690       0.033
cts:  Inverters                   0        0.000       0.000
cts:  Integrated Clock Gates      0        0.000       0.000
cts:  Discrete Clock Gates        0        0.000       0.000
cts:  Clock Logic                 0        0.000       0.000
cts:  All                         6      125.690       0.033
cts:  ---------------------------------------------------------
cts:  
cts:  Clock DAG miscellaneous counts at end of CTS:
cts:  =============================================
cts:  
cts:  ------------------------------
cts:  Type                     Count
cts:  ------------------------------
cts:  Roots                      1
cts:  Preserved Ports            0
cts:  Multiple Clock Inputs      0
cts:  ------------------------------
cts:  
cts:  
cts:  Clock DAG sink counts at end of CTS:
cts:  ====================================
cts:  
cts:  -------------------------
cts:  Sink type           Count
cts:  -------------------------
cts:  Regular              90
cts:  Enable Latch          0
cts:  Load Capacitance      0
cts:  Antenna Diode         0
cts:  Node Sink             0
cts:  Port                  0
cts:  Total                90
cts:  -------------------------
cts:  
cts:  
cts:  Clock DAG wire lengths at end of CTS:
cts:  =====================================
cts:  
cts:  --------------------
cts:  Type     Wire Length
cts:  --------------------
cts:  Top          0.000
cts:  Trunk     1294.500
cts:  Leaf      2424.595
cts:  Total     3719.095
cts:  --------------------
cts:  
cts:  
cts:  Clock DAG hp wire lengths at end of CTS:
cts:  ========================================
cts:  
cts:  -----------------------
cts:  Type     hp Wire Length
cts:  -----------------------
cts:  Top            0.000
cts:  Trunk       1292.600
cts:  Leaf        1875.880
cts:  Total       3168.480
cts:  -----------------------
cts:  
cts:  
cts:  Clock DAG capacitances at end of CTS:
cts:  =====================================
cts:  
cts:  --------------------------------
cts:  Type     Gate     Wire     Total
cts:  --------------------------------
cts:  Top      0.000    0.000    0.000
cts:  Trunk    0.067    0.187    0.253
cts:  Leaf     0.190    0.443    0.633
cts:  Total    0.257    0.629    0.886
cts:  --------------------------------
cts:  
cts:  
cts:  Clock DAG sink capacitances at end of CTS:
cts:  ==========================================
cts:  
cts:  -----------------------------------------------
cts:  Total    Average    Std. Dev.    Min      Max
cts:  -----------------------------------------------
cts:  0.190     0.002       0.001      0.002    0.007
cts:  -----------------------------------------------
cts:  
cts:  
cts:  Clock DAG net violations at end of CTS:
cts:  =======================================
cts:  
cts:  None
cts:  
cts:  
cts:  Clock DAG primary half-corner transition distribution at end of CTS:
cts:  ====================================================================
cts:  
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Trunk       0.600       2       0.059       0.069      0.011    0.108    {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
cts:  Leaf        0.150       4       0.114       0.030      0.085    0.140    {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
cts:  Leaf        0.500       1       0.190       0.000      0.190    0.190    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Clock DAG library cell distribution at end of CTS:
cts:  ==================================================
cts:  
cts:  -----------------------------------------
cts:  Name        Type      Inst     Inst Area 
cts:                        Count    (um^2)
cts:  -----------------------------------------
cts:  CLKBUFX8    buffer      6       125.690
cts:  -----------------------------------------
cts:  
cts:  
cts:  Primary reporting skew groups summary at end of CTS:
cts:  ====================================================
cts:  
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Skew group summary at end of CTS:
cts:  =================================
cts:  
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Found a total of 0 clock tree pins with a slew violation.
cts:  
cts:  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Synthesizing clock trees done.
cts:Tidy Up And Update Timing...
cts:External - Set all clocks to propagated mode...
cts:Innovus updating I/O latencies
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2979.65)
cts:Total number of fetched objects 1402
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
cts:	 Executing: set_clock_latency -source -early -min -rise -0.333903 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
cts:	 Executing: set_clock_latency -source -late -min -rise -0.333903 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
cts:	 Executing: set_clock_latency -source -early -min -fall -0.330812 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
cts:	 Executing: set_clock_latency -source -late -min -fall -0.330812 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
cts:	 Executing: set_clock_latency -source -early -max -rise -0.333903 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
cts:	 Executing: set_clock_latency -source -late -max -rise -0.333903 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
cts:	 Executing: set_clock_latency -source -early -max -fall -0.330812 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
cts:	 Executing: set_clock_latency -source -late -max -fall -0.330812 [get_pins clk]
cts:Setting all clocks to propagated mode.
cts:External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
cts:Clock DAG stats after update timingGraph:
cts:  cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
cts:  sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
cts:  misc counts      : r=1, pp=0, mci=0
cts:  cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
cts:  cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
cts:  sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
cts:  wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
cts:  wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
cts:  hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
cts:Clock DAG net violations after update timingGraph: none
cts:Clock DAG primary half-corner transition distribution after update timingGraph:
cts:  Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
cts:  Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
cts:  Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
cts:Clock DAG library cell distribution after update timingGraph {count}:
cts:   Bufs: CLKBUFX8: 6 
cts:Primary reporting skew groups after update timingGraph:
cts:  skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:Skew group summary after update timingGraph:
cts:  skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
cts:Logging CTS constraint violations...
cts:  No violations found.
cts:Logging CTS constraint violations done.
cts:Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
cts:Runtime done. (took cpu=0:00:22.7 real=0:00:25.3)
cts:Runtime Summary
cts:===============
cts:Clock Runtime:  (18%) Core CTS           4.74 (Init 2.18, Construction 0.77, Implementation 0.75, eGRPC 0.17, PostConditioning 0.12, Other 0.75)
cts:Clock Runtime:  (18%) CTS services       4.59 (RefinePlace 0.50, EarlyGlobalClock 1.44, NanoRoute 2.52, ExtractRC 0.13, TimingAnalysis 0.00)
cts:Clock Runtime:  (62%) Other CTS         15.88 (Init 0.86, CongRepair/EGR-DP 14.37, TimingUpdate 0.65, Other 0.00)
cts:Clock Runtime: (100%) Total             25.22
cts:
cts:Leaving CCOpt scope - Cleaning up placement interface...
cts:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:21.9/0:00:24.6 (0.9), totSession cpu/real = 0:01:28.2/0:01:33.9 (0.9), mem = 2949.1M
cts:Synthesizing clock trees with CCOpt done.
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   cts
cts:Begin: Reorder Scan Chains
cts:**WARN: (IMPSP-9025):	No scan chain specified/traced.
cts:Type 'man IMPSP-9025' for more detail.
cts:End: Reorder Scan Chains
cts:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2949.2M, totSessionCpu=0:01:28 **
cts:GigaOpt running with 1 threads.
cts:*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:28.4/0:01:34.1 (0.9), mem = 2949.3M
cts:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
cts:Need call spDPlaceInit before registerPrioInstLoc.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
cts:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
cts:      SynthesisEngine workers will not check out additional licenses.
prects.report_prects:#@ Begin verbose flow_step report_power_innovus
prects.report_prects:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
prects.report_prects:
prects.report_prects:Power Net Detected:
prects.report_prects:        Voltage	    Name
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:Using Power View tt_v1.8_25C_Nominal_25_func
prects.report_prects:.
prects.report_prects:
prects.report_prects:Begin Power Analysis
prects.report_prects:
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:
prects.report_prects:Begin Processing Timing Library for Power Calculation
prects.report_prects:
prects.report_prects:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2937.70MB/6005.55MB/2937.70MB)
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Begin Processing Power Net/Grid for Power Calculation
prects.report_prects:
prects.report_prects:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2937.71MB/6005.55MB/2937.71MB)
prects.report_prects:
prects.report_prects:Begin Processing Timing Window Data for Power Calculation
prects.report_prects:
prects.report_prects:core_clock(769.231MHz) CK: assigning clock core_clock to net clk
prects.report_prects:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2937.77MB/6005.55MB/2937.77MB)
prects.report_prects:
prects.report_prects:Begin Processing User Attributes
prects.report_prects:
prects.report_prects:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2937.77MB/6005.55MB/2937.77MB)
prects.report_prects:
prects.report_prects:Begin Processing Signal Activity
prects.report_prects:
prects.report_prects:
prects.report_prects:Starting Levelizing
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT)
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 10%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 20%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 30%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 40%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 50%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 60%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 70%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 80%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 90%
prects.report_prects:
prects.report_prects:Finished Levelizing
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT)
prects.report_prects:
prects.report_prects:Starting Activity Propagation
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT)
prects.report_prects:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
prects.report_prects:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
prects.report_prects:
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 10%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 20%
prects.report_prects:
prects.report_prects:Finished Activity Propagation
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT)
prects.report_prects:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2937.96MB/6005.55MB/2937.96MB)
prects.report_prects:
prects.report_prects:Begin Power Computation
prects.report_prects:
prects.report_prects:      ----------------------------------------------------------
prects.report_prects:      # of cell(s) missing both power/leakage table: 0
prects.report_prects:      # of cell(s) missing power table: 0
prects.report_prects:      # of cell(s) missing leakage table: 0
prects.report_prects:      ----------------------------------------------------------
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Starting Calculating power
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT)
prects.report_prects: ... Calculating switching power
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 10%
prects.report_prects:2025-Oct-10 16:10:26 (2025-Oct-10 20:10:26 GMT): 20%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 30%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 40%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 50%
prects.report_prects: ... Calculating internal and leakage power
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 60%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 70%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 80%
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT): 90%
prects.report_prects:
prects.report_prects:Finished Calculating power
prects.report_prects:2025-Oct-10 16:10:27 (2025-Oct-10 20:10:27 GMT)
prects.report_prects:      # of MSMV cell(s) missing power_level: 0
prects.report_prects:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2938.84MB/6005.55MB/2938.84MB)
prects.report_prects:
prects.report_prects:Begin Processing User Attributes
prects.report_prects:
prects.report_prects:Begin Processing set_power
prects.report_prects:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2938.84MB/6005.55MB/2938.84MB)
prects.report_prects:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2938.84MB/6005.55MB/2938.84MB)
prects.report_prects:
prects.report_prects:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2938.90MB/6005.55MB/2938.90MB)
prects.report_prects:
prects.report_prects:Begin Boundary Leakage Calculation
prects.report_prects:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2938.96MB/6005.55MB/2938.96MB)
prects.report_prects:Begin Static Power Report Generation
prects.report_prects:*
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Total Power
prects.report_prects:-----------------------------------------------------------------------------------------
prects.report_prects:Total Internal Power:       91.53262028 	   92.0808%
prects.report_prects:Total Switching Power:       7.83576945 	    7.8827%
prects.report_prects:Total Leakage Power:         0.03623035 	    0.0364%
prects.report_prects:Total Power:                99.40462008
prects.report_prects:-----------------------------------------------------------------------------------------
prects.report_prects:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
prects.report_prects:
prects.report_prects:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2939.70MB/6005.55MB/2939.70MB)
prects.report_prects:
prects.report_prects:
prects.report_prects:Output file is reports/prects/power.all.rpt
prects.report_prects:#@ End verbose flow_step report_power_innovus
prects.report_prects:UM: Running power category ...
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.41              7                                      report_power_innovus
prects.report_prects:#@ Begin verbose flow_step report_finish
prects.report_prects:#@ End verbose flow_step report_finish
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.36              6                                      report_finish
prects.report_prects:
prects.report_prects:Program version = 25.11-s102_1
prects.report_prects:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
prects.report_prects:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
prects.report_prects:Starting time = Oct 10, 2025 16:09:36
prects.report_prects:Ending time = Oct 10, 2025 16:10:40
prects.report_prects:
prects.report_prects:Run Flow Summary
prects.report_prects:---------------------
prects.report_prects:
prects.report_prects:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_late_summary_innovus report_late_paths report_power_innovus report_finish
prects.report_prects:
prects.report_prects:Step status:
prects.report_prects:     report_start                           success
prects.report_prects:     init_innovus.init_innovus_yaml         success
prects.report_prects:     init_innovus.init_innovus_user         success
prects.report_prects:     report_check_design                    success
prects.report_prects:     report_area_innovus                    success
prects.report_prects:     report_late_summary_innovus            success
prects.report_prects:     report_late_paths                      success
prects.report_prects:     report_power_innovus                   success
prects.report_prects:     report_finish                          success
prects.report_prects:
prects.report_prects: ---------------------------------------------------------------------------------------------------- 
prects.report_prects:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
prects.report_prects:|-------------+------------------+-------------------+-----------------------+-----------------------|
prects.report_prects:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
prects.report_prects:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
prects.report_prects:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
prects.report_prects:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
prects.report_prects:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
prects.report_prects: ---------------------------------------------------------------------------------------------------- 
prects.report_prects:*** Message Summary: 304 warning(s), 9 error(s)
prects.report_prects:
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2916.113M, initial mem = 917.336M) ***
prects.report_prects:--- Ending "Innovus" (totcpu=0:01:47, real=0:01:53, mem=2916.1M) ---
prects.report_prects:
cts:**opt_design ... cpu = 0:00:01, real = 0:00:35, mem = 3011.7M, totSessionCpu=0:01:29 **
cts:#optDebug: { P: 130 W: 9201 FE: standard PE: none LDR: 0.5}
cts:*** opt_design -post_cts ***
cts:DRC Margin: user margin 0.0; extra margin 0.2
cts:Hold Target Slack: user slack 0
cts:Setup Target Slack: user slack 0; extra slack 0.0
cts:set_db opt_skew_eco_route false
cts:Include MVT Delays for Hold Opt
cts:Multi-VT timing optimization disabled based on library information.
cts:**INFO: Using Advanced Metric Collection system.
cts:Start to check current routing status for nets...
cts:All nets are already routed correctly.
cts:End to check current routing status for nets (mem=3006.8M)
cts:Compute RC Scale Done ...
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=3023.55)
cts:Total number of fetched objects 1402
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=3048.31 CPU=0:00:00.3 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=3048.31 CPU=0:00:00.4 REAL=0:00:01.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:31 mem=3061.5M)
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:             Initial Summary
cts:------------------------------------------------------------------
cts:
cts:Setup views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Setup mode     |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.198  | -0.124  | -0.198  |
cts:|           TNS (ns):| -2.080  | -0.899  | -1.542  |
cts:|    Violating Paths:|   32    |   15    |   22    |
cts:|          All Paths:|   120   |   117   |   103   |
cts:+--------------------+---------+---------+---------+
cts:
cts:+----------------+-------------------------------+------------------+
cts:|                |              Real             |       Total      |
cts:|    DRVs        +------------------+------------+------------------|
cts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts:+----------------+------------------+------------+------------------+
cts:|   max_cap      |      2 (2)       |   -0.020   |      2 (2)       |
cts:|   max_tran     |      5 (9)       |   -0.112   |      5 (9)       |
cts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts:+----------------+------------------+------------+------------------+
cts:
cts:Density: 2.665%
cts:------------------------------------------------------------------
cts:**opt_design ... cpu = 0:00:03, real = 0:00:36, mem = 3038.4M, totSessionCpu=0:01:31 **
cts:*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:36.8 (0.1), totSession cpu/real = 0:01:31.2/0:02:10.9 (0.7), mem = 3037.5M
cts:** INFO : this run is activating low effort ccoptDesign flow
cts:OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
cts:OPTC: view 50.0:65.0 [ 0.0500 ]
cts:#optDebug: fT-E <X 2 0 0 1>
cts:-opt_post_cts_congestion_repair false      # bool, default=false, private
cts:GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
cts:Begin: GigaOpt Route Type Constraints Refinement
cts:*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:31.6/0:02:11.4 (0.7), mem = 3041.7M
cts:
cts:Footprint cell information for calculating maxBufDist
cts:*info: There are 7 candidate Buffer cells
cts:*info: There are 9 candidate Inverter cells
cts:
cts:Updated routing constraints on 0 nets.
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          7 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:31.8/0:02:11.5 (0.7), mem = 3042.6M
cts:End: GigaOpt Route Type Constraints Refinement
cts:*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.0/0:02:11.8 (0.7), mem = 3040.4M
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:
cts:Netlist preparation processing... 
cts:Removed 0 instance
cts:*info: Marking 0 isolation instances dont touch
cts:*info: Marking 0 level shifter instances dont touch
cts:*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.7 (1.0), totSession cpu/real = 0:01:32.7/0:02:12.4 (0.7), mem = 3042.2M
cts:*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.2M
cts:*** Starting optimizing excluded clock nets MEM= 3042.2M) ***
cts:*info: No excluded clock nets to be optimized.
cts:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
cts:*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
cts:*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
cts:*** Starting optimizing excluded clock nets MEM= 3042.3M) ***
cts:*info: No excluded clock nets to be optimized.
cts:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
cts:*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.7 (0.7), mem = 3042.3M
cts:Info: Done creating the CCOpt slew target map.
cts:Begin: GigaOpt high fanout net optimization
cts:GigaOpt HFN: use maxLocalDensity 1.2
cts:GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
cts:*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.1/0:02:12.9 (0.7), mem = 3042.4M
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.2M
cts:GigaOpt HFN: restore maxLocalDensity to 0.98
cts:End: GigaOpt high fanout net optimization
cts:Begin: GigaOpt DRV Optimization
cts:[GPS-DRV] number of DCLS groups: 0; maxIter: 2
cts:GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
cts:*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.5M
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|    44|    90|    -0.23|     9|     9|    -0.06|     0|     0|     0|     0|    -0.20|    -2.08|       0|       0|       0|  2.67%|          |         |
cts:|    15|    15|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|      24|       0|      16|  2.80%| 0:00:01.0|  3087.7M|
cts:|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       6|       0|       1|  2.84%| 0:00:00.0|  3092.6M|
cts:|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       0|       0|       0|  2.84%| 0:00:00.0|  3092.7M|
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          7 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:
cts:=======================================================================
cts:                Reasons for remaining drv violations
cts:=======================================================================
cts:*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
cts:
cts:MultiBuffering failure reasons
cts:------------------------------------------------
cts:*info:     9 net(s): Could not be fixed because the gain is not enough.
cts:
cts:SingleBuffering failure reasons
cts:------------------------------------------------
cts:*info:     9 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
cts:
cts:Resizing failure reasons
cts:------------------------------------------------
cts:*info:     9 net(s): Could not be fixed because no move is found.
cts:
cts:
cts:*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3092.7M) ***
cts:
cts:*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.4/0:02:15.2 (0.7), mem = 3061.8M
cts:End: GigaOpt DRV Optimization
cts:GigaOpt DRV: restore maxLocalDensity to 0.98
cts:**opt_design ... cpu = 0:00:07, real = 0:00:41, mem = 3061.8M, totSessionCpu=0:01:35 **
cts:Number of setup views: 1
cts:Begin: GigaOpt Global Optimization
cts:*info: use new DP (enabled)
cts:GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:35.6/0:02:15.4 (0.7), mem = 3061.8M
cts:*info: 7 clock nets excluded
cts:*info: 48 no-driver nets excluded.
cts:*info: 7 nets with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Global Opt WNS Slack -0.199  TNS Slack -2.105 
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  -0.199|  -2.105|    2.84%|   0:00:00.0| 3071.6M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
cts:|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
cts:|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
cts:|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
cts:|  -0.123|  -0.830|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
cts:|  -0.082|  -0.740|    2.85%|   0:00:01.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
cts:|  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
cts:|  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
cts:|  -0.082|  -0.579|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:
cts:*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          7 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.538 
cts:*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:37.8/0:02:17.6 (0.7), mem = 3073.5M
cts:End: GigaOpt Global Optimization
cts:*** Timing NOT met, worst failing slack is -0.082
cts:*** Check timing (0:00:00.0)
cts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:Begin: Area Reclaim Optimization
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:38.2/0:02:18.0 (0.7), mem = 3071.6M
cts:Reclaim Optimization WNS Slack -0.082  TNS Slack -0.538 Density 2.85
cts:+---------+---------+--------+--------+------------+--------+
cts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
cts:+---------+---------+--------+--------+------------+--------+
cts:|    2.85%|        -|  -0.082|  -0.538|   0:00:00.0| 3075.7M|
cts:|    2.85%|        0|  -0.082|  -0.539|   0:00:01.0| 3076.7M|
cts:|    2.85%|        0|  -0.082|  -0.539|   0:00:00.0| 3076.7M|
cts:|    2.71%|       44|  -0.082|  -0.539|   0:00:01.0| 3077.7M|
cts:|    2.64%|       23|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
cts:|    2.64%|        0|  -0.082|  -0.539|   0:00:01.0| 3078.5M|
cts:|    2.64%|        0|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
cts:+---------+---------+--------+--------+------------+--------+
cts:Reclaim Optimization End WNS Slack -0.082  TNS Slack -0.538 Density 2.64
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          7 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
cts:End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
cts:*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:41.4/0:02:21.3 (0.7), mem = 3078.5M
cts:Executing incremental physical updates
cts:Executing incremental physical updates
cts:End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3076.39M, totSessionCpu=0:01:41).
cts:Begin: GigaOpt DRV Optimization
cts:[GPS-DRV] number of DCLS groups: 0; maxIter: 2
cts:GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
cts:*** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:41.7/0:02:21.6 (0.7), mem = 3076.5M
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|    22|    22|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       0|       0|       0|  2.64%|          |         |
cts:|    14|    14|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|      21|       0|       9|  2.68%| 0:00:00.0|  3088.6M|
cts:|     7|     7|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       9|  2.71%| 0:00:00.0|  3088.8M|
  report_prects @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/prects.report_prects.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
cts:|     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       1|  2.72%| 0:00:00.0|  3088.8M|
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          7 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:
cts:=======================================================================
cts:                Reasons for remaining drv violations
cts:=======================================================================
cts:*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
cts:
cts:MultiBuffering failure reasons
cts:------------------------------------------------
cts:*info:     5 net(s): Could not be fixed because the gain is not enough.
cts:
cts:SingleBuffering failure reasons
cts:------------------------------------------------
cts:*info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
cts:
cts:Resizing failure reasons
cts:------------------------------------------------
cts:*info:     5 net(s): Could not be fixed because no move is found.
cts:
cts:
cts:*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3088.8M) ***
cts:
cts:*** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:43.0/0:02:22.9 (0.7), mem = 3077.5M
cts:End: GigaOpt DRV Optimization
cts:GigaOpt DRV: restore maxLocalDensity to 0.98
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:     Summary (cpu=0.02min real=0.03min mem=3077.5M)
cts:------------------------------------------------------------------
cts:
cts:Setup views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Setup mode     |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.082  | -0.082  |  0.055  |
cts:|           TNS (ns):| -0.539  | -0.539  |  0.000  |
cts:|    Violating Paths:|   14    |   14    |    0    |
cts:|          All Paths:|   120   |   117   |   103   |
cts:+--------------------+---------+---------+---------+
cts:
cts:+----------------+-------------------------------+------------------+
cts:|                |              Real             |       Total      |
cts:|    DRVs        +------------------+------------+------------------|
cts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts:+----------------+------------------+------------+------------------+
cts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts:+----------------+------------------+------------+------------------+
cts:
cts:Density: 2.714%
cts:Routing Overflow: 0.11% H and 0.00% V
cts:------------------------------------------------------------------
cts:**opt_design ... cpu = 0:00:15, real = 0:00:49, mem = 3077.5M, totSessionCpu=0:01:43 **
cts:Begin: GigaOpt Optimization in WNS mode
cts:GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 7 clock nets excluded from IPO operation.
cts:*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:43.4/0:02:23.3 (0.7), mem = 3077.5M
cts:*info: 7 clock nets excluded
cts:*info: 48 no-driver nets excluded.
cts:*info: 7 nets with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.538 Density 2.72
cts:OptDebug: Start of Optimizer WNS Pass 0:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.055| 0.000|
cts:|reg2reg   |-0.082|-0.538|
cts:|HEPG      |-0.082|-0.538|
cts:|All Paths |-0.082|-0.538|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.082ns TNS -0.539ns; HEPG WNS -0.082ns TNS -0.539ns; all paths WNS -0.082ns TNS -0.539ns; Real time 0:01:16
cts:Active Path Group: reg2reg  
cts:Info: pruned 4 cells for critical region restructuring (50% target).
cts:Info: initial physical memory for 2 CRR processes is 910.97MB.
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  -0.082|   -0.082|  -0.538|   -0.538|    2.72%|   0:00:00.0| 3078.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
cts:|  -0.029|   -0.029|  -0.074|   -0.074|    2.77%|   0:00:12.0| 3103.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
cts:|  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:01.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
cts:|  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:00.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:**INFO: Starting Blocking QThread with 1 CPU
cts:   ____________________________________________________________________
cts:__/ message from Blocking QThread
cts:*** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.7M
cts:Starting hold timing update
cts:OPTC: user 20.0 (reset)
cts:Starting delay calculation for Hold views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:AAE_INFO: 1 threads acquired from CTE.
cts:Start delay calculation (fullDC) (1 T). (MEM=2404.57)
cts:Total number of fetched objects 1427
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2273.95 CPU=0:00:00.3 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2273.95 CPU=0:00:00.4 REAL=0:00:00.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:     Design Initial Hold Timing
cts:------------------------------------------------------------------
cts:
cts:Hold views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Hold mode      |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.172  |  0.135  | -0.172  |
cts:|           TNS (ns):| -6.391  |  0.000  | -6.391  |
cts:|    Violating Paths:|   45    |    0    |   45    |
cts:|          All Paths:|   120   |   117   |   103   |
cts:+--------------------+---------+---------+---------+
cts:
cts:Density: 2.777%
cts:Routing Overflow: 0.11% H and 0.00% V
cts:------------------------------------------------------------------
cts:End of hold timing update
cts:*** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), mem = 0.0M
cts:_______________________________________________________________________
cts:skewClock sized 0 and inserted 2 insts at #1 call
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:02.0| 3113.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
cts:|  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:04.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
cts:|   0.008|    0.008|   0.000|    0.000|    2.79%|   0:00:00.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
cts:|   0.013|    0.013|   0.000|    0.000|    2.79%|   0:00:03.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
cts:|   0.016|    0.016|   0.000|    0.000|    2.79%|   0:00:02.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
cts:|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:04.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
cts:|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:26.2 real=0:00:28.0 mem=3120.3M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:26.4 real=0:00:35.0 mem=3120.3M) ***
cts:OptDebug: End of Optimizer WNS Pass 0:
cts:+----------+-----+-----+
cts:|Path Group|  WNS|  TNS|
cts:+----------+-----+-----+
cts:|default   |0.123|0.000|
cts:|reg2reg   |0.017|0.000|
cts:|HEPG      |0.017|0.000|
cts:|All Paths |0.017|0.000|
cts:+----------+-----+-----+
cts:
cts:CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
cts:** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
cts:** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
cts:OptDebug: Start of Optimizer WNS Pass 1:
cts:+----------+-----+-----+
cts:|Path Group|  WNS|  TNS|
cts:+----------+-----+-----+
cts:|default   |0.123|0.000|
cts:|reg2reg   |0.017|0.000|
cts:|HEPG      |0.017|0.000|
cts:|All Paths |0.017|0.000|
cts:+----------+-----+-----+
cts:
cts:CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:00.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
cts:|   0.024|    0.024|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[1]/SI             |
cts:|   0.029|    0.029|   0.000|    0.000|    2.80%|   0:00:03.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
cts:|   0.029|    0.029|   0.000|    0.000|    2.81%|   0:00:07.0| 3123.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:12.0 mem=3123.1M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:12.0 mem=3123.1M) ***
cts:OptDebug: End of Optimizer WNS Pass 1:
cts:+----------+-----+-----+
cts:|Path Group|  WNS|  TNS|
cts:+----------+-----+-----+
cts:|default   |0.124|0.000|
cts:|reg2reg   |0.029|0.000|
cts:|HEPG      |0.029|0.000|
cts:|All Paths |0.029|0.000|
cts:+----------+-----+-----+
cts:
cts:CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.029ns TNS 0.000ns; HEPG WNS 0.029ns TNS 0.000ns; all paths WNS 0.029ns TNS 0.000ns; Real time 0:02:03
cts:** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
cts:** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
cts:OptDebug: End of Setup Fixing:
cts:+----------+-----+-----+
cts:|Path Group|  WNS|  TNS|
cts:+----------+-----+-----+
cts:|default   |0.124|0.000|
cts:|reg2reg   |0.029|0.000|
cts:|HEPG      |0.029|0.000|
cts:|All Paths |0.029|0.000|
cts:+----------+-----+-----+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          9 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:38.6 real=0:00:47.0 mem=3123.1M) ***
cts:
cts:*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:39.3/0:00:48.3 (0.8), totSession cpu/real = 0:02:22.7/0:03:11.6 (0.7), mem = 3084.0M
cts:End: GigaOpt Optimization in WNS mode
cts:GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 9 clock nets excluded from IPO operation.
cts:Begin: Area Reclaim Optimization
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:12.1 (0.7), mem = 3082.0M
cts:Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.81
cts:+---------+---------+--------+--------+------------+--------+
cts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
cts:+---------+---------+--------+--------+------------+--------+
cts:|    2.81%|        -|   0.000|   0.000|   0:00:00.0| 3086.0M|
cts:|    2.72%|       34|   0.000|   0.000|   0:00:02.0| 3130.6M|
cts:+---------+---------+--------+--------+------------+--------+
cts:Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.72
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          9 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
cts:End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:02.0) **
cts:*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:25.8/0:03:14.7 (0.7), mem = 3130.6M
cts:End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=3085.87M, totSessionCpu=0:02:26).
cts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 9 clock nets excluded from IPO operation.
cts:Begin: Area Reclaim Optimization
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:*** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:26.1/0:03:15.1 (0.7), mem = 3085.9M
cts:Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 2.72
cts:+---------+---------+--------+--------+------------+--------+
cts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
cts:+---------+---------+--------+--------+------------+--------+
cts:|    2.72%|        -|   0.009|   0.000|   0:00:00.0| 3085.9M|
cts:|    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
cts:|    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
cts:|    2.64%|       21|   0.009|   0.000|   0:00:01.0| 3087.4M|
cts:|    2.64%|       10|   0.010|   0.000|   0:00:01.0| 3087.5M|
cts:|    2.63%|        1|   0.010|   0.000|   0:00:00.0| 3087.6M|
cts:|    2.63%|        0|   0.010|   0.000|   0:00:01.0| 3087.6M|
cts:|    2.63%|        0|   0.010|   0.000|   0:00:00.0| 3087.6M|
cts:+---------+---------+--------+--------+------------+--------+
cts:Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 2.63
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          9 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:Number of times islegalLocAvaiable called = 25 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
cts:End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
cts:*** Starting place_detail (0:02:29 mem=3087.7M) ***
cts:Total net bbox length = 1.143e+05 (4.208e+04 7.222e+04) (ext = 2.672e+04)
cts:Move report: Detail placement moved 70 insts, mean move: 2.58 um, max move: 8.28 um 
cts:	Max move on inst (cts_FE_OFC26_n): (796.72, 216.20) --> (796.72, 207.92)
cts:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
cts:Summary Report:
cts:Instances moved: 70 (out of 948 movable)
cts:Instances flipped: 0
cts:Mean displacement: 2.58 um
cts:Max displacement: 8.28 um (Instance: cts_FE_OFC26_n) (796.72, 216.2) -> (796.72, 207.92)
cts:	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.144e+05 (4.216e+04 7.228e+04) (ext = 2.672e+04)
cts:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
cts:*** Finished place_detail (0:02:29 mem=3091.6M) ***
cts:*** maximum move = 8.28 um ***
cts:*** Finished re-routing un-routed nets (3087.0M) ***
cts:
cts:*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3087.0M) ***
cts:*** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:29.5/0:03:18.4 (0.8), mem = 3087.0M
cts:End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3085.45M, totSessionCpu=0:02:29).
cts:*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:29.8/0:03:18.7 (0.8), mem = 3085.4M
cts:Starting local wire reclaim
cts:*** Starting place_detail (0:02:30 mem=3085.4M) ***
cts:*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
cts:Timing cost in AAE based: 3424.3882627910552401
cts:Call icdpEval cleanup ...
cts:Move report: Detail placement moved 611 insts, mean move: 13.68 um, max move: 82.80 um 
cts:	Max move on inst (cts_FE_OFC113_u_ctrl_state_2): (870.32, 638.48) --> (787.52, 638.48)
cts:	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
cts:Summary Report:
cts:Instances moved: 611 (out of 948 movable)
cts:Instances flipped: 1
cts:Mean displacement: 13.68 um
cts:Max displacement: 82.80 um (Instance: cts_FE_OFC113_u_ctrl_state_2) (870.32, 638.48) -> (787.52, 638.48)
cts:	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
cts:*** Finished place_detail (0:02:32 mem=3102.8M) ***
cts:*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:31.6/0:03:20.6 (0.8), mem = 3092.0M
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=3068.96)
cts:Total number of fetched objects 1390
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=3094.68 CPU=0:00:00.3 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=3094.68 CPU=0:00:00.4 REAL=0:00:00.0)
cts:eGR doReRoute: optGuide
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 1088 nets ( ignored 7 )
cts:[NR-eGR] There are 2 clock nets ( 2 with NDR ).
cts:[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
cts:[NR-eGR] Layer group 2: route 1079 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.09% V. EstWL: 1.380069e+05um
cts:[NR-eGR] Overflow after Early Global Route 0.12% H + 0.09% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 12
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          4106  3079 
cts:[NR-eGR]  met2  (2V)         55079  2262 
cts:[NR-eGR]  met3  (3H)         62050   333 
cts:[NR-eGR]  met4  (4V)         18959   116 
cts:[NR-eGR]  met5  (5H)          2496     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total       142690  5790 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 109599um
cts:[NR-eGR] Total length: 142690um, number of vias: 5790
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.77 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.76 MB )
cts:Extraction called for design 'top_lvl' of instances=956 and nets=1440 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design top_lvl.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3028.000M)
cts:Compute RC Scale Done ...
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.26 |          0.26 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
cts:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
cts:Begin: GigaOpt Route Type Constraints Refinement
cts:*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:33.7/0:03:23.0 (0.8), mem = 3028.4M
cts:Updated routing constraints on 0 nets.
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          9 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:33.8/0:03:23.0 (0.8), mem = 3028.4M
cts:End: GigaOpt Route Type Constraints Refinement
cts:skip EGR on cluster skew clock nets.
cts:-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
cts:                                           # bool, default=false, private
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=3060.42)
cts:Total number of fetched objects 1390
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=3092.59 CPU=0:00:00.3 REAL=0:00:01.0)
cts:End delay calculation (fullDC). (MEM=3092.59 CPU=0:00:00.4 REAL=0:00:01.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:35 mem=3092.6M)
cts:Begin: GigaOpt postEco DRV Optimization
cts:GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
cts:*** DrvOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:34.8/0:03:24.1 (0.8), mem = 3092.6M
cts:Info: 7 nets with fixed/cover wires excluded.
cts:Info: 9 clock nets excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|    35|    57|    -0.18|     5|     5|    -0.05|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  2.63%|          |         |
cts:|    27|    27|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|      47|       8|      20|  2.70%| 0:00:01.0|  3113.8M|
cts:|    10|    10|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|      22|  2.78%| 0:00:00.0|  3113.8M|
cts:|     4|     4|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|       2|  2.81%| 0:00:00.0|  3113.8M|
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          9 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:
cts:=======================================================================
cts:                Reasons for remaining drv violations
cts:=======================================================================
cts:*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
cts:
cts:MultiBuffering failure reasons
cts:------------------------------------------------
cts:*info:     4 net(s): Could not be fixed because the gain is not enough.
cts:
cts:SingleBuffering failure reasons
cts:------------------------------------------------
cts:*info:     4 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
cts:
cts:Resizing failure reasons
cts:------------------------------------------------
cts:*info:     4 net(s): Could not be fixed because no move is found.
cts:
cts:
cts:*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3115.8M) ***
cts:
cts:*** DrvOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:36.1/0:03:25.4 (0.8), mem = 3093.8M
cts:End: GigaOpt postEco DRV Optimization
cts:**INFO: Triggering refine place with 0 non-legal commits and 12 dirty legal commits
cts:Running refinePlace -preserveRouting true -hardFence false
cts:*** Starting place_detail (0:02:36 mem=3093.8M) ***
cts:
cts:Starting Small incrNP...
cts:Density distribution unevenness ratio = 74.209%
cts:Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3093.8M)
cts:End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
cts:Move report: Detail placement moved 34 insts, mean move: 6.26 um, max move: 20.70 um 
cts:	Max move on inst (cts_FE_OFC172_n): (265.42, 216.20) --> (269.56, 199.64)
cts:	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.4MB
cts:Summary Report:
cts:Instances moved: 34 (out of 1011 movable)
cts:Instances flipped: 0
cts:Mean displacement: 6.26 um
cts:Max displacement: 20.70 um (Instance: cts_FE_OFC172_n) (265.42, 216.2) -> (269.56, 199.64)
cts:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.7MB
cts:*** Finished place_detail (0:02:37 mem=3098.7M) ***
cts:Design TNS changes after trial route: 0.000 -> 0.000
cts:GigaOpt: Skipping post-eco QFTNS optimization
cts:#optDebug: fT-D <X 1 0 0 0>
cts:Register exp ratio and priority group on 0 nets on 1453 nets : 
cts:
cts:Active setup views:
cts: tt_v1.8_25C_Nominal_25_func
cts:  Dominating endpoints: 0
cts:  Dominating TNS: -0.000
cts:
cts:Extraction called for design 'top_lvl' of instances=1019 and nets=1503 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design top_lvl.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Grid density data update skipped
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3027.883M)
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: top_lvl
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=3057.2)
cts:Total number of fetched objects 1453
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=3084.03 CPU=0:00:00.3 REAL=0:00:01.0)
cts:End delay calculation (fullDC). (MEM=3084.03 CPU=0:00:00.4 REAL=0:00:01.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3084.0M)
cts:OPTC: user 20.0 (reset)
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 1151 nets ( ignored 7 )
cts:[NR-eGR] There are 2 clock nets ( 2 with NDR ).
cts:[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
cts:[NR-eGR] Layer group 2: route 1142 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.08% V. EstWL: 1.381104e+05um
cts:[NR-eGR] Overflow after Early Global Route 0.12% H + 0.08% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.53 sec, Curr Mem: 2.85 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.83 MB )
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.26 |          0.26 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
cts:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] Hotspot report including placement blocked areas
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.52 |          0.52 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
cts:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.52   |             NA                |
cts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
cts:Reported timing to dir debug
cts:**opt_design ... cpu = 0:01:10, real = 0:01:54, mem = 3072.8M, totSessionCpu=0:02:39 **
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:     opt_design Final Summary
cts:------------------------------------------------------------------
cts:
cts:Setup views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Setup mode     |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):|  0.007  |  0.007  |  0.081  |
cts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
cts:|    Violating Paths:|    0    |    0    |    0    |
cts:|          All Paths:|   120   |   117   |   103   |
cts:+--------------------+---------+---------+---------+
cts:
cts:+----------------+-------------------------------+------------------+
cts:|                |              Real             |       Total      |
cts:|    DRVs        +------------------+------------+------------------|
cts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts:+----------------+------------------+------------+------------------+
cts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts:+----------------+------------------+------------+------------------+
cts:
cts:Density: 2.811%
cts:Routing Overflow: 0.12% H and 0.08% V
cts:------------------------------------------------------------------
cts:Begin: Collecting metrics
cts: ------------------------------------------------------------------------------------------------------------------------------------------ 
cts:| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
cts:|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
cts:|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
cts:| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
cts:| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
cts:| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
cts:| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
cts:| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
cts:| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
cts:| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
cts:| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
cts:| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
cts:| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
cts:| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
cts:| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
cts:| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
cts:| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
cts:| drv_eco_fixing          |     0.007 |    0.007 |         0 |        0 |        2.81 |      |       | 0:00:01  |        3094 |    4 |   0 |
cts:| legalization            |           |          |           |          |             |      |       | 0:00:01  |        3091 |      |     |
cts:| final_summary           |     0.007 |    0.007 |           |        0 |        2.81 | 0.52 |  0.52 | 0:00:04  |        3077 |    0 |   0 |
cts: ------------------------------------------------------------------------------------------------------------------------------------------ 
cts:End: Collecting metrics
cts:**opt_design ... cpu = 0:01:11, real = 0:01:57, mem = 3076.8M, totSessionCpu=0:02:39 **
cts:*** Finished opt_design ***
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   final
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   opt_design_postcts
cts:Info: final physical memory for 2 CRR processes is 982.78MB.
cts:Info: Summary of CRR changes:
cts:      - Timing transform commits:       4
cts:Info: Destroy the CCOpt slew target map.
cts:(clock_opt_design): dumping clock statistics to metric
cts:Updating ideal nets and annotations...
cts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:No differences between SDC and CTS ideal net status found.
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:UM: Running design category ...
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          95.14            145          0.000 ns          0.007 ns  clock_opt_design
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
cts:WARNING   IMPSP-9025           1  No scan chain specified/traced.          
cts:WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
cts:WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
cts:*** Message Summary: 16 warning(s), 0 error(s)
cts:
cts:*** clock_opt_design #1 [finish] () : cpu/real = 0:01:35.2/0:02:25.4 (0.7), totSession cpu/real = 0:02:40.4/0:03:33.5 (0.8), mem = 3080.2M
cts:Ending "clock_opt_design" (total cpu=0:01:35, real=0:02:25, peak res=3130.6M, current mem=3019.4M)
cts:@flow 5: }
cts:#@ End verbose flow_step implementation.cts.add_clock_tree
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:         101.15            151          0.000 ns          0.007 ns  add_clock_tree
cts:#@ Begin verbose flow_step implementation.cts.add_tieoffs
cts:@flow 2: #- insert dedicated tieoff models
cts:@flow 3: if {[get_db add_tieoffs_cells] ne "" } {
cts:@@flow 4: delete_tieoffs
cts:  Deleted 0 logical insts of cell TIEHI
cts:  Deleted 0 logical insts of cell TIELO
cts:@@flow 5: add_tieoffs -matching_power_domains true
cts:Options: No distance constraint, No Fan-out constraint.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:Re-routed 1 nets
cts:INFO: Total Number of Tie Cells (TIEHI) placed: 1  
cts:INFO: Total Number of Tie Cells (TIELO) placed: 0  
cts:@flow 6: }
cts:#@ End verbose flow_step implementation.cts.add_tieoffs
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          12.59             12                                      add_tieoffs
cts:#@ Begin verbose flow_step implementation.cts.block_finish
cts:@flow 2: apply {{} {
cts:    #- Make sure flow_report_name is reset from any reports executed during the flow
cts:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
cts:    #- Set DB for handoff to Innovus
cts:    if {[is_flow -inside flow:syn_opt]} {
cts:      set_db flow_write_db_common true
cts:    }
cts:  
cts:    #- Set value for SPEF output file generation
cts:    if {[get_db flow_branch] ne ""} {
cts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
cts:    } else {
cts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
cts:    }
cts:    set_db flow_spef_directory $out_dir
cts:  
cts:    #- Store non-default root attributes to metrics
cts:    catch {report_obj -tcl} flow_root_config
cts:    if {[dict exists $flow_root_config root:/]} {
cts:      set flow_root_config [dict get $flow_root_config root:/]
cts:    } elseif {[dict exists $flow_root_config root:]} {
cts:      set flow_root_config [dict get $flow_root_config root:]
cts:    } else {
cts:    }
cts:    foreach key [dict keys $flow_root_config] {
cts:      if {[string length [dict get $flow_root_config $key]] > 200} {
cts:        dict set flow_root_config $key "\[long value truncated\]"
cts:      }
cts:    }
cts:    set_metric -name flow.root_config -value $flow_root_config
cts:  }}
cts:#@ End verbose flow_step implementation.cts.block_finish
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           6.85              7                                      block_finish
cts:#% Begin save design ... (date=10/10 16:12:44, mem=3161.2M)
cts:% Begin Save ccopt configuration ... (date=10/10 16:12:44, mem=3161.2M)
cts:% End Save ccopt configuration ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
cts:% Begin Save netlist data ... (date=10/10 16:12:44, mem=3161.6M)
cts:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.v.bin in single-threaded mode...
cts:% End Save netlist data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
cts:Saving symbol-table file ...
cts:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.congmap.gz ...
cts:% Begin Save AAE data ... (date=10/10 16:12:44, mem=3162.1M)
cts:Saving AAE Data ...
cts:% End Save AAE data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3222.6M, current mem=3164.4M)
cts:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/gui.pref.tcl ...
cts:Saving mode setting ...
cts:Saving root attributes to be loaded post write_db ...
cts:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
cts:Saving global file ...
cts:Saving root attributes to be loaded previous write_db ...
cts:% Begin Save floorplan data ... (date=10/10 16:12:46, mem=3164.2M)
cts:Saving floorplan file ...
cts:Convert 0 swires and 0 svias from compressed groups
cts:% End Save floorplan data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=3164.7M, current mem=3164.7M)
cts:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025)
cts:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3164.7M) ***
cts:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.bbox.lef
cts:Saving Drc markers ...
cts:... 404 markers are saved ...
cts:... 0 geometry drc markers are saved ...
cts:... 0 antenna drc markers are saved ...
cts:% Begin Save placement data ... (date=10/10 16:12:47, mem=3164.9M)
cts:** Saving stdCellPlacement_binary (version# 2) ...
cts:Save Adaptive View Pruning View Names to Binary file
cts:% End Save placement data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.1M, current mem=3165.1M)
cts:% Begin Save routing data ... (date=10/10 16:12:47, mem=3165.1M)
cts:Saving route file ...
cts:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3166.3M) ***
cts:% End Save routing data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.3M, current mem=3165.3M)
cts:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.prop
cts:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3168.4M) ***
cts:#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.apa ...
cts:#
cts:Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
cts:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.techData.gz' ...
cts:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/extraction/' ...
cts:Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
cts:% Begin Save power constraints data ... (date=10/10 16:12:48, mem=3168.4M)
cts:% End Save power constraints data ... (date=10/10 16:12:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=3168.4M, current mem=3168.4M)
cts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
cts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
cts:Generated self-contained design cts.enc_2
cts:#% End save design ... (date=10/10 16:12:49, total cpu=0:00:03.6, real=0:00:05.0, peak res=3222.6M, current mem=3168.0M)
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
cts:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
cts:*** Message Summary: 3 warning(s), 0 error(s)
cts:
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   write_db
cts:#@ Begin verbose flow_step implementation.cts.write_output_screenshot
cts:@flow 2: set inputstring [get_db flow_starting_db]
cts:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
cts:@flow 4: set filename [file tail $stepname]
cts:@flow 5: set rootname [file rootname $filename]
cts:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
cts:@flow 7: # Define the directory name
cts:@flow 8: set dirName "output/screenshots"
cts:@flow 10: # Check if the directory exists
cts:@flow 11: if {![file exists $dirName]} {...
cts:@flow 15: } else {
cts:@flow 16: puts "Directory '$dirName' already exists."
cts:Directory 'output/screenshots' already exists.
cts:@flow 17: }
cts:@@flow 18: write_to_gif $outfile
cts:#@ End verbose flow_step implementation.cts.write_output_screenshot
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           6.51              6                                      write_output_screenshot
cts:#@ Begin verbose flow_step implementation.cts.schedule_cts_report_postcts
cts:@@flow 2: schedule_flow -flow report_postcts -include_in_metrics
cts:#@ End verbose flow_step implementation.cts.schedule_cts_report_postcts
cts:
cts:Program version = 25.11-s102_1
cts:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
cts:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
cts:Starting time = Oct 10, 2025 16:09:37
cts:Ending time = Oct 10, 2025 16:13:08
cts:
cts:Run Flow Summary
cts:---------------------
cts:
cts:Steps run:  implementation.cts.block_start implementation.cts.init_innovus.init_innovus_yaml implementation.cts.init_innovus.init_innovus_user implementation.cts.add_clock_tree implementation.cts.add_tieoffs implementation.cts.block_finish implementation.cts.write_output_screenshot implementation.cts.schedule_cts_report_postcts
cts:
cts:Step status:
cts:     implementation.cts.block_start                            success
cts:     implementation.cts.init_innovus.init_innovus_yaml         success
cts:     implementation.cts.init_innovus.init_innovus_user         success
cts:     implementation.cts.add_clock_tree                         success
cts:     implementation.cts.add_tieoffs                            success
cts:     implementation.cts.block_finish                           success
cts:     implementation.cts.write_output_screenshot                success
cts:     implementation.cts.schedule_cts_report_postcts            success
cts:
cts: ---------------------------------------------------------------------------------------------------- 
cts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
cts:|-------------+------------------+-------------------+-----------------------+-----------------------|
cts:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
cts:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
cts:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
cts:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
cts:| prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
cts:| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
cts: ---------------------------------------------------------------------------------------------------- 
cts:*** Message Summary: 168 warning(s), 4 error(s)
cts:
cts:
cts:*** Memory Usage v#1 (Current mem = 3358.227M, initial mem = 917.242M) ***
cts:--- Ending "Innovus" (totcpu=0:03:24, real=0:04:21, mem=3358.2M) ---
cts:
  flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts returned successfully

Starting scheduled flows at 10-10 16:13:46...
* flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts
  report_postcts @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts
  report_postcts @ innovus: report_start -> report_finish
cts.report_postcts:
cts.report_postcts:Cadence Innovus(TM) Implementation System.
cts.report_postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
cts.report_postcts:
cts.report_postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postcts:
postcts:Cadence Innovus(TM) Implementation System.
postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postcts:
postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
cts.report_postcts:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts.report_postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 7c13f15b-070e-4d20-b903-56c7bb58cb1b previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts.report_postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts.report_postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 3 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/cts.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 3} include_in_metrics 1 parent_uuid 7c13f15b-070e-4d20-b903-56c7bb58cb1b after {} defer 0 child_of {flow:flow_current flow:implementation flow:cts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}} child_of {flow:flow_current flow:implementation flow:cts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts.report_postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
cts.report_postcts:Date:		Fri Oct 10 16:13:48 2025
cts.report_postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postcts:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postcts:Date:		Fri Oct 10 16:13:48 2025
cts.report_postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
cts.report_postcts:
cts.report_postcts:License:
cts.report_postcts:		[16:13:48.185785] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
cts.report_postcts:
cts.report_postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postcts:
postcts:License:
postcts:		[16:13:48.185785] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postcts:
cts.report_postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
cts.report_postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
cts.report_postcts:Type 'man IMPOAX-124' for more detail.
postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
cts.report_postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
cts.report_postcts:Type 'man IMPOAX-332' for more detail.
cts.report_postcts:INFO: OA features are disabled in this session.
postcts:Type 'man IMPOAX-124' for more detail.
postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postcts:Type 'man IMPOAX-332' for more detail.
postcts:INFO: OA features are disabled in this session.
postcts:
postcts:
cts.report_postcts:
cts.report_postcts:
postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2960709_4554718f-b3a0-48ec-aed5-3309565464aa_ece-rschsrv.ece.gatech.edu_dkhalil8_TZlETi.
postcts:
postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
cts.report_postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2961163_aa20bd34-511d-4468-9c54-ae282343665d_ece-rschsrv.ece.gatech.edu_dkhalil8_kftd2g.
cts.report_postcts:
cts.report_postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postcts:[INFO] Loading Pegasus 24.13 fill procedures
cts.report_postcts:[INFO] Loading Pegasus 24.13 fill procedures
postcts:Info: Process UID = 2960709 / 4554718f-b3a0-48ec-aed5-3309565464aa / 7unqrMH7i1
cts.report_postcts:Info: Process UID = 2961163 / aa20bd34-511d-4468-9c54-ae282343665d / OJddnt06du
postcts:
postcts:**INFO:  MMMC transition support version v31-84 
postcts:
postcts:#@ Processing -execute option
postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postcts:init_flow summary:
postcts:  Flow script        : 
postcts:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
postcts:  Flow               : flow:flow_current
postcts:  From               : implementation.postcts.block_start
postcts:  To                 : implementation.postcts.schedule_postcts_report_postcts
postcts:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postcts:  Working directory  : .
postcts:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2
postcts:  Run tag            : 
postcts:  Branch name        : 
postcts:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts_2
postcts:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts_2
postcts:reading previous metrics...
cts.report_postcts:
cts.report_postcts:**INFO:  MMMC transition support version v31-84 
cts.report_postcts:
cts.report_postcts:#@ Processing -execute option
cts.report_postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 7c13f15b-070e-4d20-b903-56c7bb58cb1b previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts.report_postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts.report_postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 3 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/cts.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 3} include_in_metrics 1 parent_uuid 7c13f15b-070e-4d20-b903-56c7bb58cb1b after {} defer 0 child_of {flow:flow_current flow:implementation flow:cts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}} child_of {flow:flow_current flow:implementation flow:cts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts.report_postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
cts.report_postcts:init_flow summary:
cts.report_postcts:  Flow script        : 
cts.report_postcts:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
cts.report_postcts:  Flow               : flow:report_postcts
cts.report_postcts:  From               : report_start
cts.report_postcts:  To                 : report_finish
cts.report_postcts:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
cts.report_postcts:  Working directory  : .
cts.report_postcts:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2
cts.report_postcts:  Run tag            : 
cts.report_postcts:  Branch name        : 
cts.report_postcts:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts.report_postcts_2
cts.report_postcts:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts.report_postcts_2
cts.report_postcts:reading previous metrics...
postcts:Sourcing flow scripts...
cts.report_postcts:Sourcing flow scripts...
postcts:Sourcing flow scripts done.
postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts:#@ Begin verbose flow_step activate_views
postcts:@flow 2: apply {{} {
postcts:    set db [get_db flow_starting_db]
postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts:  
postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts:        set cmd "set_analysis_view"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup [list $setup_views]"
postcts:        } else {
postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold [list $hold_views]"
postcts:        } else {
postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage [list $leakage_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts:          }
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts:          }
postcts:        }
postcts:        eval $cmd
postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts:        set cmd "set_flowkit_read_db_args"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup_views [list $setup_views]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold_views [list $hold_views]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts:        }
postcts:        eval $cmd
postcts:      } else {
postcts:      }
postcts:    }
postcts:  }}
postcts:#@ End verbose flow_step activate_views
postcts:#@ Begin verbose flow_step init_mcpu
postcts:@flow 2: apply {{} {
postcts:    # Multi host/cpu attributes
postcts:    #-----------------------------------------------------------------------------
postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts:    # a typical environment variable exported by distribution platforms and is
postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts:    } else {
postcts:      set max_cpus 1
postcts:    }
postcts:    switch -glob [get_db program_short_name] {
postcts:      default       {}
postcts:      joules*       -
postcts:      genus*        -
postcts:      innovus*      -
postcts:      tempus*       -
postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts:    }
postcts:if {[get_feature opt_signoff]} {
postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts:        set_distributed_hosts -local
postcts:      }
postcts:}
postcts:  }}
postcts:set_multi_cpu_usage -local_cpu 1
postcts:#@ End verbose flow_step init_mcpu
postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts:#% Begin load design ... (date=10/10 16:14:25, mem=2082.5M)
cts.report_postcts:Sourcing flow scripts done.
cts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts.report_postcts:#@ Begin verbose flow_step activate_views
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set db [get_db flow_starting_db]
cts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
cts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
cts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
cts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
cts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts.report_postcts:  
cts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
cts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts.report_postcts:        set cmd "set_analysis_view"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup [list $setup_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold [list $hold_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage [list $leakage_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts.report_postcts:        set cmd "set_flowkit_read_db_args"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup_views [list $setup_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold_views [list $hold_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } else {
cts.report_postcts:      }
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:#@ End verbose flow_step activate_views
cts.report_postcts:#@ Begin verbose flow_step init_mcpu
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    # Multi host/cpu attributes
cts.report_postcts:    #-----------------------------------------------------------------------------
cts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
cts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts.report_postcts:    # a typical environment variable exported by distribution platforms and is
cts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts.report_postcts:    } else {
cts.report_postcts:      set max_cpus 1
cts.report_postcts:    }
cts.report_postcts:    switch -glob [get_db program_short_name] {
cts.report_postcts:      default       {}
cts.report_postcts:      joules*       -
cts.report_postcts:      genus*        -
cts.report_postcts:      innovus*      -
cts.report_postcts:      tempus*       -
cts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts.report_postcts:    }
cts.report_postcts:if {[get_feature opt_signoff]} {
cts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
cts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
cts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts.report_postcts:        set_distributed_hosts -local
cts.report_postcts:      }
cts.report_postcts:}
cts.report_postcts:  }}
cts.report_postcts:set_multi_cpu_usage -local_cpu 1
cts.report_postcts:#@ End verbose flow_step init_mcpu
cts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts.report_postcts:#% Begin load design ... (date=10/10 16:14:26, mem=2126.9M)
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:12:49 2025'.
postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postcts:Type 'man IMPOAX-124' for more detail.
postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postcts:Type 'man IMPOAX-332' for more detail.
postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postcts:
postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_scl_9T.tlef ...
postcts:
postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_scl_9T.lef ...
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
postcts:Set DBUPerIGU to M2 pitch 460.
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:
postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postcts:To increase the message display limit, refer to the product command reference manual.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postcts:To increase the message display limit, refer to the product command reference manual.
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/viewDefinition.tcl
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:12:49 2025'.
cts.report_postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
cts.report_postcts:Type 'man IMPOAX-124' for more detail.
cts.report_postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
cts.report_postcts:Type 'man IMPOAX-332' for more detail.
postcts:% Begin Load netlist data ... (date=10/10 16:14:29, mem=2100.2M)
postcts:*** Begin netlist parsing (mem=2100.2M) ***
postcts:Created 110 new cells from 2 timing libraries.
postcts:Reading netlist ...
postcts:Backslashed names will retain backslash and a trailing blank character.
postcts:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.v.bin'
postcts:
postcts:*** Memory Usage v#1 (Current mem = 2108.168M, initial mem = 918.336M) ***
postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2108.2M) ***
cts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postcts:% End Load netlist data ... (date=10/10 16:14:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2108.1M, current mem=2108.1M)
postcts:Top level cell is top_lvl.
postcts:Hooked 110 DB cells to tlib cells.
postcts:Starting recursive module instantiation check.
postcts:No recursion found.
postcts:Building hierarchical netlist for Cell top_lvl ...
postcts:***** UseNewTieNetMode *****.
postcts:*** Netlist is unique.
postcts:** info: there are 119 modules.
postcts:** info: there are 1018 stdCell insts.
postcts:** info: there are 1018 stdCell insts with at least one signal pin.
postcts:** info: there are 2 macros.
postcts:
postcts:*** Memory Usage v#1 (Current mem = 2139.953M, initial mem = 918.336M) ***
postcts:*info: set bottom ioPad orient R0
postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:Start create_tracks
postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postcts:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/gui.pref.tcl ...
cts.report_postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
cts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
cts.report_postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_scl_9T.tlef ...
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_scl_9T.lef ...
cts.report_postcts:Set DBUPerIGU to M2 pitch 460.
postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
cts.report_postcts:To increase the message display limit, refer to the product command reference manual.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
cts.report_postcts:To increase the message display limit, refer to the product command reference manual.
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/viewDefinition.tcl
postcts:Change floorplan default-technical-site to 'CoreSite'.
cts.report_postcts:% Begin Load netlist data ... (date=10/10 16:14:30, mem=2146.1M)
cts.report_postcts:*** Begin netlist parsing (mem=2146.1M) ***
cts.report_postcts:Created 110 new cells from 2 timing libraries.
cts.report_postcts:Reading netlist ...
cts.report_postcts:Backslashed names will retain backslash and a trailing blank character.
cts.report_postcts:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.v.bin'
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 2153.797M, initial mem = 945.324M) ***
cts.report_postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2153.8M) ***
cts.report_postcts:% End Load netlist data ... (date=10/10 16:14:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2153.8M, current mem=2153.8M)
cts.report_postcts:Top level cell is top_lvl.
cts.report_postcts:Hooked 110 DB cells to tlib cells.
cts.report_postcts:Starting recursive module instantiation check.
cts.report_postcts:No recursion found.
cts.report_postcts:Building hierarchical netlist for Cell top_lvl ...
cts.report_postcts:***** UseNewTieNetMode *****.
cts.report_postcts:*** Netlist is unique.
cts.report_postcts:** info: there are 119 modules.
cts.report_postcts:** info: there are 1018 stdCell insts.
cts.report_postcts:** info: there are 1018 stdCell insts with at least one signal pin.
cts.report_postcts:** info: there are 2 macros.
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 2185.688M, initial mem = 945.324M) ***
cts.report_postcts:*info: set bottom ioPad orient R0
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:Start create_tracks
cts.report_postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
cts.report_postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
cts.report_postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postcts:*Info: initialize multi-corner CTS.
cts.report_postcts:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/gui.pref.tcl ...
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts:Total number of combinational cells: 87
postcts:Total number of sequential cells: 19
postcts:Total number of tristate cells: 3
postcts:Total number of level shifter cells: 0
postcts:Total number of power gating cells: 0
postcts:Total number of isolation cells: 0
postcts:Total number of power switch cells: 0
postcts:Total number of pulse generator cells: 0
postcts:Total number of always on buffers: 0
postcts:Total number of retention cells: 0
postcts:Total number of physical cells: 0
postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts:Total number of usable buffers: 7
postcts:List of unusable buffers:
postcts:Total number of unusable buffers: 0
postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts:Total number of usable inverters: 9
postcts:List of unusable inverters:
postcts:Total number of unusable inverters: 0
postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts:Total number of identified usable delay cells: 4
postcts:List of identified unusable delay cells:
postcts:Total number of identified unusable delay cells: 0
cts.report_postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts.report_postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
cts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
postcts:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.fp.gz (mem = 2443.4M).
postcts:% Begin Load floorplan data ... (date=10/10 16:14:31, mem=2444.1M)
postcts:*info: reset 1504 existing net BottomPreferredLayer and AvoidDetour
postcts:Deleting old partition specification.
postcts:Set FPlanBox to (0 0 1025800 1301800)
postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts: ... processed partition successfully.
postcts:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:46 2025, version: 1)
cts.report_postcts:*Info: initialize multi-corner CTS.
postcts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2445.9M, current mem=2445.9M)
postcts:There are 9 nets with weight being set
postcts:There are 9 nets with bottomPreferredRoutingLayer being set
postcts:There are 9 nets with avoidDetour being set
postcts:Extracting standard cell pins and blockage ...... 
postcts:Pin and blockage extraction finished
postcts:Delete all existing relative floorplan constraints.
postcts:% End Load floorplan data ... (date=10/10 16:14:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2446.4M, current mem=2446.4M)
postcts:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.congmap.gz ...
postcts:% Begin Load SymbolTable ... (date=10/10 16:14:31, mem=2446.4M)
postcts:Suppress "**WARN ..." messages.
postcts:Un-suppress "**WARN ..." messages.
cts.report_postcts:Total number of combinational cells: 87
cts.report_postcts:Total number of sequential cells: 19
cts.report_postcts:Total number of tristate cells: 3
cts.report_postcts:Total number of level shifter cells: 0
cts.report_postcts:Total number of power gating cells: 0
cts.report_postcts:Total number of isolation cells: 0
cts.report_postcts:Total number of power switch cells: 0
cts.report_postcts:Total number of pulse generator cells: 0
cts.report_postcts:Total number of always on buffers: 0
cts.report_postcts:Total number of retention cells: 0
cts.report_postcts:Total number of physical cells: 0
cts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts.report_postcts:Total number of usable buffers: 7
cts.report_postcts:List of unusable buffers:
cts.report_postcts:Total number of unusable buffers: 0
cts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts.report_postcts:Total number of usable inverters: 9
cts.report_postcts:List of unusable inverters:
cts.report_postcts:Total number of unusable inverters: 0
cts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts.report_postcts:Total number of identified usable delay cells: 4
cts.report_postcts:List of identified unusable delay cells:
cts.report_postcts:Total number of identified unusable delay cells: 0
postcts:% End Load SymbolTable ... (date=10/10 16:14:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=2449.3M, current mem=2449.2M)
postcts:Loading place ...
postcts:% Begin Load placement data ... (date=10/10 16:14:32, mem=2449.2M)
postcts:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.place.gz.
postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025, version# 2) ...
postcts:Read Views for adaptive view pruning ...
postcts:Read 0 views from Binary DB for adaptive view pruning
postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2449.5M) ***
postcts:Total net length = 1.128e+05 (4.167e+04 7.114e+04) (ext = 2.819e+04)
cts.report_postcts:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.fp.gz (mem = 2492.5M).
cts.report_postcts:% Begin Load floorplan data ... (date=10/10 16:14:32, mem=2493.2M)
postcts:% End Load placement data ... (date=10/10 16:14:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2449.8M, current mem=2449.8M)
cts.report_postcts:*info: reset 1504 existing net BottomPreferredLayer and AvoidDetour
cts.report_postcts:Deleting old partition specification.
postcts:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:12:47 2025)
postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2450.2M) ***
postcts:% Begin Load routing data ... (date=10/10 16:14:32, mem=2450.1M)
postcts:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.gz.
cts.report_postcts:Set FPlanBox to (0 0 1025800 1301800)
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts: ... processed partition successfully.
cts.report_postcts:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:46 2025, version: 1)
cts.report_postcts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2494.8M, current mem=2494.8M)
cts.report_postcts:There are 9 nets with weight being set
cts.report_postcts:There are 9 nets with bottomPreferredRoutingLayer being set
cts.report_postcts:There are 9 nets with avoidDetour being set
cts.report_postcts:Extracting standard cell pins and blockage ...... 
cts.report_postcts:Pin and blockage extraction finished
cts.report_postcts:Delete all existing relative floorplan constraints.
postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025 Format: 23.1) ...
postcts:*** Total 1456 nets are successfully restored.
postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2451.4M) ***
cts.report_postcts:% End Load floorplan data ... (date=10/10 16:14:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2495.5M, current mem=2495.5M)
cts.report_postcts:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.congmap.gz ...
postcts:% End Load routing data ... (date=10/10 16:14:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2451.4M, current mem=2450.4M)
postcts:Loading Drc markers ...
cts.report_postcts:% Begin Load SymbolTable ... (date=10/10 16:14:32, mem=2495.5M)
cts.report_postcts:Suppress "**WARN ..." messages.
cts.report_postcts:Un-suppress "**WARN ..." messages.
postcts:... 404 markers are loaded ...
postcts:... 0 geometry drc markers are loaded ...
postcts:... 0 antenna drc markers are loaded ...
postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postcts:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.prop
postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2453.6M) ***
cts.report_postcts:% End Load SymbolTable ... (date=10/10 16:14:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2498.4M, current mem=2498.3M)
cts.report_postcts:Loading place ...
cts.report_postcts:% Begin Load placement data ... (date=10/10 16:14:32, mem=2498.3M)
cts.report_postcts:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.place.gz.
cts.report_postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025, version# 2) ...
cts.report_postcts:Read Views for adaptive view pruning ...
cts.report_postcts:Read 0 views from Binary DB for adaptive view pruning
cts.report_postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2498.9M) ***
cts.report_postcts:Total net length = 1.128e+05 (4.167e+04 7.114e+04) (ext = 2.819e+04)
cts.report_postcts:% End Load placement data ... (date=10/10 16:14:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=2498.9M, current mem=2498.9M)
postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025, version: 8).
cts.report_postcts:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:12:47 2025)
cts.report_postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2499.3M) ***
postcts:Change floorplan default-technical-site to 'CoreSite'.
cts.report_postcts:% Begin Load routing data ... (date=10/10 16:14:33, mem=2499.2M)
cts.report_postcts:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.gz.
cts.report_postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025 Format: 23.1) ...
cts.report_postcts:*** Total 1456 nets are successfully restored.
cts.report_postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2500.5M) ***
cts.report_postcts:% End Load routing data ... (date=10/10 16:14:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.5M, current mem=2499.5M)
cts.report_postcts:Loading Drc markers ...
cts.report_postcts:... 404 markers are loaded ...
cts.report_postcts:... 0 geometry drc markers are loaded ...
cts.report_postcts:... 0 antenna drc markers are loaded ...
cts.report_postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
cts.report_postcts:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.prop
cts.report_postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2502.7M) ***
postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/extraction/' ...
postcts:Extraction setup Started for TopCell top_lvl 
postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts.report_postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025, version: 8).
cts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
postcts:Generating auto layer map file.
postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.techData.gz' ...
postcts:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
postcts:Set Shrink Factor to 1.00000
postcts:Summary of Active RC-Corners : 
postcts: 
postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
postcts:    RC-Corner Name        : Nominal_25C
postcts:    RC-Corner Index       : 0
postcts:    RC-Corner Temperature : 25 Celsius
postcts:    RC-Corner Cap Table   : ''
postcts:    RC-Corner PreRoute Res Factor         : 1
postcts:    RC-Corner PreRoute Cap Factor         : 1
postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postcts:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
postcts:Restored Grid density data
postcts:Initializing multi-corner resistance tables ...
postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postcts:Start generating vias ..
postcts:#Skip building auto via since it is not turned on.
postcts:Extracting standard cell pins and blockage ...... 
postcts:Pin and blockage extraction finished
postcts:Via generation completed.
postcts:% Begin Load power constraints ... (date=10/10 16:14:34, mem=2471.0M)
postcts:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl_power_constraints.tcl
postcts:'set_default_switching_activity' finished successfully.
postcts:% End Load power constraints ... (date=10/10 16:14:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2492.8M, current mem=2492.8M)
postcts:% Begin load AAE data ... (date=10/10 16:14:34, mem=2514.5M)
cts.report_postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/extraction/' ...
cts.report_postcts:Extraction setup Started for TopCell top_lvl 
cts.report_postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
cts.report_postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts.report_postcts:Generating auto layer map file.
cts.report_postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.techData.gz' ...
cts.report_postcts:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
cts.report_postcts:Set Shrink Factor to 1.00000
cts.report_postcts:Summary of Active RC-Corners : 
cts.report_postcts: 
cts.report_postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
cts.report_postcts:    RC-Corner Name        : Nominal_25C
cts.report_postcts:    RC-Corner Index       : 0
cts.report_postcts:    RC-Corner Temperature : 25 Celsius
cts.report_postcts:    RC-Corner Cap Table   : ''
cts.report_postcts:    RC-Corner PreRoute Res Factor         : 1
cts.report_postcts:    RC-Corner PreRoute Cap Factor         : 1
cts.report_postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
cts.report_postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
cts.report_postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
cts.report_postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
cts.report_postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
cts.report_postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
cts.report_postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
cts.report_postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
cts.report_postcts:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
cts.report_postcts:Restored Grid density data
cts.report_postcts:Initializing multi-corner resistance tables ...
cts.report_postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
cts.report_postcts:Start generating vias ..
cts.report_postcts:#Skip building auto via since it is not turned on.
cts.report_postcts:Extracting standard cell pins and blockage ...... 
cts.report_postcts:Pin and blockage extraction finished
cts.report_postcts:Via generation completed.
postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postcts:AAE DB initialization (MEM=2529.253906 CPU=0:00:00.0 REAL=0:00:00.0) 
cts.report_postcts:% Begin Load power constraints ... (date=10/10 16:14:35, mem=2520.0M)
cts.report_postcts:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl_power_constraints.tcl
cts.report_postcts:'set_default_switching_activity' finished successfully.
postcts:% End load AAE data ... (date=10/10 16:14:35, total cpu=0:00:00.7, real=0:00:01.0, peak res=2529.5M, current mem=2529.5M)
postcts:Restoring CCOpt config...
cts.report_postcts:% End Load power constraints ... (date=10/10 16:14:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2541.9M, current mem=2541.9M)
cts.report_postcts:% Begin load AAE data ... (date=10/10 16:14:35, mem=2560.5M)
postcts:  Extracting original clock gating for core_clock...
postcts:    clock_tree core_clock contains 90 sinks and 0 clock gates.
postcts:  Extracting original clock gating for core_clock done.
postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postcts:Restoring CCOpt config done.
postcts:Total number of combinational cells: 87
postcts:Total number of sequential cells: 19
postcts:Total number of tristate cells: 3
postcts:Total number of level shifter cells: 0
postcts:Total number of power gating cells: 0
postcts:Total number of isolation cells: 0
postcts:Total number of power switch cells: 0
postcts:Total number of pulse generator cells: 0
postcts:Total number of always on buffers: 0
postcts:Total number of retention cells: 0
postcts:Total number of physical cells: 0
postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts:Total number of usable buffers: 7
postcts:List of unusable buffers:
postcts:Total number of unusable buffers: 0
postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts:Total number of usable inverters: 9
postcts:List of unusable inverters:
postcts:Total number of unusable inverters: 0
postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts:Total number of identified usable delay cells: 4
postcts:List of identified unusable delay cells:
postcts:Total number of identified unusable delay cells: 0
postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postcts:timing_aocv_enable_gba_combine_launch_capture
postcts:timing_enable_backward_compatible_latch_thru_mt_mode
postcts:timing_enable_separate_device_slew_effect_sensitivities
postcts:#% End load design ... (date=10/10 16:14:35, total cpu=0:00:08.1, real=0:00:10.0, peak res=2545.0M, current mem=2533.8M)
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postcts:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
postcts:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postcts:*** Message Summary: 147 warning(s), 2 error(s)
postcts:
postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   read_db
postcts:Sourcing flow scripts...
cts.report_postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
cts.report_postcts:AAE DB initialization (MEM=2575.308594 CPU=0:00:00.0 REAL=0:00:00.0) 
cts.report_postcts:% End load AAE data ... (date=10/10 16:14:35, total cpu=0:00:00.7, real=0:00:01.0, peak res=2575.7M, current mem=2575.7M)
cts.report_postcts:Restoring CCOpt config...
cts.report_postcts:  Extracting original clock gating for core_clock...
cts.report_postcts:    clock_tree core_clock contains 90 sinks and 0 clock gates.
cts.report_postcts:  Extracting original clock gating for core_clock done.
cts.report_postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
cts.report_postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
cts.report_postcts:Restoring CCOpt config done.
cts.report_postcts:Total number of combinational cells: 87
cts.report_postcts:Total number of sequential cells: 19
cts.report_postcts:Total number of tristate cells: 3
cts.report_postcts:Total number of level shifter cells: 0
cts.report_postcts:Total number of power gating cells: 0
cts.report_postcts:Total number of isolation cells: 0
cts.report_postcts:Total number of power switch cells: 0
cts.report_postcts:Total number of pulse generator cells: 0
cts.report_postcts:Total number of always on buffers: 0
cts.report_postcts:Total number of retention cells: 0
cts.report_postcts:Total number of physical cells: 0
cts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts.report_postcts:Total number of usable buffers: 7
cts.report_postcts:List of unusable buffers:
cts.report_postcts:Total number of unusable buffers: 0
cts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts.report_postcts:Total number of usable inverters: 9
cts.report_postcts:List of unusable inverters:
cts.report_postcts:Total number of unusable inverters: 0
cts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts.report_postcts:Total number of identified usable delay cells: 4
cts.report_postcts:List of identified unusable delay cells:
cts.report_postcts:Total number of identified unusable delay cells: 0
cts.report_postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
cts.report_postcts:timing_aocv_enable_gba_combine_launch_capture
cts.report_postcts:timing_enable_backward_compatible_latch_thru_mt_mode
cts.report_postcts:timing_enable_separate_device_slew_effect_sensitivities
cts.report_postcts:#% End load design ... (date=10/10 16:14:36, total cpu=0:00:08.1, real=0:00:10.0, peak res=2591.0M, current mem=2579.8M)
cts.report_postcts:
cts.report_postcts:*** Summary of all messages that are not suppressed in this session:
cts.report_postcts:Severity  ID               Count  Summary                                  
cts.report_postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
cts.report_postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
cts.report_postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
cts.report_postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
cts.report_postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
cts.report_postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
cts.report_postcts:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
cts.report_postcts:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
cts.report_postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
cts.report_postcts:*** Message Summary: 147 warning(s), 2 error(s)
cts.report_postcts:
postcts:Sourcing flow scripts done.
postcts:reading previous metrics...
cts.report_postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   read_db
cts.report_postcts:Sourcing flow scripts...
cts.report_postcts:Sourcing flow scripts done.
cts.report_postcts:reading previous metrics...
postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts:#@ Begin verbose flow_step activate_views
postcts:@flow 2: apply {{} {
postcts:    set db [get_db flow_starting_db]
postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts:  
postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts:        set cmd "set_analysis_view"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup [list $setup_views]"
postcts:        } else {
postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold [list $hold_views]"
postcts:        } else {
postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage [list $leakage_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts:          }
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts:          }
postcts:        }
postcts:        eval $cmd
postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts:        set cmd "set_flowkit_read_db_args"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup_views [list $setup_views]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold_views [list $hold_views]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts:        }
postcts:        eval $cmd
postcts:      } else {
postcts:      }
postcts:    }
postcts:  }}
postcts:#@ End verbose flow_step activate_views
postcts:#@ Begin verbose flow_step init_mcpu
postcts:@flow 2: apply {{} {
postcts:    # Multi host/cpu attributes
postcts:    #-----------------------------------------------------------------------------
postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts:    # a typical environment variable exported by distribution platforms and is
postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts:    } else {
postcts:      set max_cpus 1
postcts:    }
postcts:    switch -glob [get_db program_short_name] {
postcts:      default       {}
postcts:      joules*       -
postcts:      genus*        -
postcts:      innovus*      -
postcts:      tempus*       -
postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts:    }
postcts:if {[get_feature opt_signoff]} {
postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts:        set_distributed_hosts -local
postcts:      }
postcts:}
postcts:  }}
postcts:set_multi_cpu_usage -local_cpu 1
postcts:#@ End verbose flow_step init_mcpu
postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
cts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
cts.report_postcts:#@ Begin verbose flow_step activate_views
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set db [get_db flow_starting_db]
cts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
cts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
cts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
cts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
cts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts.report_postcts:  
cts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
cts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts.report_postcts:        set cmd "set_analysis_view"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup [list $setup_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold [list $hold_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage [list $leakage_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts.report_postcts:        set cmd "set_flowkit_read_db_args"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup_views [list $setup_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold_views [list $hold_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } else {
cts.report_postcts:      }
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:#@ End verbose flow_step activate_views
cts.report_postcts:#@ Begin verbose flow_step init_mcpu
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    # Multi host/cpu attributes
cts.report_postcts:    #-----------------------------------------------------------------------------
cts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
cts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts.report_postcts:    # a typical environment variable exported by distribution platforms and is
cts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts.report_postcts:    } else {
cts.report_postcts:      set max_cpus 1
cts.report_postcts:    }
cts.report_postcts:    switch -glob [get_db program_short_name] {
cts.report_postcts:      default       {}
cts.report_postcts:      joules*       -
cts.report_postcts:      genus*        -
cts.report_postcts:      innovus*      -
cts.report_postcts:      tempus*       -
cts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts.report_postcts:    }
cts.report_postcts:if {[get_feature opt_signoff]} {
cts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
cts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
cts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts.report_postcts:        set_distributed_hosts -local
cts.report_postcts:      }
cts.report_postcts:}
cts.report_postcts:  }}
cts.report_postcts:set_multi_cpu_usage -local_cpu 1
cts.report_postcts:#@ End verbose flow_step init_mcpu
cts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   init_flow
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   postcts
postcts:#@ Begin verbose flow_step implementation.postcts.block_start
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   init_flow
postcts:@@flow 2: set_db flow_write_db_common false
postcts:#@ End verbose flow_step implementation.postcts.block_start
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   report_postcts
cts.report_postcts:#@ Begin verbose flow_step report_start
cts.report_postcts:#@ End verbose flow_step report_start
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:          48.27             52                                      block_start
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:          48.98             53                                      report_start
postcts:#@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
postcts:@flow 2: if {[get_feature report_lec]} {...}
postcts:@flow 8: # Design attributes  [get_db -category design]
postcts:@flow 9: #-------------------------------------------------------------------------------
postcts:@@flow 10: set_db design_process_node 130
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts:@@flow 11: set_db design_top_routing_layer met5
postcts:@@flow 12: set_db design_bottom_routing_layer met1
postcts:@@flow 13: set_db design_flow_effort standard
postcts:@@flow 14: set_db design_power_effort none
postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postcts:@flow 17: #-------------------------------------------------------------------------------
postcts:@@flow 18: set_db timing_analysis_cppr           both
postcts:@@flow 19: set_db timing_analysis_type           ocv
postcts:@@flow 20: set_db timing_analysis_aocv 0
postcts:@@flow 21: set_db timing_analysis_socv 0
postcts:@flow 22: if {[get_feature report_pba]} {...}
postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postcts:@flow 27: #-------------------------------------------------------------------------------
postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postcts:@flow 34: #-------------------------------------------------------------------------------
postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postcts:@flow 37: # Optimization attributes  [get_db -category opt]
postcts:@flow 38: #-------------------------------------------------------------------------------
postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postcts:@flow 42: # Clock attributes  [get_db -category cts]
postcts:@flow 43: #-------------------------------------------------------------------------------
postcts:@@flow 44: set_db cts_target_skew auto
postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
postcts:@flow 55: #-------------------------------------------------------------------------------
postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postcts:@flow 58: # Routing attributes  [get_db -category route]
postcts:@flow 59: #-------------------------------------------------------------------------------
postcts:#@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
cts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
cts.report_postcts:@flow 2: if {[get_feature report_lec]} {...}
cts.report_postcts:@flow 8: # Design attributes  [get_db -category design]
cts.report_postcts:@flow 9: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 10: set_db design_process_node 130
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:@@flow 11: set_db design_top_routing_layer met5
cts.report_postcts:@@flow 12: set_db design_bottom_routing_layer met1
cts.report_postcts:@@flow 13: set_db design_flow_effort standard
cts.report_postcts:@@flow 14: set_db design_power_effort none
cts.report_postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
cts.report_postcts:@flow 17: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 18: set_db timing_analysis_cppr           both
cts.report_postcts:@@flow 19: set_db timing_analysis_type           ocv
cts.report_postcts:@@flow 20: set_db timing_analysis_aocv 0
cts.report_postcts:@@flow 21: set_db timing_analysis_socv 0
cts.report_postcts:@flow 22: if {[get_feature report_pba]} {...}
cts.report_postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
cts.report_postcts:@flow 27: #-------------------------------------------------------------------------------
cts.report_postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
cts.report_postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
cts.report_postcts:@flow 34: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
cts.report_postcts:@flow 37: # Optimization attributes  [get_db -category opt]
cts.report_postcts:@flow 38: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
cts.report_postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
cts.report_postcts:@flow 42: # Clock attributes  [get_db -category cts]
cts.report_postcts:@flow 43: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 44: set_db cts_target_skew auto
cts.report_postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
cts.report_postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
cts.report_postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
cts.report_postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
cts.report_postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts.report_postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
cts.report_postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts.report_postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
cts.report_postcts:@flow 55: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           7.07              6                                      init_innovus_yaml
cts.report_postcts:@flow 58: # Routing attributes  [get_db -category route]
cts.report_postcts:@flow 59: #-------------------------------------------------------------------------------
cts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_yaml
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   init_innovus
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.59              7                                      init_innovus_yaml
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   init_innovus
postcts:#@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_user
postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postcts:@flow 3: #-----------------------------------------------------------------------------
postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postcts:@flow 6: #-----------------------------------------------------------------------------
postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postcts:@flow 9: #-----------------------------------------------------------------------------
postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postcts:@flow 12: # Placement attributes  [get_db -category place]
postcts:@flow 13: #-----------------------------------------------------------------------------
postcts:@flow 15: # Optimization attributes  [get_db -category opt]
postcts:@flow 16: #-----------------------------------------------------------------------------
postcts:@flow 18: # Clock attributes  [get_db -category cts]
postcts:@flow 19: #-----------------------------------------------------------------------------
postcts:@flow 21: # Routing attributes  [get_db -category route]
postcts:@flow 22: #-----------------------------------------------------------------------------
postcts:#@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_user
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           6.19              6                                      init_innovus_user
cts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_user
cts.report_postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
cts.report_postcts:@flow 3: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
cts.report_postcts:@flow 6: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
cts.report_postcts:@flow 9: #-----------------------------------------------------------------------------
cts.report_postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
cts.report_postcts:@flow 12: # Placement attributes  [get_db -category place]
cts.report_postcts:@flow 13: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 15: # Optimization attributes  [get_db -category opt]
cts.report_postcts:@flow 16: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 18: # Clock attributes  [get_db -category cts]
cts.report_postcts:@flow 19: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 21: # Routing attributes  [get_db -category route]
cts.report_postcts:@flow 22: #-----------------------------------------------------------------------------
cts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_user
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           6.23              6                                      init_innovus_user
postcts:#@ Begin verbose flow_step implementation.postcts.run_opt_postcts_hold
postcts:@flow 2: #- perform postcts hold optimization
postcts:@@flow 3: opt_design -post_cts -hold -report_dir debug -report_prefix [get_db flow_report_name]
postcts:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2639.8M, totSessionCpu=0:01:08 **
postcts:*** opt_design #1 [begin] () : totSession cpu/real = 0:01:07.9/0:01:10.4 (1.0), mem = 2639.8M
postcts:GigaOpt running with 1 threads.
postcts:*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.9/0:01:10.4 (1.0), mem = 2639.8M
postcts:**INFO: User settings:
postcts:delaycal_enable_high_fanout                                    true
postcts:delaycal_enable_ideal_seq_async_pins                           false
postcts:delaycal_eng_enablepreplacedflow                               false
postcts:delaycal_ignore_net_load                                       false
postcts:delaycal_socv_accuracy_mode                                    low
postcts:setAnalysisMode -monteCarlo                                    false
postcts:setDelayCalMode -enable_hier_save_restore_flow                 false
postcts:setDelayCalMode -engine                                        aae
postcts:design_bottom_routing_layer                                    met1
postcts:design_flow_effort                                             standard
postcts:design_power_effort                                            none
postcts:design_process_node                                            130
postcts:design_top_routing_layer                                       met5
postcts:extract_rc_assume_metal_fill                                   0.0
postcts:extract_rc_coupling_cap_threshold                              0.4
postcts:extract_rc_engine                                              pre_route
postcts:extract_rc_pre_place_site_size                                 4.6
postcts:extract_rc_pre_place_wire_length_slope                         1.9
postcts:extract_rc_pre_place_wire_length_y0                            2.0
postcts:extract_rc_relative_cap_threshold                              1.0
postcts:extract_rc_shrink_factor                                       1.0
postcts:extract_rc_total_cap_threshold                                 0.0
postcts:multibit_aware_seq_mapping                                     auto
postcts:opt_drv                                                        true
postcts:opt_drv_margin                                                 0.0
postcts:opt_leakage_to_dynamic_ratio                                   0.5
postcts:opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
postcts:opt_multi_bit_flop_name_separator                              _MB_
postcts:opt_new_inst_prefix                                            postcts_
postcts:opt_preserve_all_sequential                                    false
postcts:opt_resize_flip_flops                                          true
postcts:opt_setup_target_slack                                         0.0
postcts:opt_skew_eco_route                                             false
postcts:opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
postcts:opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
postcts:opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
postcts:route_early_global_exp_do_not_invalidate_rc_grid               false
postcts:setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
postcts:getAnalysisMode -monteCarlo                                    false
postcts:getDelayCalMode -enable_hier_save_restore_flow                 false
postcts:getDelayCalMode -engine                                        aae
postcts:getImportMode -config                                          true
postcts:get_power_analysis_mode -honor_net_activity_for_tcf            false
postcts:get_power_analysis_mode -honor_sublevel_activity               true
postcts:getAnalysisMode -monteCarlo                                    false
postcts:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
postcts:Need call spDPlaceInit before registerPrioInstLoc.
postcts:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
postcts:Type 'man IMPSP-362' for more detail.
postcts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postcts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postcts:**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2760.1M, totSessionCpu=0:01:09 **
postcts:#optDebug: { P: 130 W: 9201 FE: standard PE: none LDR: 0.5}
postcts:*** opt_design -post_cts ***
postcts:DRC Margin: user margin 0.0
postcts:Hold Target Slack: user slack 0
postcts:Setup Target Slack: user slack 0;
postcts:set_db opt_skew_eco_route false
postcts:**INFO: Using Advanced Metric Collection system.
postcts:Start to check current routing status for nets...
postcts:All nets are already routed correctly.
postcts:End to check current routing status for nets (mem=2759.3M)
postcts:Extraction called for design 'top_lvl' of instances=1020 and nets=1504 using extraction engine 'pre_route' .
postcts:pre_route RC Extraction called for design top_lvl.
postcts:RC Extraction called in multi-corner(1) mode.
postcts:RCMode: PreRoute
postcts:      RC Corner Indexes            0   
postcts:Capacitance Scaling Factor   : 1.00000 
postcts:Resistance Scaling Factor    : 1.00000 
postcts:Clock Cap. Scaling Factor    : 1.00000 
postcts:Clock Res. Scaling Factor    : 1.00000 
postcts:Shrink Factor                : 1.00000
postcts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
postcts:Using Quantus QRC technology file ...
postcts:Grid density data update skipped
postcts:Initializing multi-corner resistance tables ...
postcts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2760.211M)
postcts:*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:01:09.5/0:01:11.9 (1.0), mem = 2760.3M
postcts:HoldOpt: Enabling setup slack weighting
postcts:GigaOpt Hold Optimizer is used
postcts:GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
postcts:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:10 mem=2769.5M ***
postcts:*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:09.8/0:01:12.3 (1.0), mem = 2769.5M
cts.report_postcts:#@ Begin verbose flow_step report_check_design
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set check_list [list timing place opt]
cts.report_postcts:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
cts.report_postcts:      lappend check_list power_intent
cts.report_postcts:    }
cts.report_postcts:    if {[is_flow -inside flow:report_postroute]} {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
cts.report_postcts:    } elseif {[is_flow -inside flow:report_postcts]} {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
cts.report_postcts:    } else {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:Begin: Design checking
cts.report_postcts:        Checking 'timing' category...
postcts:Starting delay calculation for Hold views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: top_lvl
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2785.23)
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                           |
cts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
cts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:00.0, Memory: 2730.5M)
cts.report_postcts:
cts.report_postcts:        Checking 'place' category...
postcts:Total number of fetched objects 1454
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2826.85 CPU=0:00:00.3 REAL=0:00:01.0)
postcts:End delay calculation (fullDC). (MEM=2818.7 CPU=0:00:00.6 REAL=0:00:01.0)
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                  |
cts.report_postcts:--------------------------------------------------------------------------------------------------------------
cts.report_postcts:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.     |
cts.report_postcts:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid. |
cts.report_postcts:--------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:01.0, Memory: 2735.4M)
cts.report_postcts:
cts.report_postcts:        Checking 'opt' category...
postcts:*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:11 mem=2820.7M)
postcts:
postcts:Active hold views:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:  Dominating endpoints: 0
postcts:  Dominating TNS: -0.000
postcts:
postcts:Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:11 mem=2824.8M ***
postcts:Done building hold timer [791 node(s), 836 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:01:11 mem=2837.2M ***
postcts:Starting delay calculation for Setup views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: top_lvl
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2837.75)
postcts:Total number of fetched objects 1454
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2859.83 CPU=0:00:00.3 REAL=0:00:00.0)
postcts:End delay calculation (fullDC). (MEM=2859.83 CPU=0:00:00.4 REAL=0:00:00.0)
postcts:*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:13 mem=2861.6M)
postcts:Done building cte setup timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:01:13 mem=2861.6M ***
postcts:OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
postcts:OPTC: view 50.0:65.0 [ 0.0500 ]
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                   |
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:02.0, Memory: 2865.7M)
cts.report_postcts:
cts.report_postcts:        Checking 'cts' category...
postcts:
postcts:*Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
postcts:*Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:OptSummary:
postcts:
postcts:------------------------------------------------------------------
postcts:     Hold Opt Initial Summary
postcts:------------------------------------------------------------------
postcts:
postcts:Setup views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:Hold views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Setup mode     |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):|  0.007  |  0.007  |  0.081  |
postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postcts:|    Violating Paths:|    0    |    0    |    0    |
postcts:|          All Paths:|   120   |   117   |   103   |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Hold mode      |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):| -0.155  |  0.130  | -0.155  |
postcts:|           TNS (ns):| -5.964  |  0.000  | -5.964  |
postcts:|    Violating Paths:|   45    |    0    |   45    |
postcts:|          All Paths:|   120   |   117   |   103   |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+----------------+-------------------------------+------------------+
postcts:|                |              Real             |       Total      |
postcts:|    DRVs        +------------------+------------+------------------|
postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts:+----------------+------------------+------------+------------------+
postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_tran     |      1 (4)       |   -0.036   |      1 (4)       |
postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts:+----------------+------------------+------------+------------------+
postcts:
postcts:Density: 2.812%
postcts:Routing Overflow: 0.12% H and 0.08% V
postcts:------------------------------------------------------------------
postcts:**INFO: Optimization is fixing the slack violation with the following view based weighting factors
postcts:slack weights for setup views:
postcts:    tt_v1.8_25C_Nominal_25_func: 1.000
postcts:**opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 2845.6M, totSessionCpu=0:01:13 **
postcts:*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:13.5/0:01:16.2 (1.0), mem = 2845.6M
postcts:*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:13.5/0:01:16.2 (1.0), mem = 2845.6M
postcts:
postcts:Footprint cell information for calculating maxBufDist
postcts:*info: There are 7 candidate Buffer cells
postcts:*info: There are 9 candidate Inverter cells
postcts:
postcts:*info: Run opt_design holdfix with 1 thread.
postcts:Info: 7 nets with fixed/cover wires excluded.
postcts:Info: 9 clock nets excluded from IPO operation.
postcts:Info: Done creating the CCOpt slew target map.
postcts:
postcts:*** Starting Core Fixing (fixHold) cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:01:14 mem=2848.7M density=2.816% ***
postcts:
postcts:OptDebug: Start of Hold Fixing (weighted):
postcts:+----------+-----+-----+
postcts:|Path Group|  WNS|  TNS|
postcts:+----------+-----+-----+
postcts:|default   |0.081|0.000|
postcts:|reg2reg   |0.007|0.000|
postcts:|HEPG      |0.007|0.000|
postcts:|All Paths |0.007|0.000|
postcts:+----------+-----+-----+
postcts:
postcts:
postcts:Phase I ......
postcts:Executing transform: LegalResize
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|   0|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2850.0M|
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                        |
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
cts.report_postcts:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
cts.report_postcts:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
cts.report_postcts:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
cts.report_postcts:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
cts.report_postcts:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:01.0, Memory: 2888.1M)
cts.report_postcts:
cts.report_postcts:**INFO: Identified 4 error(s) and 160 warning(s) during 'check_design -type {timing place opt cts}'.
cts.report_postcts:        The details of the error(s) and warning(s) can be found in report 'reports/cts/check.design.tcl'
cts.report_postcts:End: Design checking
postcts:|   1|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
cts.report_postcts:#@ End verbose flow_step report_check_design
postcts:|   2|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:|   3|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:|   4|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:|   5|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:|   6|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:
postcts:OptDebug: After FlopOpt (weighted):
postcts:+----------+-----+-----+
postcts:|Path Group|  WNS|  TNS|
postcts:+----------+-----+-----+
postcts:|default   |0.081|0.000|
postcts:|reg2reg   |0.007|0.000|
postcts:|HEPG      |0.007|0.000|
postcts:|All Paths |0.007|0.000|
postcts:+----------+-----+-----+
postcts:
postcts:HoldOpt setup target adjustment in phase 1 = 0.0
postcts:Executing transform: AddBuffer + LegalResize
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|   0|    -0.155|     -5.96|      45|          0|       0(     0)|    2.82%|   0:00:00.0|  2853.7M|
postcts:|   1|    -0.047|     -0.17|       6|          4|       0(     0)|    2.82%|   0:00:01.0|  2893.5M|
postcts:|   2|    -0.047|     -0.17|       6|          0|       0(     0)|    2.82%|   0:00:00.0|  2894.4M|
postcts:|   3|    -0.047|     -0.17|       6|          0|       0(     0)|    2.82%|   0:00:00.0|  2894.4M|
cts.report_postcts:UM: Running design category ...
postcts:|   4|    -0.022|     -0.06|       3|          3|       0(     0)|    2.83%|   0:00:00.0|  2894.7M|
postcts:|   5|     0.005|      0.00|       0|          2|       1(     0)|    2.83%|   0:00:00.0|  2894.8M|
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:
postcts:*info:    Total 9 cells added for Phase I
postcts:*info:        in which 0 is ripple commits (0.000%)
postcts:*info:    Total 1 instances resized for Phase I
postcts:*info:        in which 0 FF resizing 
postcts:*info:        in which 0 ripple resizing (0.000%)
postcts:
postcts:OptDebug: After Phase I (weighted):
postcts:+----------+-----+-----+
postcts:|Path Group|  WNS|  TNS|
postcts:+----------+-----+-----+
postcts:|default   |0.179|0.000|
postcts:|reg2reg   |0.009|0.000|
postcts:|HEPG      |0.009|0.000|
postcts:|All Paths |0.009|0.000|
postcts:+----------+-----+-----+
postcts:
postcts:OptDebug: End of Hold Fixing (weighted):
postcts:+----------+-----+-----+
postcts:|Path Group|  WNS|  TNS|
postcts:+----------+-----+-----+
postcts:|default   |0.179|0.000|
postcts:|reg2reg   |0.009|0.000|
postcts:|HEPG      |0.009|0.000|
postcts:|All Paths |0.009|0.000|
postcts:+----------+-----+-----+
postcts:
postcts:Bottom Preferred Layer:
postcts:+-------------+------------+----------+
postcts:|    Layer    |    CLK     |   Rule   |
postcts:+-------------+------------+----------+
postcts:| met3 (z=3)  |          9 | default  |
postcts:+-------------+------------+----------+
postcts:Via Pillar Rule:
postcts:    None
postcts:
postcts:*** Finished Core Fixing (fixHold) cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:01:15 mem=2894.8M density=2.832% ***
postcts:
postcts:*info:
postcts:*info: Added a total of 9 cells to fix/reduce hold violation
postcts:*info:
postcts:*info: Summary: 
postcts:*info:            8 cells of type 'CLKBUFX2' used
postcts:*info:            1 cell  of type 'CLKBUFX8' used
postcts:*info:
postcts:*info: Total 1 instances resized
postcts:*info:       in which 0 FF resizing
postcts:*info:
postcts:
postcts:Starting Hold Area Reclaim
postcts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postCTS -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
postcts:Info: 7 nets with fixed/cover wires excluded.
postcts:Info: 9 clock nets excluded from IPO operation.
postcts: holdBufferReclaimMode 1
postcts:Active setup view: tt_v1.8_25C_Nominal_25_func
postcts:Active hold view: tt_v1.8_25C_Nominal_25_func
postcts:Begin: Area Reclaim Optimization
postcts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postcts:*** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:01:15.2/0:01:17.9 (1.0), mem = 2895.2M
postcts:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
postcts:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
postcts:      SynthesisEngine workers will not check out additional licenses.
postcts:Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 2.83
postcts:+---------+---------+--------+--------+------------+--------+
postcts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
postcts:+---------+---------+--------+--------+------------+--------+
postcts:|    2.83%|        -|   0.009|   0.000|   0:00:00.0| 2895.5M|
postcts:|    2.83%|        0|   0.009|   0.000|   0:00:00.0| 2895.7M|
postcts:|    2.83%|        0|   0.009|   0.000|   0:00:00.0| 2895.7M|
postcts:+---------+---------+--------+--------+------------+--------+
postcts:Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 2.83
postcts:Bottom Preferred Layer:
postcts:+-------------+------------+----------+
postcts:|    Layer    |    CLK     |   Rule   |
postcts:+-------------+------------+----------+
postcts:| met3 (z=3)  |          9 | default  |
postcts:+-------------+------------+----------+
postcts:Via Pillar Rule:
postcts:    None
postcts:
postcts:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
postcts:End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
postcts:*** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:15.4/0:01:18.1 (1.0), mem = 2895.7M
postcts:Executing incremental physical updates
postcts:End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2887.92M, totSessionCpu=0:01:15).
postcts:**INFO: total 0 insts unmarked don't touch
postcts:**INFO: total 0 insts, 0 nets unmarked don't touch
postcts:Total 0 insts deleted in Hold Area Reclaim
postcts:Total 0 insts excluded for Hold Area Reclaim [recoveryON]
postcts:Total 18 insts considered for Hold Area Reclaim
postcts:Finished Hold Area Reclaim
postcts:*** Starting place_detail (0:01:15 mem=2886.8M) ***
postcts:Total net bbox length = 1.139e+05 (4.239e+04 7.147e+04) (ext = 2.542e+04)
postcts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
postcts:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2889.1MB
postcts:Summary Report:
postcts:Instances moved: 0 (out of 1021 movable)
postcts:Instances flipped: 0
postcts:Mean displacement: 0.00 um
postcts:Max displacement: 0.00 um 
postcts:Physical-only instances moved: 0 (out of 0 movable physical-only)
postcts:Total net bbox length = 1.139e+05 (4.239e+04 7.147e+04) (ext = 2.542e+04)
postcts:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2889.1MB
postcts:*** Finished place_detail (0:01:16 mem=2889.1M) ***
postcts:*** maximum move = 0.00 um ***
postcts:*** Finished re-routing un-routed nets (2889.4M) ***
postcts:
postcts:*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2889.4M) ***
postcts:
postcts:OptDebug: After refinePlace (weighted):
postcts:+----------+-----+-----+
postcts:|Path Group|  WNS|  TNS|
postcts:+----------+-----+-----+
postcts:|default   |0.179|0.000|
postcts:|reg2reg   |0.009|0.000|
postcts:|HEPG      |0.009|0.000|
postcts:|All Paths |0.009|0.000|
postcts:+----------+-----+-----+
postcts:
postcts:Capturing unweighted ref hold timing for Post CTS hold recovery....
postcts:*** Finish Post CTS Hold Fixing (cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:01:16 mem=2889.4M density=2.832%) ***
postcts:**INFO: total 9 insts, 0 nets marked don't touch
postcts:**INFO: total 9 insts, 0 nets marked don't touch DB property
postcts:**INFO: total 9 insts, 0 nets unmarked don't touch
postcts:*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:01:15.8/0:01:18.5 (1.0), mem = 2876.8M
postcts:*** Steiner Routed Nets: 4.565%; Threshold: 100; Threshold for Hold: 100
postcts:Re-routed 0 nets
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           11.2             11                                      report_check_design
postcts:GigaOpt_HOLD: Recover setup timing after hold fixing
postcts:GigaOpt_HOLD: max_tran 1 => 1, max_cap 0 => 0 (threshold 10) - Skip drv recovery
postcts:GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
postcts:GigaOpt: WNS bump threshold: 0.0188
postcts:GigaOpt: Skipping postEco optimization
postcts:GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
postcts:GigaOpt: Skipping nonLegal postEco optimization
postcts:
postcts:Active setup views:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:  Dominating endpoints: 0
postcts:  Dominating TNS: -0.000
postcts:
postcts:OPTC: user 20.0 (reset)
postcts:OPTC: user 20.0
postcts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
postcts:Type 'man IMPPTN-1250' for more detail.
postcts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
postcts:Type 'man IMPPTN-1250' for more detail.
postcts:[NR-eGR] Read 1161 nets ( ignored 7 )
postcts:[NR-eGR] There are 2 clock nets ( 2 with NDR ).
postcts:[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
postcts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
postcts:[NR-eGR] Layer group 2: route 1152 net(s) in layer range [1, 5]
postcts:[NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.09% V. EstWL: 1.405282e+05um
postcts:[NR-eGR] Overflow after Early Global Route 0.19% H + 0.10% V
postcts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.57 sec, Curr Mem: 2.70 MB )
postcts:[NR-eGR] Finished Early Global Route ( CPU: 0.41 sec, Real: 0.58 sec, Curr Mem: 2.69 MB )
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] |            |   max hotspot | total hotspot |
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] | normalized |          1.57 |          1.84 |
postcts:[hotspot] +------------+---------------+---------------+
postcts:Local HotSpot Analysis: normalized max congestion hotspot area = 1.57, normalized total congestion hotspot area = 1.84 (area is in unit of 4 std-cell row bins)
postcts:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:[hotspot] |  1  |   166.52   597.08   232.76   663.32 |        1.84   |             NA                |
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:[hotspot] Hotspot report including placement blocked areas
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] |            |   max hotspot | total hotspot |
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] | normalized |          1.84 |          2.10 |
postcts:[hotspot] +------------+---------------+---------------+
postcts:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
postcts:[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:[hotspot] |  1  |   166.52   597.08   232.76   663.32 |        2.10   |             NA                |
postcts:[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
postcts:Reported timing to dir debug
postcts:**opt_design ... cpu = 0:00:09, real = 0:00:10, mem = 2828.1M, totSessionCpu=0:01:17 **
postcts:Starting delay calculation for Hold views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: top_lvl
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2860.41)
postcts:Total number of fetched objects 1463
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2885.35 CPU=0:00:00.3 REAL=0:00:01.0)
postcts:End delay calculation (fullDC). (MEM=2885.35 CPU=0:00:00.4 REAL=0:00:01.0)
postcts:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:18 mem=2885.3M)
postcts:Starting delay calculation for Setup views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: top_lvl
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2866.01)
postcts:Total number of fetched objects 1463
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2888.43 CPU=0:00:00.3 REAL=0:00:01.0)
postcts:End delay calculation (fullDC). (MEM=2888.43 CPU=0:00:00.4 REAL=0:00:01.0)
postcts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:19 mem=2888.4M)
postcts:
postcts:OptSummary:
postcts:
postcts:------------------------------------------------------------------
postcts:     opt_design Final Summary
postcts:------------------------------------------------------------------
postcts:
postcts:Setup views included:
postcts: tt_v1.8_25C_Nominal_25_func 
postcts:Hold views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Setup mode     |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):|  0.009  |  0.009  |  0.179  |
postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postcts:|    Violating Paths:|    0    |    0    |    0    |
postcts:|          All Paths:|   120   |   117   |   103   |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Hold mode      |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):| -0.006  |  0.130  | -0.006  |
postcts:|           TNS (ns):| -0.006  |  0.000  | -0.006  |
postcts:|    Violating Paths:|    1    |    0    |    1    |
postcts:|          All Paths:|   120   |   117   |   103   |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+----------------+-------------------------------+------------------+
postcts:|                |              Real             |       Total      |
postcts:|    DRVs        +------------------+------------+------------------|
postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts:+----------------+------------------+------------+------------------+
postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_tran     |      1 (4)       |   -0.036   |      1 (4)       |
postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts:+----------------+------------------+------------+------------------+
postcts:
postcts:Density: 2.829%
postcts:Routing Overflow: 0.19% H and 0.10% V
postcts:------------------------------------------------------------------
postcts:Begin: Collecting metrics
cts.report_postcts:#@ Begin verbose flow_step report_area_innovus
cts.report_postcts:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
cts.report_postcts:Start to collect the design information.
cts.report_postcts:Build netlist information for Cell top_lvl.
cts.report_postcts:Finished collecting the design information.
cts.report_postcts:Generating macro cells used in the design report.
cts.report_postcts:Generating standard cells used in the design report.
cts.report_postcts:Analyze library ... 
cts.report_postcts:Analyze netlist ... 
cts.report_postcts:Generate no-driven nets information report.
cts.report_postcts:Analyze timing ... 
cts.report_postcts:Analyze floorplan/placement ... 
cts.report_postcts:Analysis Routing ...
cts.report_postcts:Report saved in file reports/cts/qor.rpt
cts.report_postcts:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
cts.report_postcts:#@ End verbose flow_step report_area_innovus
cts.report_postcts:UM: Running design category ...
postcts: ---------------------------------------------------------------------------------------------------------------------------------- 
postcts:| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
postcts:|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
postcts:|-----------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
postcts:| initial_summary |     0.007 |    0.007 |           |        0 |        2.81 |      |       | 0:00:04  |        2846 |    1 |   0 |
postcts:| hold_fixing     |     0.009 |    0.009 |         0 |        0 |        2.83 |      |       | 0:00:02  |        2877 |      |     |
postcts:| global_route    |           |          |           |          |             |      |       | 0:00:00  |        2877 |      |     |
postcts:| final_summary   |     0.009 |    0.009 |           |        0 |        2.83 | 1.84 |  2.10 | 0:00:06  |        2878 |    1 |   0 |
postcts: ---------------------------------------------------------------------------------------------------------------------------------- 
postcts:End: Collecting metrics
postcts:**opt_design ... cpu = 0:00:12, real = 0:00:15, mem = 2877.8M, totSessionCpu=0:01:20 **
postcts:*** Finished opt_design ***
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   final
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   opt_design_postcts_hold
postcts:Info: Summary of CRR changes:
postcts:      - Timing transform commits:       0
postcts:Info: Destroy the CCOpt slew target map.
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPPTN-1250          2  Pin placement has been enabled on metal ...
postcts:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
postcts:*** Message Summary: 3 warning(s), 0 error(s)
postcts:
postcts:*** opt_design #1 [finish] () : cpu/real = 0:00:12.2/0:00:15.2 (0.8), totSession cpu/real = 0:01:20.1/0:01:25.6 (0.9), mem = 2878.6M
postcts:#@ End verbose flow_step implementation.postcts.run_opt_postcts_hold
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.08              7                                      report_area_innovus
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:          18.88             21          0.000 ns          0.009 ns  run_opt_postcts_hold
cts.report_postcts:#@ Begin verbose flow_step report_early_summary_innovus
cts.report_postcts:@flow 2: #- Update the timer for hold and write reports
cts.report_postcts:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
cts.report_postcts:*** time_design #1 [begin] () : totSession cpu/real = 0:01:27.8/0:01:31.0 (1.0), mem = 2992.6M
cts.report_postcts:Saving timing graph ...
cts.report_postcts:Done save timing graph
cts.report_postcts:Starting delay calculation for Hold views
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: top_lvl
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=3003.78)
cts.report_postcts:Total number of fetched objects 1454
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=3028.06 CPU=0:00:00.3 REAL=0:00:00.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=3028.06 CPU=0:00:00.4 REAL=0:00:00.0)
cts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:29 mem=3028.1M)
postcts:#@ Begin verbose flow_step implementation.postcts.block_finish
postcts:@flow 2: apply {{} {
postcts:    #- Make sure flow_report_name is reset from any reports executed during the flow
postcts:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
postcts:    #- Set DB for handoff to Innovus
postcts:    if {[is_flow -inside flow:syn_opt]} {
postcts:      set_db flow_write_db_common true
postcts:    }
postcts:  
postcts:    #- Set value for SPEF output file generation
postcts:    if {[get_db flow_branch] ne ""} {
postcts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postcts:    } else {
postcts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postcts:    }
postcts:    set_db flow_spef_directory $out_dir
postcts:  
postcts:    #- Store non-default root attributes to metrics
postcts:    catch {report_obj -tcl} flow_root_config
postcts:    if {[dict exists $flow_root_config root:/]} {
postcts:      set flow_root_config [dict get $flow_root_config root:/]
postcts:    } elseif {[dict exists $flow_root_config root:]} {
postcts:      set flow_root_config [dict get $flow_root_config root:]
postcts:    } else {
postcts:    }
postcts:    foreach key [dict keys $flow_root_config] {
postcts:      if {[string length [dict get $flow_root_config $key]] > 200} {
postcts:        dict set flow_root_config $key "\[long value truncated\]"
postcts:      }
postcts:    }
postcts:    set_metric -name flow.root_config -value $flow_root_config
postcts:  }}
postcts:#@ End verbose flow_step implementation.postcts.block_finish
cts.report_postcts:Restoring timing graph ...
cts.report_postcts:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
cts.report_postcts:Done restore timing graph
cts.report_postcts:
cts.report_postcts:OptSummary:
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:         time_design Summary
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Hold views included:
cts.report_postcts: tt_v1.8_25C_Nominal_25_func 
cts.report_postcts:
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|     Hold mode      |   all   | reg2reg | default |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|           WNS (ns):| -0.155  |  0.130  | -0.155  |
cts.report_postcts:|           TNS (ns):| -5.964  |  0.000  | -5.964  |
cts.report_postcts:|    Violating Paths:|   45    |    0    |   45    |
cts.report_postcts:|          All Paths:|   120   |   117   |   103   |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|tt_v1.8_25C_Nominal_25_func
cts.report_postcts:|                    | -0.155  |  0.130  | -0.155  |
cts.report_postcts:|                    | -5.964  |  0.000  | -5.964  |
cts.report_postcts:|                    |   45    |    0    |   45    |
cts.report_postcts:|                    |   120   |   117   |   103   |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:
cts.report_postcts:Density: 2.812%
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:Reported timing to dir debug
cts.report_postcts:Total CPU time: 2.34 sec
cts.report_postcts:Total Real time: 3.0 sec
cts.report_postcts:Total Memory Usage: 2990.128906 Mbytes
cts.report_postcts:*** time_design #1 [finish] () : cpu/real = 0:00:02.3/0:00:02.9 (0.8), totSession cpu/real = 0:01:30.2/0:01:33.9 (1.0), mem = 2990.1M
cts.report_postcts:@flow 5: #- Reports that describe timing health
cts.report_postcts:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: top_lvl
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2963.58)
cts.report_postcts:Total number of fetched objects 1454
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=2987.38 CPU=0:00:00.3 REAL=0:00:01.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=2987.38 CPU=0:00:00.4 REAL=0:00:01.0)
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           6.88              7                                      block_finish
cts.report_postcts:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts:#% Begin save design ... (date=10/10 16:15:25, mem=2892.0M)
cts.report_postcts:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts:% Begin Save ccopt configuration ... (date=10/10 16:15:25, mem=2892.0M)
cts.report_postcts:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
cts.report_postcts:@@flow 10: set_metric -name timing.hold.type -value gba
cts.report_postcts:#@ End verbose flow_step report_early_summary_innovus
postcts:% End Save ccopt configuration ... (date=10/10 16:15:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2892.5M, current mem=2892.5M)
postcts:% Begin Save netlist data ... (date=10/10 16:15:25, mem=2892.5M)
postcts:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.v.bin in single-threaded mode...
postcts:% End Save netlist data ... (date=10/10 16:15:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2892.5M, current mem=2892.5M)
postcts:Saving symbol-table file ...
postcts:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.congmap.gz ...
postcts:% Begin Save AAE data ... (date=10/10 16:15:25, mem=2893.1M)
postcts:Saving AAE Data ...
postcts:% End Save AAE data ... (date=10/10 16:15:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=2953.6M, current mem=2895.6M)
postcts:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/gui.pref.tcl ...
cts.report_postcts:UM: Running hold category ...
postcts:Saving mode setting ...
postcts:Saving root attributes to be loaded post write_db ...
postcts:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
postcts:Saving global file ...
postcts:Saving root attributes to be loaded previous write_db ...
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:          10.57             10                                      report_early_summary_innovus
postcts:% Begin Save floorplan data ... (date=10/10 16:15:27, mem=2893.1M)
postcts:Saving floorplan file ...
postcts:Convert 0 swires and 0 svias from compressed groups
postcts:% End Save floorplan data ... (date=10/10 16:15:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2893.8M, current mem=2893.8M)
postcts:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025)
postcts:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2893.8M) ***
postcts:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.bbox.lef
postcts:Saving Drc markers ...
postcts:... 404 markers are saved ...
postcts:... 0 geometry drc markers are saved ...
postcts:... 0 antenna drc markers are saved ...
postcts:% Begin Save placement data ... (date=10/10 16:15:28, mem=2893.8M)
postcts:** Saving stdCellPlacement_binary (version# 2) ...
postcts:Save Adaptive View Pruning View Names to Binary file
postcts:% End Save placement data ... (date=10/10 16:15:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2894.3M, current mem=2894.3M)
postcts:% Begin Save routing data ... (date=10/10 16:15:28, mem=2894.3M)
postcts:Saving route file ...
postcts:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2895.4M) ***
postcts:% End Save routing data ... (date=10/10 16:15:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2894.6M, current mem=2894.6M)
postcts:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.prop
postcts:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2899.5M) ***
postcts:#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.apa ...
postcts:Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.congmap.gz ...
postcts:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.techData.gz' ...
postcts:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/extraction/' ...
postcts:% Begin Save power constraints data ... (date=10/10 16:15:29, mem=2898.6M)
postcts:% End Save power constraints data ... (date=10/10 16:15:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2898.6M, current mem=2898.6M)
postcts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postcts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postcts:Generated self-contained design postcts.enc_2
postcts:#% End save design ... (date=10/10 16:15:30, total cpu=0:00:03.5, real=0:00:05.0, peak res=2953.6M, current mem=2909.7M)
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
postcts:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
postcts:*** Message Summary: 3 warning(s), 0 error(s)
postcts:
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   write_db
cts.report_postcts:#@ Begin verbose flow_step report_early_paths
cts.report_postcts:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
cts.report_postcts:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
cts.report_postcts:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
cts.report_postcts:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
cts.report_postcts:@flow 6: if {![get_feature report_pba]} {
cts.report_postcts:@flow 7:
cts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
cts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
cts.report_postcts:@flow 12: }
cts.report_postcts:#@ End verbose flow_step report_early_paths
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           6.99              6                                      report_early_paths
postcts:#@ Begin verbose flow_step implementation.postcts.write_output_screenshot
postcts:@flow 2: set inputstring [get_db flow_starting_db]
postcts:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
postcts:@flow 4: set filename [file tail $stepname]
postcts:@flow 5: set rootname [file rootname $filename]
postcts:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
postcts:@flow 7: # Define the directory name
postcts:@flow 8: set dirName "output/screenshots"
postcts:@flow 10: # Check if the directory exists
postcts:@flow 11: if {![file exists $dirName]} {...
postcts:@flow 15: } else {
postcts:@flow 16: puts "Directory '$dirName' already exists."
postcts:Directory 'output/screenshots' already exists.
postcts:@flow 17: }
postcts:@@flow 18: write_to_gif $outfile
postcts:#@ End verbose flow_step implementation.postcts.write_output_screenshot
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           6.77              6                                      write_output_screenshot
cts.report_postcts:#@ Begin verbose flow_step report_late_summary_innovus
cts.report_postcts:@flow 2: #- Update the timer for setup and write reports
cts.report_postcts:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
cts.report_postcts:*** time_design #2 [begin] () : totSession cpu/real = 0:01:45.2/0:01:49.3 (1.0), mem = 3029.3M
cts.report_postcts:Starting delay calculation for Setup views
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: top_lvl
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=3002.34)
cts.report_postcts:Total number of fetched objects 1454
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=3023.6 CPU=0:00:00.3 REAL=0:00:00.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=3023.6 CPU=0:00:00.4 REAL=0:00:00.0)
cts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:46 mem=3025.1M)
cts.report_postcts:
cts.report_postcts:OptSummary:
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:         time_design Summary
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Setup views included:
cts.report_postcts: tt_v1.8_25C_Nominal_25_func 
cts.report_postcts:
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|     Setup mode     |   all   | reg2reg | default |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|           WNS (ns):|  0.007  |  0.007  |  0.081  |
cts.report_postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
cts.report_postcts:|    Violating Paths:|    0    |    0    |    0    |
cts.report_postcts:|          All Paths:|   120   |   117   |   103   |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|tt_v1.8_25C_Nominal_25_func
cts.report_postcts:|                    |  0.007  |  0.007  |  0.081  |
cts.report_postcts:|                    |  0.000  |  0.000  |  0.000  |
cts.report_postcts:|                    |    0    |    0    |    0    |
cts.report_postcts:|                    |   120   |   117   |   103   |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:
cts.report_postcts:+----------------+-------------------------------+------------------+
cts.report_postcts:|                |              Real             |       Total      |
cts.report_postcts:|    DRVs        +------------------+------------+------------------|
cts.report_postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts.report_postcts:+----------------+------------------+------------+------------------+
cts.report_postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts.report_postcts:|   max_tran     |      1 (4)       |   -0.036   |      1 (4)       |
cts.report_postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts.report_postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts.report_postcts:+----------------+------------------+------------+------------------+
cts.report_postcts:
cts.report_postcts:Density: 2.812%
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:Reported timing to dir debug
cts.report_postcts:Total CPU time: 1.4 sec
cts.report_postcts:Total Real time: 3.0 sec
cts.report_postcts:Total Memory Usage: 3001.359375 Mbytes
cts.report_postcts:*** time_design #2 [finish] () : cpu/real = 0:00:01.4/0:00:02.7 (0.5), totSession cpu/real = 0:01:46.7/0:01:52.0 (1.0), mem = 3001.4M
cts.report_postcts:@flow 5: #- Reports that describe timing health
cts.report_postcts:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
cts.report_postcts:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
cts.report_postcts:@@flow 10: set_metric -name timing.setup.type -value gba
cts.report_postcts:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
cts.report_postcts:#@ End verbose flow_step report_late_summary_innovus
cts.report_postcts:UM: Running setup category ...
cts.report_postcts:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postcts:#@ Begin verbose flow_step implementation.postcts.schedule_postcts_report_postcts
postcts:@@flow 2: schedule_flow -flow report_postcts -include_in_metrics
postcts:#@ End verbose flow_step implementation.postcts.schedule_postcts_report_postcts
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           8.64              9          0.000 ns          0.007 ns  report_late_summary_innovus
cts.report_postcts:#@ Begin verbose flow_step report_late_paths
cts.report_postcts:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
cts.report_postcts:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
cts.report_postcts:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
cts.report_postcts:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
cts.report_postcts:@flow 6: if {![get_feature report_pba]} {
cts.report_postcts:@flow 7:
cts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
cts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
cts.report_postcts:@flow 12: }
cts.report_postcts:#@ End verbose flow_step report_late_paths
postcts:
postcts:Program version = 25.11-s102_1
postcts:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postcts:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
postcts:Starting time = Oct 10, 2025 16:14:38
postcts:Ending time = Oct 10, 2025 16:15:49
postcts:
postcts:Run Flow Summary
postcts:---------------------
postcts:
postcts:Steps run:  implementation.postcts.block_start implementation.postcts.init_innovus.init_innovus_yaml implementation.postcts.init_innovus.init_innovus_user implementation.postcts.run_opt_postcts_hold implementation.postcts.block_finish implementation.postcts.write_output_screenshot implementation.postcts.schedule_postcts_report_postcts
postcts:
postcts:Step status:
postcts:     implementation.postcts.block_start                             success
postcts:     implementation.postcts.init_innovus.init_innovus_yaml          success
postcts:     implementation.postcts.init_innovus.init_innovus_user          success
postcts:     implementation.postcts.run_opt_postcts_hold                    success
postcts:     implementation.postcts.block_finish                            success
postcts:     implementation.postcts.write_output_screenshot                 success
postcts:     implementation.postcts.schedule_postcts_report_postcts         success
postcts:
postcts: ---------------------------------------------------------------------------------------------------- 
postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
postcts:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
postcts:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
postcts:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
postcts:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
postcts:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
postcts:| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
postcts:| postcts     | 0:01:34          | 0:01:38           |                     0 |                 0.009 |
postcts: ---------------------------------------------------------------------------------------------------- 
postcts:*** Message Summary: 154 warning(s), 4 error(s)
postcts:
postcts:
postcts:*** Memory Usage v#1 (Current mem = 3190.902M, initial mem = 918.336M) ***
postcts:--- Ending "Innovus" (totcpu=0:01:52, real=0:02:02, mem=3190.9M) ---
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:            6.9              6                                      report_late_paths
postcts:
cts.report_postcts:#@ Begin verbose flow_step report_clock_timing
cts.report_postcts:@flow 2: #- Reports that check clock implementation
cts.report_postcts:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
cts.report_postcts:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
cts.report_postcts:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
cts.report_postcts:#@ End verbose flow_step report_clock_timing
cts.report_postcts:UM: Running clock category ...
cts.report_postcts:Updating ideal nets and annotations...
cts.report_postcts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts.report_postcts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:No differences between SDC and CTS ideal net status found.
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:
cts.report_postcts:Clock DAG stats:
cts.report_postcts:================
cts.report_postcts:
cts.report_postcts:---------------------------------------------------------
cts.report_postcts:Cell type                 Count    Area       Capacitance
cts.report_postcts:---------------------------------------------------------
cts.report_postcts:Buffers                     6      125.690       0.033
cts.report_postcts:Inverters                   2       34.279       0.042
cts.report_postcts:Integrated Clock Gates      0        0.000       0.000
cts.report_postcts:Discrete Clock Gates        0        0.000       0.000
cts.report_postcts:Clock Logic                 0        0.000       0.000
cts.report_postcts:All                         8      159.970       0.076
cts.report_postcts:---------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock DAG miscellaneous counts:
cts.report_postcts:===============================
cts.report_postcts:
cts.report_postcts:------------------------------
cts.report_postcts:Type                     Count
cts.report_postcts:------------------------------
cts.report_postcts:Roots                      1
cts.report_postcts:Preserved Ports            0
cts.report_postcts:Multiple Clock Inputs      0
cts.report_postcts:------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG sink counts:
cts.report_postcts:======================
cts.report_postcts:
cts.report_postcts:-------------------------
cts.report_postcts:Sink type           Count
cts.report_postcts:-------------------------
cts.report_postcts:Regular              90
cts.report_postcts:Enable Latch          0
cts.report_postcts:Load Capacitance      0
cts.report_postcts:Antenna Diode         0
cts.report_postcts:Node Sink             0
cts.report_postcts:Port                  0
cts.report_postcts:Total                90
cts.report_postcts:-------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG wire lengths:
cts.report_postcts:=======================
cts.report_postcts:
cts.report_postcts:--------------------
cts.report_postcts:Type     Wire Length
cts.report_postcts:--------------------
cts.report_postcts:Top          0.000
cts.report_postcts:Trunk     1342.660
cts.report_postcts:Leaf      2424.595
cts.report_postcts:Total     3767.255
cts.report_postcts:--------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG hp wire lengths:
cts.report_postcts:==========================
cts.report_postcts:
cts.report_postcts:-----------------------
cts.report_postcts:Type     hp Wire Length
cts.report_postcts:-----------------------
cts.report_postcts:Top            0.000
cts.report_postcts:Trunk       1334.920
cts.report_postcts:Leaf        1876.800
cts.report_postcts:Total       3211.720
cts.report_postcts:-----------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG capacitances:
cts.report_postcts:=======================
cts.report_postcts:
cts.report_postcts:--------------------------------
cts.report_postcts:Type     Gate     Wire     Total
cts.report_postcts:--------------------------------
cts.report_postcts:Top      0.000    0.000    0.000
cts.report_postcts:Trunk    0.109    0.196    0.306
cts.report_postcts:Leaf     0.190    0.443    0.633
cts.report_postcts:Total    0.300    0.639    0.939
cts.report_postcts:--------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG sink capacitances:
cts.report_postcts:============================
cts.report_postcts:
cts.report_postcts:-----------------------------------------------
cts.report_postcts:Total    Average    Std. Dev.    Min      Max
cts.report_postcts:-----------------------------------------------
cts.report_postcts:0.190     0.002       0.001      0.002    0.007
cts.report_postcts:-----------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG net violations:
cts.report_postcts:=========================
cts.report_postcts:
cts.report_postcts:None
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG primary half-corner transition distribution:
cts.report_postcts:======================================================
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Trunk       0.600       4       0.047       0.042      0.011    0.108    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
cts.report_postcts:Leaf        0.150       4       0.114       0.031      0.085    0.140    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
cts.report_postcts:Leaf        0.500       1       0.191       0.000      0.191    0.191    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG library cell distribution:
cts.report_postcts:====================================
cts.report_postcts:
cts.report_postcts:-------------------------------------------
cts.report_postcts:Name        Type        Inst     Inst Area 
cts.report_postcts:                        Count    (um^2)
cts.report_postcts:-------------------------------------------
cts.report_postcts:CLKBUFX8    buffer        6       125.690
cts.report_postcts:CLKINVX8    inverter      2        34.279
cts.report_postcts:-------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
cts.report_postcts:
cts.report_postcts:Clock Tree Summary:
cts.report_postcts:===================
cts.report_postcts:
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
cts.report_postcts:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
cts.report_postcts:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
cts.report_postcts:                                                                (Ohms)                                
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock    0     6     2      0       5        41    815.06    1476.59     159.970   0.639  0.300  clk
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock Sink Summary:
cts.report_postcts:===================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
cts.report_postcts:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
cts.report_postcts:                                                                                                          Pins    Sinks   Sinks       
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock       0             0             0            0           0          0        86        0       4       0         0         0
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Summary across all clock trees:
cts.report_postcts:===============================
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
cts.report_postcts:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
cts.report_postcts:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
cts.report_postcts:                                                                        (Ohms)                         
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:  0     6     2      0       5         2        41      18     815.060    147.659     159.970   0.639  0.300
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock Sink Summary across all clock trees:
cts.report_postcts:==========================================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
cts.report_postcts:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
cts.report_postcts:                                                                                              Pins    Sinks   Sinks       
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:     0             0             0            0           0          0        86        0       4       0         0         0
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Physical metrics across all clock trees:
cts.report_postcts:========================================
cts.report_postcts:
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:Metric                               Minimum  Average  Maximum  Std.dev
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:Source-sink routed net length (um)    3.220   347.398  815.060  268.673
cts.report_postcts:Source-sink manhattan distance (um)   3.220   336.924  815.120  260.061
cts.report_postcts:Source-sink resistance (Ohm)         18.018    77.784  147.659   40.414
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
cts.report_postcts:=========================================================================
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Trunk       0.600       4       0.047       0.042      0.011    0.108    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
cts.report_postcts:Leaf        0.150       4       0.114       0.031      0.085    0.140    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
cts.report_postcts:Leaf        0.500       1       0.191       0.000      0.191    0.191    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Count of violations across all clock trees:
cts.report_postcts:===========================================
cts.report_postcts:
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
cts.report_postcts:Name        violations         violations        violations    violations    violations
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:core_clock          0                 0               0             0            0
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:Total               0                 0               0             0            0
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
cts.report_postcts:
cts.report_postcts:Found a total of 0 clock tree pins with max capacitance violations.
cts.report_postcts:Found a total of 0 clock tree nets with max resistance violations.
cts.report_postcts:Found a total of 0 clock tree nets with max length violations.
cts.report_postcts:Found a total of 0 clock tree nets with max fanout violations.
cts.report_postcts:Found a total of 0 clock tree pins with a slew violation.
cts.report_postcts:
cts.report_postcts:Clock Timing Summary:
cts.report_postcts:=====================
cts.report_postcts:
cts.report_postcts:Target and measured clock slews (in ns):
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
cts.report_postcts:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.206          0.127         0.103          0.067      ignored          -      ignored          -
cts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.213          0.131         0.108          0.069      explicit      100.000   explicit      100.000
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:* - indicates that target was not met.
cts.report_postcts:
cts.report_postcts:auto extracted - target was extracted from SDC.
cts.report_postcts:auto computed - target was computed when balancing trees.
cts.report_postcts:
cts.report_postcts:Total Transition Slacks Summary:
cts.report_postcts:================================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
cts.report_postcts:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts: 0.000        0.000        -2.668        -0.455       0.000       0.000       0.000       0.000
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
cts.report_postcts:
cts.report_postcts:Top Underslews:
cts.report_postcts:
cts.report_postcts:-------------------------------------
cts.report_postcts:Driving node           Underslew (ns)
cts.report_postcts:-------------------------------------
cts.report_postcts:core_clock                 -0.589
cts.report_postcts:cts_FE_USKC43_CTS_2        -0.572
cts.report_postcts:CTS_ccl_a_buf_00002        -0.560
cts.report_postcts:CTS_ccl_buf_00006          -0.492
cts.report_postcts:CTS_ccl_a_buf_00005        -0.309
cts.report_postcts:CTS_ccl_a_buf_00004        -0.066
cts.report_postcts:cts_FE_USKC44_CTS_2        -0.060
cts.report_postcts:CTS_ccl_a_buf_00001        -0.010
cts.report_postcts:CTS_ccl_a_buf_00003        -0.010
cts.report_postcts:-------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           6.84              6                                      report_clock_timing
cts.report_postcts:#@ Begin verbose flow_step report_power_innovus
cts.report_postcts:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
cts.report_postcts:
cts.report_postcts:Power Net Detected:
cts.report_postcts:        Voltage	    Name
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:Using Power View tt_v1.8_25C_Nominal_25_func
cts.report_postcts:.
cts.report_postcts:
cts.report_postcts:Begin Power Analysis
cts.report_postcts:
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:
cts.report_postcts:Begin Processing Timing Library for Power Calculation
cts.report_postcts:
cts.report_postcts:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3044.62MB/6067.56MB/3044.62MB)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Begin Processing Power Net/Grid for Power Calculation
cts.report_postcts:
cts.report_postcts:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3044.62MB/6067.56MB/3044.62MB)
cts.report_postcts:
cts.report_postcts:Begin Processing Timing Window Data for Power Calculation
cts.report_postcts:
cts.report_postcts:core_clock(769.231MHz) CK: assigning clock core_clock to net clk
cts.report_postcts:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3044.69MB/6067.56MB/3044.69MB)
cts.report_postcts:
cts.report_postcts:Begin Processing User Attributes
cts.report_postcts:
cts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3044.69MB/6067.56MB/3044.69MB)
cts.report_postcts:
cts.report_postcts:Begin Processing Signal Activity
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Starting Levelizing
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 10%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 20%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 30%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 40%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 50%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 60%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 70%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 80%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 90%
cts.report_postcts:
cts.report_postcts:Finished Levelizing
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts:
cts.report_postcts:Starting Activity Propagation
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
cts.report_postcts:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
cts.report_postcts:
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 10%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 20%
cts.report_postcts:
cts.report_postcts:Finished Activity Propagation
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3044.69MB/6067.56MB/3044.69MB)
cts.report_postcts:
cts.report_postcts:Begin Power Computation
cts.report_postcts:
cts.report_postcts:      ----------------------------------------------------------
cts.report_postcts:      # of cell(s) missing both power/leakage table: 0
cts.report_postcts:      # of cell(s) missing power table: 1
cts.report_postcts:      # of cell(s) missing leakage table: 0
cts.report_postcts:      ----------------------------------------------------------
cts.report_postcts:CellName                                  Missing Table(s)
cts.report_postcts:TIEHI                                     internal power, 
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Starting Calculating power
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts: ... Calculating switching power
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 10%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 20%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 30%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 40%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 50%
cts.report_postcts: ... Calculating internal and leakage power
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 60%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 70%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 80%
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT): 90%
cts.report_postcts:
cts.report_postcts:Finished Calculating power
cts.report_postcts:2025-Oct-10 16:16:03 (2025-Oct-10 20:16:03 GMT)
cts.report_postcts:      # of MSMV cell(s) missing power_level: 0
cts.report_postcts:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3045.70MB/6067.56MB/3045.70MB)
cts.report_postcts:
cts.report_postcts:Begin Processing User Attributes
cts.report_postcts:
cts.report_postcts:Begin Processing set_power
cts.report_postcts:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3045.70MB/6067.56MB/3045.70MB)
cts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3045.70MB/6067.56MB/3045.70MB)
cts.report_postcts:
cts.report_postcts:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3045.70MB/6067.56MB/3045.70MB)
cts.report_postcts:
cts.report_postcts:Begin Boundary Leakage Calculation
cts.report_postcts:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3045.83MB/6067.56MB/3045.83MB)
cts.report_postcts:Begin Static Power Report Generation
cts.report_postcts:*
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Total Power
cts.report_postcts:-----------------------------------------------------------------------------------------
cts.report_postcts:Total Internal Power:       92.55371402 	   90.2243%
cts.report_postcts:Total Switching Power:       9.99182734 	    9.7403%
cts.report_postcts:Total Leakage Power:         0.03628319 	    0.0354%
cts.report_postcts:Total Power:               102.58182454
cts.report_postcts:-----------------------------------------------------------------------------------------
cts.report_postcts:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
cts.report_postcts:
cts.report_postcts:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3046.25MB/6067.56MB/3046.25MB)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Output file is reports/cts/power.all.rpt
cts.report_postcts:#@ End verbose flow_step report_power_innovus
cts.report_postcts:UM: Running power category ...
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.08              7                                      report_power_innovus
cts.report_postcts:#@ Begin verbose flow_step report_finish
cts.report_postcts:#@ End verbose flow_step report_finish
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           6.76              7                                      report_finish
cts.report_postcts:
cts.report_postcts:Program version = 25.11-s102_1
cts.report_postcts:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
cts.report_postcts:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
cts.report_postcts:Starting time = Oct 10, 2025 16:14:39
cts.report_postcts:Ending time = Oct 10, 2025 16:16:17
cts.report_postcts:
cts.report_postcts:Run Flow Summary
cts.report_postcts:---------------------
cts.report_postcts:
cts.report_postcts:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_finish
cts.report_postcts:
cts.report_postcts:Step status:
cts.report_postcts:     report_start                           success
cts.report_postcts:     init_innovus.init_innovus_yaml         success
cts.report_postcts:     init_innovus.init_innovus_user         success
cts.report_postcts:     report_check_design                    success
cts.report_postcts:     report_area_innovus                    success
cts.report_postcts:     report_early_summary_innovus           success
cts.report_postcts:     report_early_paths                     success
cts.report_postcts:     report_late_summary_innovus            success
cts.report_postcts:     report_late_paths                      success
cts.report_postcts:     report_clock_timing                    success
cts.report_postcts:     report_power_innovus                   success
cts.report_postcts:     report_finish                          success
cts.report_postcts:
cts.report_postcts: ---------------------------------------------------------------------------------------------------- 
cts.report_postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
cts.report_postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
cts.report_postcts:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
cts.report_postcts:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
cts.report_postcts:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
cts.report_postcts:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
cts.report_postcts:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
cts.report_postcts:| cts         | 0:04:17          | 0:05:13           |                     0 |                 0.007 |
cts.report_postcts: ---------------------------------------------------------------------------------------------------- 
cts.report_postcts:*** Message Summary: 312 warning(s), 10 error(s)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 3020.508M, initial mem = 945.324M) ***
cts.report_postcts:--- Ending "Innovus" (totcpu=0:02:22, real=0:02:30, mem=3020.5M) ---
cts.report_postcts:
  flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts returned successfully

Starting scheduled flows at 10-10 16:16:28...
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
Waiting for flows to return... (3 running)
  report_postcts @ innovus: report_start -> report_finish
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
postcts.report_postcts:
postcts.report_postcts:Cadence Innovus(TM) Implementation System.
postcts.report_postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postcts.report_postcts:
postcts.report_postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
route:
route:Cadence Innovus(TM) Implementation System.
route:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
route:
route:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postcts.report_postcts:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts.report_postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 0ea2f535-163d-4b0b-b8e0-2f9dba70215b previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts.report_postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 4 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postcts.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 4} include_in_metrics 1 parent_uuid 0ea2f535-163d-4b0b-b8e0-2f9dba70215b after {} defer 0 child_of {flow:flow_current flow:implementation flow:postcts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}} child_of {flow:flow_current flow:implementation flow:postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts.report_postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postcts.report_postcts:Date:		Fri Oct 10 16:16:29 2025
route:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
route:Date:		Fri Oct 10 16:16:29 2025
postcts.report_postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postcts.report_postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postcts.report_postcts:
postcts.report_postcts:License:
postcts.report_postcts:		[16:16:29.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postcts.report_postcts:
postcts.report_postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
route:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
route:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
route:
route:License:
route:		[16:16:29.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
route:
postcts.report_postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
route:		invs	Innovus Implementation System	25.1	checkout succeeded
route:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postcts.report_postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postcts.report_postcts:Type 'man IMPOAX-124' for more detail.
route:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
route:Type 'man IMPOAX-124' for more detail.
postcts.report_postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
route:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postcts.report_postcts:Type 'man IMPOAX-332' for more detail.
postcts.report_postcts:INFO: OA features are disabled in this session.
route:Type 'man IMPOAX-332' for more detail.
route:INFO: OA features are disabled in this session.
route:
route:
postcts.report_postcts:
postcts.report_postcts:
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/cts.report_postcts.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
route:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F.
route:
postcts.report_postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062411_28bbcc99-6285-4de2-ac3a-76ac837f0ca8_ece-rschsrv.ece.gatech.edu_dkhalil8_rXXX2d.
postcts.report_postcts:
route:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
route:[INFO] Loading Pegasus 24.13 fill procedures
route:Info: Process UID = 3062334 / 6e30c19e-4ae9-4148-ad8a-68674bae4d56 / 4rJ0Ylgpxd
postcts.report_postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postcts.report_postcts:[INFO] Loading Pegasus 24.13 fill procedures
postcts.report_postcts:Info: Process UID = 3062411 / 28bbcc99-6285-4de2-ac3a-76ac837f0ca8 / ehWpLj5Bms
route:
route:**INFO:  MMMC transition support version v31-84 
route:
route:#@ Processing -execute option
route:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
route:init_flow summary:
route:  Flow script        : 
route:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
route:  Flow               : flow:flow_current
route:  From               : implementation.route.block_start
route:  To                 : implementation.route.schedule_route_report_postroute
route:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
route:  Working directory  : .
route:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2
route:  Run tag            : 
route:  Branch name        : 
route:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2
route:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2
route:reading previous metrics...
postcts.report_postcts:
postcts.report_postcts:**INFO:  MMMC transition support version v31-84 
postcts.report_postcts:
postcts.report_postcts:#@ Processing -execute option
postcts.report_postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 0ea2f535-163d-4b0b-b8e0-2f9dba70215b previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts.report_postcts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 4 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postcts.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 4} include_in_metrics 1 parent_uuid 0ea2f535-163d-4b0b-b8e0-2f9dba70215b after {} defer 0 child_of {flow:flow_current flow:implementation flow:postcts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}} child_of {flow:flow_current flow:implementation flow:postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postcts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts.report_postcts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postcts.report_postcts:init_flow summary:
postcts.report_postcts:  Flow script        : 
postcts.report_postcts:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
postcts.report_postcts:  Flow               : flow:report_postcts
postcts.report_postcts:  From               : report_start
postcts.report_postcts:  To                 : report_finish
postcts.report_postcts:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postcts.report_postcts:  Working directory  : .
postcts.report_postcts:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2
postcts.report_postcts:  Run tag            : 
postcts.report_postcts:  Branch name        : 
postcts.report_postcts:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_2
postcts.report_postcts:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postcts.report_postcts_2
postcts.report_postcts:reading previous metrics...
route:Sourcing flow scripts...
postcts.report_postcts:Sourcing flow scripts...
route:Sourcing flow scripts done.
route:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
route:#@ Begin verbose flow_step activate_views
route:@flow 2: apply {{} {
route:    set db [get_db flow_starting_db]
route:    set flow [lindex [get_db flow_hier_path] end]
route:    set setup_views [get_feature -obj $flow setup_views]
route:    set hold_views [get_feature -obj $flow hold_views]
route:    set leakage_view [get_feature -obj $flow leakage_view]
route:    set dynamic_view [get_feature -obj $flow dynamic_view]
route:  
route:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route:      #- use read_db args for DB types and set_analysis_views for TCL
route:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route:        set cmd "set_analysis_view"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup [list $setup_views]"
route:        } else {
route:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold [list $hold_views]"
route:        } else {
route:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage [list $leakage_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route:          }
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic [list $dynamic_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route:          }
route:        }
route:        eval $cmd
route:      } elseif {[llength [get_db analysis_views]] == 0} {
route:        set cmd "set_flowkit_read_db_args"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup_views [list $setup_views]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold_views [list $hold_views]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage_view [list $leakage_view]"
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic_view [list $dynamic_view]"
route:        }
route:        eval $cmd
route:      } else {
route:      }
route:    }
route:  }}
route:#@ End verbose flow_step activate_views
route:#@ Begin verbose flow_step init_mcpu
route:@flow 2: apply {{} {
route:    # Multi host/cpu attributes
route:    #-----------------------------------------------------------------------------
route:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route:    # the specified dist script.  This connects the number of CPUs being reserved
route:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route:    # a typical environment variable exported by distribution platforms and is
route:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route:    } else {
route:      set max_cpus 1
route:    }
route:    switch -glob [get_db program_short_name] {
route:      default       {}
route:      joules*       -
route:      genus*        -
route:      innovus*      -
route:      tempus*       -
route:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route:    }
route:if {[get_feature opt_signoff]} {
route:      if {[is_flow -inside flow:opt_signoff]} {
route:        set_multi_cpu_usage -verbose -remote_host 1
route:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route:        set_distributed_hosts -local
route:      }
route:}
route:  }}
route:set_multi_cpu_usage -local_cpu 1
route:#@ End verbose flow_step init_mcpu
route:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
route:#% Begin load design ... (date=10/10 16:17:06, mem=2113.0M)
postcts.report_postcts:Sourcing flow scripts done.
postcts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts.report_postcts:#@ Begin verbose flow_step activate_views
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set db [get_db flow_starting_db]
postcts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts.report_postcts:  
postcts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts.report_postcts:        set cmd "set_analysis_view"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup [list $setup_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold [list $hold_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage [list $leakage_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts.report_postcts:        set cmd "set_flowkit_read_db_args"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup_views [list $setup_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold_views [list $hold_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } else {
postcts.report_postcts:      }
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:#@ End verbose flow_step activate_views
postcts.report_postcts:#@ Begin verbose flow_step init_mcpu
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    # Multi host/cpu attributes
postcts.report_postcts:    #-----------------------------------------------------------------------------
postcts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts.report_postcts:    # a typical environment variable exported by distribution platforms and is
postcts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts.report_postcts:    } else {
postcts.report_postcts:      set max_cpus 1
postcts.report_postcts:    }
postcts.report_postcts:    switch -glob [get_db program_short_name] {
postcts.report_postcts:      default       {}
postcts.report_postcts:      joules*       -
postcts.report_postcts:      genus*        -
postcts.report_postcts:      innovus*      -
postcts.report_postcts:      tempus*       -
postcts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts.report_postcts:    }
postcts.report_postcts:if {[get_feature opt_signoff]} {
postcts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts.report_postcts:        set_distributed_hosts -local
postcts.report_postcts:      }
postcts.report_postcts:}
postcts.report_postcts:  }}
postcts.report_postcts:set_multi_cpu_usage -local_cpu 1
postcts.report_postcts:#@ End verbose flow_step init_mcpu
postcts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts.report_postcts:#% Begin load design ... (date=10/10 16:17:07, mem=2110.7M)
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:15:30 2025'.
route:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
route:Type 'man IMPOAX-124' for more detail.
route:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
route:Type 'man IMPOAX-332' for more detail.
route:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:15:30 2025'.
postcts.report_postcts:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postcts.report_postcts:Type 'man IMPOAX-124' for more detail.
postcts.report_postcts:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postcts.report_postcts:Type 'man IMPOAX-332' for more detail.
postcts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
route:Read 109 cells in library 'sky130_tt_1.8_25' 
route:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
route:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
route:
route:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.tlef ...
route:
route:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.lef ...
route:Set DBUPerIGU to M2 pitch 460.
route:
route:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
route:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
route:To increase the message display limit, refer to the product command reference manual.
route:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
route:To increase the message display limit, refer to the product command reference manual.
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/viewDefinition.tcl
route:% Begin Load netlist data ... (date=10/10 16:17:10, mem=2130.1M)
route:*** Begin netlist parsing (mem=2130.1M) ***
route:Created 110 new cells from 2 timing libraries.
route:Reading netlist ...
route:Backslashed names will retain backslash and a trailing blank character.
route:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.v.bin'
route:
route:*** Memory Usage v#1 (Current mem = 2138.094M, initial mem = 949.617M) ***
route:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2138.1M) ***
postcts.report_postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
postcts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
route:% End Load netlist data ... (date=10/10 16:17:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2138.0M, current mem=2138.0M)
route:Top level cell is top_lvl.
postcts.report_postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
route:Hooked 110 DB cells to tlib cells.
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.tlef ...
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.lef ...
postcts.report_postcts:Set DBUPerIGU to M2 pitch 460.
route:Starting recursive module instantiation check.
route:No recursion found.
route:Building hierarchical netlist for Cell top_lvl ...
route:***** UseNewTieNetMode *****.
route:*** Netlist is unique.
route:** info: there are 119 modules.
route:** info: there are 1027 stdCell insts.
route:** info: there are 1027 stdCell insts with at least one signal pin.
route:** info: there are 2 macros.
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
route:
route:*** Memory Usage v#1 (Current mem = 2169.688M, initial mem = 949.617M) ***
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postcts.report_postcts:To increase the message display limit, refer to the product command reference manual.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
route:*info: set bottom ioPad orient R0
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postcts.report_postcts:To increase the message display limit, refer to the product command reference manual.
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/viewDefinition.tcl
route:Start create_tracks
route:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
route:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
route:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postcts.report_postcts:% Begin Load netlist data ... (date=10/10 16:17:10, mem=2127.6M)
postcts.report_postcts:*** Begin netlist parsing (mem=2127.6M) ***
postcts.report_postcts:Created 110 new cells from 2 timing libraries.
postcts.report_postcts:Reading netlist ...
postcts.report_postcts:Backslashed names will retain backslash and a trailing blank character.
postcts.report_postcts:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.v.bin'
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 2135.707M, initial mem = 949.398M) ***
postcts.report_postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2135.7M) ***
postcts.report_postcts:% End Load netlist data ... (date=10/10 16:17:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2135.6M, current mem=2135.6M)
postcts.report_postcts:Top level cell is top_lvl.
route:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/gui.pref.tcl ...
postcts.report_postcts:Hooked 110 DB cells to tlib cells.
postcts.report_postcts:Starting recursive module instantiation check.
postcts.report_postcts:No recursion found.
postcts.report_postcts:Building hierarchical netlist for Cell top_lvl ...
postcts.report_postcts:***** UseNewTieNetMode *****.
postcts.report_postcts:*** Netlist is unique.
postcts.report_postcts:** info: there are 119 modules.
postcts.report_postcts:** info: there are 1027 stdCell insts.
postcts.report_postcts:** info: there are 1027 stdCell insts with at least one signal pin.
postcts.report_postcts:** info: there are 2 macros.
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 2167.410M, initial mem = 949.398M) ***
postcts.report_postcts:*info: set bottom ioPad orient R0
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:Start create_tracks
postcts.report_postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postcts.report_postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postcts.report_postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:Effort level <high> specified for tdgp_reg2reg_default path_group
route:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
route:Change floorplan default-technical-site to 'CoreSite'.
postcts.report_postcts:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/gui.pref.tcl ...
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
postcts.report_postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
route:*Info: initialize multi-corner CTS.
postcts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
postcts.report_postcts:*Info: initialize multi-corner CTS.
route:Total number of combinational cells: 87
route:Total number of sequential cells: 19
route:Total number of tristate cells: 3
route:Total number of level shifter cells: 0
route:Total number of power gating cells: 0
route:Total number of isolation cells: 0
route:Total number of power switch cells: 0
route:Total number of pulse generator cells: 0
route:Total number of always on buffers: 0
route:Total number of retention cells: 0
route:Total number of physical cells: 0
route:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route:Total number of usable buffers: 7
route:List of unusable buffers:
route:Total number of unusable buffers: 0
route:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route:Total number of usable inverters: 9
route:List of unusable inverters:
route:Total number of unusable inverters: 0
route:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route:Total number of identified usable delay cells: 4
route:List of identified unusable delay cells:
route:Total number of identified unusable delay cells: 0
route:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.gz (mem = 2476.0M).
route:% Begin Load floorplan data ... (date=10/10 16:17:11, mem=2476.7M)
route:*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
route:Deleting old partition specification.
postcts.report_postcts:Total number of combinational cells: 87
postcts.report_postcts:Total number of sequential cells: 19
postcts.report_postcts:Total number of tristate cells: 3
postcts.report_postcts:Total number of level shifter cells: 0
postcts.report_postcts:Total number of power gating cells: 0
postcts.report_postcts:Total number of isolation cells: 0
postcts.report_postcts:Total number of power switch cells: 0
postcts.report_postcts:Total number of pulse generator cells: 0
postcts.report_postcts:Total number of always on buffers: 0
postcts.report_postcts:Total number of retention cells: 0
postcts.report_postcts:Total number of physical cells: 0
postcts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts.report_postcts:Total number of usable buffers: 7
postcts.report_postcts:List of unusable buffers:
postcts.report_postcts:Total number of unusable buffers: 0
postcts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts.report_postcts:Total number of usable inverters: 9
postcts.report_postcts:List of unusable inverters:
postcts.report_postcts:Total number of unusable inverters: 0
postcts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts.report_postcts:Total number of identified usable delay cells: 4
postcts.report_postcts:List of identified unusable delay cells:
postcts.report_postcts:Total number of identified unusable delay cells: 0
postcts.report_postcts:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.gz (mem = 2472.7M).
route:Set FPlanBox to (0 0 1025800 1301800)
route:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route: ... processed partition successfully.
route:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version: 1)
postcts.report_postcts:% Begin Load floorplan data ... (date=10/10 16:17:12, mem=2473.3M)
route:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2478.3M, current mem=2478.3M)
route:There are 9 nets with weight being set
route:There are 9 nets with bottomPreferredRoutingLayer being set
route:There are 9 nets with avoidDetour being set
route:Extracting standard cell pins and blockage ...... 
route:Pin and blockage extraction finished
route:Delete all existing relative floorplan constraints.
route:% End Load floorplan data ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2479.0M, current mem=2479.0M)
route:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.congmap.gz ...
postcts.report_postcts:*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
postcts.report_postcts:Deleting old partition specification.
route:% Begin Load SymbolTable ... (date=10/10 16:17:12, mem=2479.0M)
route:Suppress "**WARN ..." messages.
route:Un-suppress "**WARN ..." messages.
postcts.report_postcts:Set FPlanBox to (0 0 1025800 1301800)
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts: ... processed partition successfully.
postcts.report_postcts:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version: 1)
postcts.report_postcts:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2474.2M, current mem=2474.2M)
postcts.report_postcts:There are 9 nets with weight being set
postcts.report_postcts:There are 9 nets with bottomPreferredRoutingLayer being set
postcts.report_postcts:There are 9 nets with avoidDetour being set
postcts.report_postcts:Extracting standard cell pins and blockage ...... 
postcts.report_postcts:Pin and blockage extraction finished
postcts.report_postcts:Delete all existing relative floorplan constraints.
route:% End Load SymbolTable ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2481.9M, current mem=2481.9M)
route:Loading place ...
postcts.report_postcts:% End Load floorplan data ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2475.7M, current mem=2475.6M)
postcts.report_postcts:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.congmap.gz ...
postcts.report_postcts:% Begin Load SymbolTable ... (date=10/10 16:17:12, mem=2475.6M)
route:% Begin Load placement data ... (date=10/10 16:17:12, mem=2481.9M)
route:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.place.gz.
route:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version# 2) ...
route:Read Views for adaptive view pruning ...
route:Read 0 views from Binary DB for adaptive view pruning
route:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2482.2M) ***
route:Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
route:% End Load placement data ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2482.5M, current mem=2482.4M)
postcts.report_postcts:Suppress "**WARN ..." messages.
postcts.report_postcts:Un-suppress "**WARN ..." messages.
postcts.report_postcts:% End Load SymbolTable ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2478.5M, current mem=2478.5M)
postcts.report_postcts:Loading place ...
route:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:15:28 2025)
route:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2482.7M) ***
postcts.report_postcts:% Begin Load placement data ... (date=10/10 16:17:12, mem=2478.5M)
postcts.report_postcts:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.place.gz.
postcts.report_postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version# 2) ...
postcts.report_postcts:Read Views for adaptive view pruning ...
postcts.report_postcts:Read 0 views from Binary DB for adaptive view pruning
postcts.report_postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2478.8M) ***
postcts.report_postcts:Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
route:% Begin Load routing data ... (date=10/10 16:17:12, mem=2482.7M)
route:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.gz.
postcts.report_postcts:% End Load placement data ... (date=10/10 16:17:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2479.1M, current mem=2479.0M)
route:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025 Format: 23.1) ...
route:*** Total 1465 nets are successfully restored.
route:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2483.9M) ***
postcts.report_postcts:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:15:28 2025)
postcts.report_postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2479.3M) ***
postcts.report_postcts:% Begin Load routing data ... (date=10/10 16:17:13, mem=2479.4M)
postcts.report_postcts:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.gz.
route:% End Load routing data ... (date=10/10 16:17:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2484.1M, current mem=2483.1M)
route:Loading Drc markers ...
postcts.report_postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025 Format: 23.1) ...
postcts.report_postcts:*** Total 1465 nets are successfully restored.
postcts.report_postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2480.5M) ***
route:... 404 markers are loaded ...
route:... 0 geometry drc markers are loaded ...
route:... 0 antenna drc markers are loaded ...
route:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
route:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.prop
postcts.report_postcts:% End Load routing data ... (date=10/10 16:17:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2480.5M, current mem=2479.7M)
postcts.report_postcts:Loading Drc markers ...
route:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2486.3M) ***
postcts.report_postcts:... 404 markers are loaded ...
postcts.report_postcts:... 0 geometry drc markers are loaded ...
postcts.report_postcts:... 0 antenna drc markers are loaded ...
postcts.report_postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postcts.report_postcts:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.prop
postcts.report_postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2482.9M) ***
route:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:15:29 2025, version: 8).
route:Change floorplan default-technical-site to 'CoreSite'.
postcts.report_postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:15:29 2025, version: 8).
postcts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
route:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/extraction/' ...
route:Extraction setup Started for TopCell top_lvl 
route:Initializing multi-corner RC extraction with 1 active RC Corners ...
route:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postcts.report_postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/extraction/' ...
postcts.report_postcts:Extraction setup Started for TopCell top_lvl 
postcts.report_postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
postcts.report_postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
route:Generating auto layer map file.
route:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.techData.gz' ...
route:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
route:Set Shrink Factor to 1.00000
route:Summary of Active RC-Corners : 
route: 
route: Analysis View: tt_v1.8_25C_Nominal_25_func
route:    RC-Corner Name        : Nominal_25C
route:    RC-Corner Index       : 0
route:    RC-Corner Temperature : 25 Celsius
route:    RC-Corner Cap Table   : ''
route:    RC-Corner PreRoute Res Factor         : 1
route:    RC-Corner PreRoute Cap Factor         : 1
route:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
route:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
route:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
route:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
route:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
route:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
route:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
route:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
route:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
route:Restored Grid density data
route:Initializing multi-corner resistance tables ...
postcts.report_postcts:Generating auto layer map file.
route:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
route:Start generating vias ..
route:#Skip building auto via since it is not turned on.
route:Extracting standard cell pins and blockage ...... 
route:Pin and blockage extraction finished
route:Via generation completed.
route:% Begin Load power constraints ... (date=10/10 16:17:14, mem=2503.8M)
route:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl_power_constraints.tcl
route:'set_default_switching_activity' finished successfully.
route:% End Load power constraints ... (date=10/10 16:17:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=2525.6M, current mem=2525.6M)
route:% Begin load AAE data ... (date=10/10 16:17:15, mem=2544.2M)
postcts.report_postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.techData.gz' ...
postcts.report_postcts:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
postcts.report_postcts:Set Shrink Factor to 1.00000
postcts.report_postcts:Summary of Active RC-Corners : 
postcts.report_postcts: 
postcts.report_postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:    RC-Corner Name        : Nominal_25C
postcts.report_postcts:    RC-Corner Index       : 0
postcts.report_postcts:    RC-Corner Temperature : 25 Celsius
postcts.report_postcts:    RC-Corner Cap Table   : ''
postcts.report_postcts:    RC-Corner PreRoute Res Factor         : 1
postcts.report_postcts:    RC-Corner PreRoute Cap Factor         : 1
postcts.report_postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postcts.report_postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postcts.report_postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
postcts.report_postcts:Restored Grid density data
postcts.report_postcts:Initializing multi-corner resistance tables ...
postcts.report_postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postcts.report_postcts:Start generating vias ..
postcts.report_postcts:#Skip building auto via since it is not turned on.
postcts.report_postcts:Extracting standard cell pins and blockage ...... 
postcts.report_postcts:Pin and blockage extraction finished
postcts.report_postcts:Via generation completed.
postcts.report_postcts:% Begin Load power constraints ... (date=10/10 16:17:15, mem=2500.4M)
postcts.report_postcts:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl_power_constraints.tcl
postcts.report_postcts:'set_default_switching_activity' finished successfully.
postcts.report_postcts:% End Load power constraints ... (date=10/10 16:17:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2522.1M, current mem=2522.1M)
postcts.report_postcts:% Begin load AAE data ... (date=10/10 16:17:15, mem=2540.9M)
route:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
route:AAE DB initialization (MEM=2559.207031 CPU=0:00:00.0 REAL=0:00:00.0) 
route:% End load AAE data ... (date=10/10 16:17:15, total cpu=0:00:00.7, real=0:00:00.0, peak res=2559.2M, current mem=2559.2M)
route:Restoring CCOpt config...
route:  Extracting original clock gating for core_clock...
route:    clock_tree core_clock contains 90 sinks and 0 clock gates.
route:  Extracting original clock gating for core_clock done.
route:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
route:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
route:Restoring CCOpt config done.
route:Total number of combinational cells: 87
route:Total number of sequential cells: 19
route:Total number of tristate cells: 3
route:Total number of level shifter cells: 0
route:Total number of power gating cells: 0
route:Total number of isolation cells: 0
route:Total number of power switch cells: 0
route:Total number of pulse generator cells: 0
route:Total number of always on buffers: 0
route:Total number of retention cells: 0
route:Total number of physical cells: 0
route:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route:Total number of usable buffers: 7
route:List of unusable buffers:
route:Total number of unusable buffers: 0
route:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route:Total number of usable inverters: 9
route:List of unusable inverters:
route:Total number of unusable inverters: 0
route:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route:Total number of identified usable delay cells: 4
route:List of identified unusable delay cells:
route:Total number of identified unusable delay cells: 0
route:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
route:timing_aocv_enable_gba_combine_launch_capture
route:timing_enable_backward_compatible_latch_thru_mt_mode
route:timing_enable_separate_device_slew_effect_sensitivities
route:#% End load design ... (date=10/10 16:17:15, total cpu=0:00:07.9, real=0:00:10.0, peak res=2574.8M, current mem=2563.6M)
route:
route:*** Summary of all messages that are not suppressed in this session:
route:Severity  ID               Count  Summary                                  
route:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
route:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
route:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
route:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
route:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
route:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
route:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
route:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
route:WARNING   IMPCTE-107           1  The following globals have been obsolete...
route:*** Message Summary: 147 warning(s), 2 error(s)
route:
route:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   read_db
postcts.report_postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postcts.report_postcts:AAE DB initialization (MEM=2555.683594 CPU=0:00:00.0 REAL=0:00:00.0) 
route:Sourcing flow scripts...
postcts.report_postcts:% End load AAE data ... (date=10/10 16:17:16, total cpu=0:00:00.6, real=0:00:01.0, peak res=2555.7M, current mem=2555.7M)
postcts.report_postcts:Restoring CCOpt config...
postcts.report_postcts:  Extracting original clock gating for core_clock...
postcts.report_postcts:    clock_tree core_clock contains 90 sinks and 0 clock gates.
postcts.report_postcts:  Extracting original clock gating for core_clock done.
postcts.report_postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postcts.report_postcts:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postcts.report_postcts:Restoring CCOpt config done.
postcts.report_postcts:Total number of combinational cells: 87
postcts.report_postcts:Total number of sequential cells: 19
postcts.report_postcts:Total number of tristate cells: 3
postcts.report_postcts:Total number of level shifter cells: 0
postcts.report_postcts:Total number of power gating cells: 0
postcts.report_postcts:Total number of isolation cells: 0
postcts.report_postcts:Total number of power switch cells: 0
postcts.report_postcts:Total number of pulse generator cells: 0
postcts.report_postcts:Total number of always on buffers: 0
postcts.report_postcts:Total number of retention cells: 0
postcts.report_postcts:Total number of physical cells: 0
postcts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts.report_postcts:Total number of usable buffers: 7
postcts.report_postcts:List of unusable buffers:
postcts.report_postcts:Total number of unusable buffers: 0
postcts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts.report_postcts:Total number of usable inverters: 9
postcts.report_postcts:List of unusable inverters:
postcts.report_postcts:Total number of unusable inverters: 0
postcts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts.report_postcts:Total number of identified usable delay cells: 4
postcts.report_postcts:List of identified unusable delay cells:
postcts.report_postcts:Total number of identified unusable delay cells: 0
postcts.report_postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postcts.report_postcts:timing_aocv_enable_gba_combine_launch_capture
postcts.report_postcts:timing_enable_backward_compatible_latch_thru_mt_mode
postcts.report_postcts:timing_enable_separate_device_slew_effect_sensitivities
postcts.report_postcts:#% End load design ... (date=10/10 16:17:16, total cpu=0:00:07.1, real=0:00:09.0, peak res=2571.3M, current mem=2560.2M)
postcts.report_postcts:
postcts.report_postcts:*** Summary of all messages that are not suppressed in this session:
postcts.report_postcts:Severity  ID               Count  Summary                                  
postcts.report_postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postcts.report_postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postcts.report_postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postcts.report_postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postcts.report_postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postcts.report_postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postcts.report_postcts:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
postcts.report_postcts:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
postcts.report_postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postcts.report_postcts:*** Message Summary: 147 warning(s), 2 error(s)
postcts.report_postcts:
postcts.report_postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   read_db
postcts.report_postcts:Sourcing flow scripts...
route:Sourcing flow scripts done.
route:reading previous metrics...
postcts.report_postcts:Sourcing flow scripts done.
postcts.report_postcts:reading previous metrics...
route:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
route:#@ Begin verbose flow_step activate_views
route:@flow 2: apply {{} {
route:    set db [get_db flow_starting_db]
route:    set flow [lindex [get_db flow_hier_path] end]
route:    set setup_views [get_feature -obj $flow setup_views]
route:    set hold_views [get_feature -obj $flow hold_views]
route:    set leakage_view [get_feature -obj $flow leakage_view]
route:    set dynamic_view [get_feature -obj $flow dynamic_view]
route:  
route:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route:      #- use read_db args for DB types and set_analysis_views for TCL
route:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route:        set cmd "set_analysis_view"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup [list $setup_views]"
route:        } else {
route:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold [list $hold_views]"
route:        } else {
route:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage [list $leakage_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route:          }
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic [list $dynamic_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route:          }
route:        }
route:        eval $cmd
route:      } elseif {[llength [get_db analysis_views]] == 0} {
route:        set cmd "set_flowkit_read_db_args"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup_views [list $setup_views]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold_views [list $hold_views]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage_view [list $leakage_view]"
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic_view [list $dynamic_view]"
route:        }
route:        eval $cmd
route:      } else {
route:      }
route:    }
route:  }}
route:#@ End verbose flow_step activate_views
route:#@ Begin verbose flow_step init_mcpu
route:@flow 2: apply {{} {
route:    # Multi host/cpu attributes
route:    #-----------------------------------------------------------------------------
route:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route:    # the specified dist script.  This connects the number of CPUs being reserved
route:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route:    # a typical environment variable exported by distribution platforms and is
route:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route:    } else {
route:      set max_cpus 1
route:    }
route:    switch -glob [get_db program_short_name] {
route:      default       {}
route:      joules*       -
route:      genus*        -
route:      innovus*      -
route:      tempus*       -
route:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route:    }
route:if {[get_feature opt_signoff]} {
route:      if {[is_flow -inside flow:opt_signoff]} {
route:        set_multi_cpu_usage -verbose -remote_host 1
route:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route:        set_distributed_hosts -local
route:      }
route:}
route:  }}
route:set_multi_cpu_usage -local_cpu 1
route:#@ End verbose flow_step init_mcpu
route:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts.report_postcts:#@ Begin verbose flow_step activate_views
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set db [get_db flow_starting_db]
postcts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts.report_postcts:  
postcts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts.report_postcts:        set cmd "set_analysis_view"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup [list $setup_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold [list $hold_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage [list $leakage_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts.report_postcts:        set cmd "set_flowkit_read_db_args"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup_views [list $setup_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold_views [list $hold_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } else {
postcts.report_postcts:      }
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:#@ End verbose flow_step activate_views
postcts.report_postcts:#@ Begin verbose flow_step init_mcpu
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    # Multi host/cpu attributes
postcts.report_postcts:    #-----------------------------------------------------------------------------
postcts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts.report_postcts:    # a typical environment variable exported by distribution platforms and is
postcts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts.report_postcts:    } else {
postcts.report_postcts:      set max_cpus 1
postcts.report_postcts:    }
postcts.report_postcts:    switch -glob [get_db program_short_name] {
postcts.report_postcts:      default       {}
postcts.report_postcts:      joules*       -
postcts.report_postcts:      genus*        -
postcts.report_postcts:      innovus*      -
postcts.report_postcts:      tempus*       -
postcts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts.report_postcts:    }
postcts.report_postcts:if {[get_feature opt_signoff]} {
postcts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts.report_postcts:        set_distributed_hosts -local
postcts.report_postcts:      }
postcts.report_postcts:}
postcts.report_postcts:  }}
postcts.report_postcts:set_multi_cpu_usage -local_cpu 1
postcts.report_postcts:#@ End verbose flow_step init_mcpu
postcts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   init_flow
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   route
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   init_flow
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   report_postcts
route:#@ Begin verbose flow_step implementation.route.block_start
route:@@flow 2: set_db flow_write_db_common false
route:#@ End verbose flow_step implementation.route.block_start
postcts.report_postcts:#@ Begin verbose flow_step report_start
postcts.report_postcts:#@ End verbose flow_step report_start
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           47.7             52                                      block_start
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:          47.03             54                                      report_start
route:#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_yaml
route:@flow 2: if {[get_feature report_lec]} {...}
route:@flow 8: # Design attributes  [get_db -category design]
route:@flow 9: #-------------------------------------------------------------------------------
route:@@flow 10: set_db design_process_node 130
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:@@flow 11: set_db design_top_routing_layer met5
route:@@flow 12: set_db design_bottom_routing_layer met1
route:@@flow 13: set_db design_flow_effort standard
route:@@flow 14: set_db design_power_effort none
route:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
route:@flow 17: #-------------------------------------------------------------------------------
route:@@flow 18: set_db timing_analysis_cppr           both
route:@@flow 19: set_db timing_analysis_type           ocv
route:@@flow 20: set_db timing_analysis_aocv 0
route:@@flow 21: set_db timing_analysis_socv 0
route:@flow 22: if {[get_feature report_pba]} {...}
route:@flow 26: # Extraction attributes  [get_db -category extract_rc]
route:@flow 27: #-------------------------------------------------------------------------------
route:@flow 28: if {[is_flow -after route.block_finish]} {...}
route:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
route:@flow 34: #-------------------------------------------------------------------------------
route:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
route:@flow 37: # Optimization attributes  [get_db -category opt]
route:@flow 38: #-------------------------------------------------------------------------------
route:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
route:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
route:@flow 42: # Clock attributes  [get_db -category cts]
route:@flow 43: #-------------------------------------------------------------------------------
route:@@flow 44: set_db cts_target_skew auto
route:@@flow 45: set_db cts_target_max_transition_time_top 100
route:@@flow 46: set_db cts_target_max_transition_time_trunk 100
route:@@flow 47: set_db cts_target_max_transition_time_leaf 100
route:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
route:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route:@@flow 51: set_db cts_clock_gating_cells ICGX1
route:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route:@flow 54: # Filler attributes  [get_db -category add_fillers]
route:@flow 55: #-------------------------------------------------------------------------------
route:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route:@flow 58: # Routing attributes  [get_db -category route]
route:@flow 59: #-------------------------------------------------------------------------------
route:#@ End verbose flow_step implementation.route.init_innovus.init_innovus_yaml
postcts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
postcts.report_postcts:@flow 2: if {[get_feature report_lec]} {...}
postcts.report_postcts:@flow 8: # Design attributes  [get_db -category design]
postcts.report_postcts:@flow 9: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 10: set_db design_process_node 130
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:@@flow 11: set_db design_top_routing_layer met5
postcts.report_postcts:@@flow 12: set_db design_bottom_routing_layer met1
postcts.report_postcts:@@flow 13: set_db design_flow_effort standard
postcts.report_postcts:@@flow 14: set_db design_power_effort none
postcts.report_postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postcts.report_postcts:@flow 17: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 18: set_db timing_analysis_cppr           both
postcts.report_postcts:@@flow 19: set_db timing_analysis_type           ocv
postcts.report_postcts:@@flow 20: set_db timing_analysis_aocv 0
postcts.report_postcts:@@flow 21: set_db timing_analysis_socv 0
postcts.report_postcts:@flow 22: if {[get_feature report_pba]} {...}
postcts.report_postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postcts.report_postcts:@flow 27: #-------------------------------------------------------------------------------
postcts.report_postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
postcts.report_postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postcts.report_postcts:@flow 34: #-------------------------------------------------------------------------------
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.05              7                                      init_innovus_yaml
postcts.report_postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postcts.report_postcts:@flow 37: # Optimization attributes  [get_db -category opt]
postcts.report_postcts:@flow 38: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postcts.report_postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postcts.report_postcts:@flow 42: # Clock attributes  [get_db -category cts]
postcts.report_postcts:@flow 43: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 44: set_db cts_target_skew auto
postcts.report_postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
postcts.report_postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   init_innovus
postcts.report_postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postcts.report_postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postcts.report_postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts.report_postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
postcts.report_postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts.report_postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
postcts.report_postcts:@flow 55: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postcts.report_postcts:@flow 58: # Routing attributes  [get_db -category route]
postcts.report_postcts:@flow 59: #-------------------------------------------------------------------------------
postcts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_yaml
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           6.95              8                                      init_innovus_yaml
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   init_innovus
route:#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_user
route:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
route:@flow 3: #-----------------------------------------------------------------------------
route:@flow 5: # Extraction attributes  [get_db -category extract_rc]
route:@flow 6: #-----------------------------------------------------------------------------
route:@flow 8: # Floorplan attributes  [get_db -category floorplan]
route:@flow 9: #-----------------------------------------------------------------------------
route:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
route:@flow 12: # Placement attributes  [get_db -category place]
route:@flow 13: #-----------------------------------------------------------------------------
route:@flow 15: # Optimization attributes  [get_db -category opt]
route:@flow 16: #-----------------------------------------------------------------------------
route:@flow 18: # Clock attributes  [get_db -category cts]
route:@flow 19: #-----------------------------------------------------------------------------
route:@flow 21: # Routing attributes  [get_db -category route]
route:@flow 22: #-----------------------------------------------------------------------------
route:#@ End verbose flow_step implementation.route.init_innovus.init_innovus_user
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           6.13              7                                      init_innovus_user
postcts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_user
postcts.report_postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postcts.report_postcts:@flow 3: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postcts.report_postcts:@flow 6: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postcts.report_postcts:@flow 9: #-----------------------------------------------------------------------------
postcts.report_postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postcts.report_postcts:@flow 12: # Placement attributes  [get_db -category place]
postcts.report_postcts:@flow 13: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 15: # Optimization attributes  [get_db -category opt]
postcts.report_postcts:@flow 16: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 18: # Clock attributes  [get_db -category cts]
postcts.report_postcts:@flow 19: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 21: # Routing attributes  [get_db -category route]
postcts.report_postcts:@flow 22: #-----------------------------------------------------------------------------
postcts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_user
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           6.03              7                                      init_innovus_user
route:#@ Begin verbose flow_step implementation.route.add_fillers
route:@flow 2: #- insert filler cells before final routing
route:@flow 3: if {[get_db add_fillers_cells] ne "" } {
route:@@flow 4: add_fillers
route:**Info: (IMPSP-2055): Transparent Filler Flow is OFF !
route:
route:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
route:Type 'man IMPSP-362' for more detail.
route:*INFO: Adding fillers to top-module.
route:*INFO:   Added 4509 filler insts (cell FILL64 / prefix FILLER).
route:*INFO:   Added 429 filler insts (cell FILL32 / prefix FILLER).
route:*INFO:   Added 458 filler insts (cell FILL16 / prefix FILLER).
route:*INFO:   Added 408 filler insts (cell FILL8 / prefix FILLER).
route:*INFO:   Added 664 filler insts (cell FILL4 / prefix FILLER).
route:*INFO:   Added 547 filler insts (cell FILL2 / prefix FILLER).
route:*INFO:   Added 671 filler insts (cell FILL1 / prefix FILLER).
route:*INFO: Total 7686 filler insts added - prefix FILLER (CPU: 0:00:00.8).
route:For 7686 new insts, 
route:*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
route:*INFO: Second pass addFiller without DRC checking.
route:*INFO: Adding fillers to top-module.
route:*INFO:   Added 46 filler insts (cell FILL64 / prefix FILLER_incr).
route:*INFO:   Added 2 filler insts (cell FILL8 / prefix FILLER_incr).
route:*INFO:   Added 2 filler insts (cell FILL4 / prefix FILLER_incr).
route:*INFO:   Added 2 filler insts (cell FILL2 / prefix FILLER_incr).
route:*INFO:   Added 406 filler insts (cell FILL1 / prefix FILLER_incr).
route:*INFO: Total 458 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
route:For 458 new insts, 
route:Pre-route DRC Violation:	458
route:Finished add_fillers (CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2678.7MB)
route:@flow 5: }
route:#@ End verbose flow_step implementation.route.add_fillers
postcts.report_postcts:#@ Begin verbose flow_step report_check_design
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set check_list [list timing place opt]
postcts.report_postcts:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
postcts.report_postcts:      lappend check_list power_intent
postcts.report_postcts:    }
postcts.report_postcts:    if {[is_flow -inside flow:report_postroute]} {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
postcts.report_postcts:    } elseif {[is_flow -inside flow:report_postcts]} {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
postcts.report_postcts:    } else {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:Begin: Design checking
postcts.report_postcts:        Checking 'timing' category...
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                           |
postcts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
postcts.report_postcts:-----------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:00.0, Memory: 2710.6M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'place' category...
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.89              8                                      add_fillers
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                  |
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.     |
postcts.report_postcts:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid. |
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:01.0, Memory: 2716.3M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'opt' category...
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                   |
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:01.0, Memory: 2847.3M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'cts' category...
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                        |
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
postcts.report_postcts:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
postcts.report_postcts:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
postcts.report_postcts:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
postcts.report_postcts:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
postcts.report_postcts:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:03.0, Memory: 2868.4M)
postcts.report_postcts:
postcts.report_postcts:**INFO: Identified 4 error(s) and 160 warning(s) during 'check_design -type {timing place opt cts}'.
postcts.report_postcts:        The details of the error(s) and warning(s) can be found in report 'reports/postcts/check.design.tcl'
postcts.report_postcts:End: Design checking
postcts.report_postcts:#@ End verbose flow_step report_check_design
postcts.report_postcts:UM: Running design category ...
route:#@ Begin verbose flow_step implementation.route.run_route
route:@flow 2: #- perform detail routing and DRC cleanup
route:@@flow 3: route_design
route:#% Begin route_design (date=10/10 16:17:50, mem=2683.7M)
route:#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2683.70 (MB), peak = 2704.96 (MB)
route:AAE_INFO: Pre Route call back at the beginning of routeDesign
route:#**INFO: setDesignMode -flowEffort standard
route:#**INFO: setDesignMode -powerEffort none
route:**INFO: User settings:
route:delaycal_enable_high_fanout                                 true
route:delaycal_enable_ideal_seq_async_pins                        false
route:delaycal_eng_enablepreplacedflow                            false
route:delaycal_ignore_net_load                                    false
route:delaycal_socv_accuracy_mode                                 low
route:setAnalysisMode -monteCarlo                                 false
route:setDelayCalMode -enable_hier_save_restore_flow              false
route:setDelayCalMode -engine                                     aae
route:design_bottom_routing_layer                                 met1
route:design_flow_effort                                          standard
route:design_power_effort                                         none
route:design_process_node                                         130
route:design_top_routing_layer                                    met5
route:extract_rc_assume_metal_fill                                0.0
route:extract_rc_coupling_cap_threshold                           0.4
route:extract_rc_engine                                           pre_route
route:extract_rc_pre_place_site_size                              4.6
route:extract_rc_pre_place_wire_length_slope                      1.9
route:extract_rc_pre_place_wire_length_y0                         2.0
route:extract_rc_relative_cap_threshold                           1.0
route:extract_rc_shrink_factor                                    1.0
route:extract_rc_total_cap_threshold                              0.0
route:route_exp_design_mode_bottom_routing_layer                  1
route:route_exp_design_mode_top_routing_layer                     5
route:route_extract_third_party_compatible                        false
route:route_global_exp_timing_driven_std_delay                    37.6
route:route_re_insert_filler_cell_list                            {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route:route_re_insert_filler_cell_list_from_file                  false
route:route_route_side                                            front
route:setActiveLogicViewMode -keepHighFanoutCriticalInsts         false
route:getAnalysisMode -monteCarlo                                 false
route:getDelayCalMode -enable_hier_save_restore_flow              false
route:getDelayCalMode -engine                                     aae
route:getImportMode -config                                       true
route:get_power_analysis_mode -honor_net_activity_for_tcf         false
route:get_power_analysis_mode -honor_sublevel_activity            true
route:getAnalysisMode -monteCarlo                                 false
route:#**INFO: multi-cut via swapping will be performed after routing.
route:#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
route:Begin checking placement ... (start mem=2683.9M, init mem=2687.4M)
route:*info: Placed = 9173           (Fixed = 8)
route:*info: Unplaced = 0           
route:Placement Density:100.00%(628509/628509)
route:Placement Density (including fixed std cells):100.00%(628509/628509)
route:Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2688.2M)
route:
route:changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
route:*** Changed status on (7) nets in Clock.
route:*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2689.0M) ***
route:#Start route 9 clock and analog nets...
route:
route:route_global_detail
route:
route:#Start route_global_detail on Fri Oct 10 16:17:50 2025
route:#
route:Grid density data update skipped
route:Initializing multi-corner resistance tables ...
route:#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
route:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
route:#Skip comparing routing design signature in db-snapshot flow
route:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
route:#Total number of nets with skipped attribute = 1152 (skipped).
route:#Total number of routable nets = 9.
route:#Total number of nets in the design = 1513.
route:#3 routable nets do not have any wires.
route:#6 routable nets have routed wires.
route:#1152 skipped nets have only detail routed wires.
route:#3 nets will be global routed.
route:#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#Start routing data preparation on Fri Oct 10 16:17:51 2025
route:#
route:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
route:#Rebuild pin access data for design.
route:#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
route:#Initial pin access analysis.
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:          11.01             12                                      report_check_design
route:#Detail pin access analysis.
route:#Done pin access analysis.
route:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
route:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
route:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
route:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
route:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
route:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
route:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
route:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2709.29 (MB), peak = 2741.30 (MB)
route:#Regenerating Ggrids automatically.
route:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
route:#Using automatically generated G-grids.
route:#Done routing data preparation.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.41 (MB), peak = 2741.30 (MB)
route:#
route:#Finished routing data preparation on Fri Oct 10 16:17:51 2025
route:#
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 23.37 (MB)
route:#Total memory = 2719.41 (MB)
route:#Peak memory = 2741.30 (MB)
route:#
route:#
route:#Start global routing on Fri Oct 10 16:17:51 2025
route:#
route:#
route:#Start global routing initialization on Fri Oct 10 16:17:51 2025
route:#
route:#Number of eco nets is 1
route:#
route:#Start global routing data preparation on Fri Oct 10 16:17:51 2025
route:#
route:#Start routing resource analysis on Fri Oct 10 16:17:51 2025
route:#
route:#Routing resource analysis is done on Fri Oct 10 16:17:51 2025
route:#
route:#  Resource Analysis:
route:#
route:#               Routing  #Avail      #Track     #Total     %Gcell
route:#  Layer      Direction   Track     Blocked      Gcell    Blocked
route:#  --------------------------------------------------------------
route:#  met1           H        1384        1445       15792    43.03%
route:#  met2           V        1090        1139       15792    42.74%
route:#  met3           H        1112        1004       15792    42.74%
route:#  met4           V         790         878       15792    42.74%
route:#  met5           H         234         121       15792    12.40%
route:#  --------------------------------------------------------------
route:#  Total                   4612      47.25%       78960    36.73%
route:#
route:#  9 nets (0.59%) with 1 preferred extra spacing.
route:#
route:#
route:#
route:#Global routing data preparation is done on Fri Oct 10 16:17:51 2025
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.79 (MB), peak = 2741.30 (MB)
route:#
route:#
route:#Global routing initialization is done on Fri Oct 10 16:17:51 2025
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.79 (MB), peak = 2741.30 (MB)
route:#
route:#start global routing iteration 1...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.49 (MB), peak = 2741.30 (MB)
route:#
route:#start global routing iteration 2...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.49 (MB), peak = 2741.30 (MB)
route:#
route:#
route:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
route:#Total number of nets with skipped attribute = 1152 (skipped).
route:#Total number of routable nets = 9.
route:#Total number of nets in the design = 1513.
route:#
route:#9 routable nets have routed wires.
route:#1152 skipped nets have only detail routed wires.
route:#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Routed net constraints summary:
route:#------------------------------------------------
route:#        Rules   Pref Extra Space   Unconstrained  
route:#------------------------------------------------
route:#      Default                  3               0  
route:#------------------------------------------------
route:#        Total                  3               0  
route:#------------------------------------------------
route:#
route:#Routing constraints summary of the whole design:
route:#------------------------------------------------
route:#        Rules   Pref Extra Space   Unconstrained  
route:#------------------------------------------------
route:#      Default                  9            1152  
route:#------------------------------------------------
route:#        Total                  9            1152  
route:#------------------------------------------------
route:#
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.14  
route:#  met2          0(0.00%)   (0.00%)     0.15  
route:#  met3          0(0.00%)   (0.00%)     0.08  
route:#  met4          0(0.00%)   (0.00%)     0.00  
route:#  met5          0(0.00%)   (0.00%)     0.00  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 9
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          4|  101|
route:#  met2 ( 2V) |         66|   99|
route:#  met3 ( 3H) |       1845|   75|
route:#  met4 ( 4V) |       1834|    3|
route:#  met5 ( 5H) |         17|    0|
route:#-------------+-----------+-----+
route:#  Total      |       3765|  278|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 3224 um.
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#Global routing statistics:
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 1.85 (MB)
route:#Total memory = 2721.26 (MB)
route:#Peak memory = 2741.30 (MB)
route:#
route:#Finished global routing on Fri Oct 10 16:17:51 2025
route:#
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.99 (MB), peak = 2741.30 (MB)
route:#Start Track Assignment.
route:#Done with 2 horizontal wires in 5 hboxes and 2 vertical wires in 4 hboxes.
route:#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
route:#Complete Track Assignment.
route:#Total number of nets with non-default rule or having extra spacing = 9
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          4|  101|
route:#  met2 ( 2V) |         66|   99|
route:#  met3 ( 3H) |       1845|   75|
route:#  met4 ( 4V) |       1837|    3|
route:#  met5 ( 5H) |         17|    0|
route:#-------------+-----------+-----+
route:#  Total      |       3768|  278|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 3224 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.17 (MB), peak = 2741.30 (MB)
route:#
route:#Routing data preparation, pin analysis, global routing and track assignment statistics:
route:#Cpu time = 00:00:01
route:#Elapsed time = 00:00:01
route:#Increased memory = 24.12 (MB)
route:#Total memory = 2720.17 (MB)
route:#Peak memory = 2741.30 (MB)
route:#
route:#Start Detail Routing..
route:#start initial detail routing ...
route:# ECO: 12.59% of the total area was rechecked for DRC, and 0.46% required routing.
route:#   number of violations = 0
route:#739 out of 9173 instances (8.1%) need to be verified(marked ipoed), dirty area = 1.0%.
route:#14.06% of the total area is being checked for drcs
route:#14.1% of the total area was checked
route:#   number of violations = 0
route:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2727.16 (MB), peak = 2793.45 (MB)
route:#Complete Detail Routing.
route:#Total number of nets with non-default rule or having extra spacing = 9
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          6|  102|
route:#  met2 ( 2V) |         70|   99|
route:#  met3 ( 3H) |       1844|   75|
route:#  met4 ( 4V) |       1836|    3|
route:#  met5 ( 5H) |         17|    0|
route:#-------------+-----------+-----+
route:#  Total      |       3771|  279|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 3224 um.
route:#Total number of DRC violations = 0
route:#Cpu time = 00:00:02
route:#Elapsed time = 00:00:02
route:#Increased memory = 6.99 (MB)
route:#Total memory = 2727.16 (MB)
route:#Peak memory = 2793.45 (MB)
route:#route_detail Statistics:
route:#Cpu time = 00:00:02
route:#Elapsed time = 00:00:02
route:#Increased memory = 6.99 (MB)
route:#Total memory = 2727.16 (MB)
route:#Peak memory = 2793.45 (MB)
route:#
route:#route_global_detail statistics:
route:#Cpu time = 00:00:03
route:#Elapsed time = 00:00:03
route:#Increased memory = 35.29 (MB)
route:#Total memory = 2724.35 (MB)
route:#Peak memory = 2793.45 (MB)
route:#Number of warnings = 3
route:#Total number of warnings = 3
route:#Number of fails = 0
route:#Total number of fails = 0
route:#Complete route_global_detail on Fri Oct 10 16:17:53 2025
route:#
route:#**INFO: auto set of droutePostRouteSwapVia to multiCut
route:
route:route_global_detail
route:
route:#Start route_global_detail on Fri Oct 10 16:17:53 2025
route:#
route:#Generating timing data, please wait...
route:#1463 total nets, 9 already routed, 9 will ignore in trialRoute
route:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
route:#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2733.60 (MB), peak = 2793.45 (MB)
route:#Reporting timing...
route:###############################################################
route:#  Generated by:      Cadence Innovus 25.11-s102_1
route:#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
route:#  Generated on:      Fri Oct 10 16:17:56 2025
route:#  Design:            top_lvl
route:#  Command:           route_design
route:###############################################################
route:#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.300 (ns)
route:#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2849.56 (MB), peak = 2855.04 (MB)
route:#Library Standard Delay: 37.60ps
route:#Slack threshold: 75.20ps
route:#*** Analyzed 79 timing critical paths, and collected 46.
route:#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2850.18 (MB), peak = 2855.04 (MB)
postcts.report_postcts:#@ Begin verbose flow_step report_area_innovus
postcts.report_postcts:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
postcts.report_postcts:Start to collect the design information.
postcts.report_postcts:Build netlist information for Cell top_lvl.
postcts.report_postcts:Finished collecting the design information.
postcts.report_postcts:Generating macro cells used in the design report.
postcts.report_postcts:Generating standard cells used in the design report.
postcts.report_postcts:Analyze library ... 
postcts.report_postcts:Analyze netlist ... 
postcts.report_postcts:Generate no-driven nets information report.
postcts.report_postcts:Analyze timing ... 
postcts.report_postcts:Analyze floorplan/placement ... 
postcts.report_postcts:Analysis Routing ...
postcts.report_postcts:Report saved in file reports/postcts/qor.rpt
postcts.report_postcts:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
postcts.report_postcts:#@ End verbose flow_step report_area_innovus
route:#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.18 (MB), peak = 2857.59 (MB)
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.18 (MB), peak = 2857.59 (MB)
route:#Current view: tt_v1.8_25C_Nominal_25_func 
route:#Current enabled view: tt_v1.8_25C_Nominal_25_func 
route:#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2856.43 (MB), peak = 2859.70 (MB)
route:#Done generating timing data.
route:#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
route:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
route:#Start routing data preparation on Fri Oct 10 16:17:56 2025
route:#
route:#Initial pin access analysis.
route:#Detail pin access analysis.
route:#Done pin access analysis.
route:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
route:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
route:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
route:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
route:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
route:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
route:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
route:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2871.38 (MB), peak = 2872.29 (MB)
route:#Regenerating Ggrids automatically.
route:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
route:#Using automatically generated G-grids.
route:#Done routing data preparation.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2881.66 (MB), peak = 2881.66 (MB)
route:#
route:#Summary of active signal nets routing constraints set by OPT:
route:#	preferred routing layers      : 0
route:#	preferred routing layer effort: 0
route:#	preferred extra space         : 0
route:#	preferred multi-cut via       : 0
route:#	avoid detour                  : 0
route:#	expansion ratio               : 0
route:#	net priority                  : 0
route:#	s2s control                   : 0
route:#	avoid chaining                : 0
route:#	inst-based stacking via       : 0
route:#
route:#Summary of active signal nets routing constraints set by USER:
route:#	preferred routing layers      : 0
route:#	preferred routing layer effort     : 0
route:#	preferred extra space              : 0
route:#	preferred multi-cut via            : 0
route:#	avoid detour                       : 0
route:#	net weight                         : 0
route:#	avoid chaining                     : 0
route:#	cell-based stacking via (required) : 0
route:#	cell-based stacking via (optional) : 0
route:#
route:#Start timing driven prevention iteration...
route:#Setup timing driven global route constraints on 70 nets
route:#    Honor OPT layer assignment for 0 nets.
route:#    Honor USER layer assignment for 0 nets.
route:#    Remove OPT layer assignment for 0 nets.
route:#    Remove USER layer assignment for 0 nets.
route:#layer met1: Res =  0.892857 (ohm/um), Cap =  0.296823 (ff/um), RC =  0.265021
route:#layer met2: Res =  0.892857 (ohm/um), Cap =  0.292022 (ff/um), RC =  0.260734
route:#layer met3: Res =  0.156667 (ohm/um), Cap =     0.341 (ff/um), RC = 0.0534233
route:#layer met4: Res =  0.156667 (ohm/um), Cap =   0.32037 (ff/um), RC = 0.0501913
route:#layer met5: Res =  0.018125 (ohm/um), Cap =  0.283678 (ff/um), RC = 0.00514166
route:#Metal stack 1: met1 (1) - met2 (2)
route:#Metal stack 2: met3 (3) - met5 (5)
route:#Prevention stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
postcts.report_postcts:UM: Running design category ...
route:#0 nets (0 um) assigned to layer met3
route:#0 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
route:#    Honor OPT extra spacing for 0 nets.
route:#    Honor USER extra spacing for 0 nets.
route:#    Remove OPT extra spacing for 0 nets.
route:#    Remove USER extra spacing for 0 nets.
route:#8 critical nets are selected for extra spacing.
route:#    Honor OPT detour control for 0 nets.
route:#    Honor USER detour control for 0 nets.
route:#    Remove OPT detour control for 0 nets.
route:#    Remove USER detour control for 0 nets.
route:#16 critical nets are selected for detour control.
route:#
route:#----------------------------------------------------
route:# Summary of active signal nets routing constraints
route:#+--------------------------+-----------+
route:#| Avoid Detour             |        16 |
route:#| Prefer Extra Space       |         8 |
route:#+--------------------------+-----------+
route:#
route:#----------------------------------------------------
route:#Done timing-driven prevention.
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2894.77 (MB), peak = 2897.61 (MB)
route:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
route:#Total number of routable nets = 1161.
route:#Total number of nets in the design = 1513.
route:#1152 routable nets do not have any wires.
route:#9 routable nets have routed wires.
route:#1152 nets will be global routed.
route:#16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Finished routing data preparation on Fri Oct 10 16:17:57 2025
route:#
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 0.00 (MB)
route:#Total memory = 2894.77 (MB)
route:#Peak memory = 2897.61 (MB)
route:#
route:#
route:#Start global routing on Fri Oct 10 16:17:57 2025
route:#
route:#
route:#Start global routing initialization on Fri Oct 10 16:17:57 2025
route:#
route:#Number of eco nets is 0
route:#
route:#Start global routing data preparation on Fri Oct 10 16:17:57 2025
route:#
route:#Start routing resource analysis on Fri Oct 10 16:17:57 2025
route:#
route:#Routing resource analysis is done on Fri Oct 10 16:17:57 2025
route:#
route:#  Resource Analysis:
route:#
route:#               Routing  #Avail      #Track     #Total     %Gcell
route:#  Layer      Direction   Track     Blocked      Gcell    Blocked
route:#  --------------------------------------------------------------
route:#  met1           H        1384        1445       15792    43.03%
route:#  met2           V        1090        1139       15792    42.74%
route:#  met3           H        1112        1004       15792    42.74%
route:#  met4           V         790         878       15792    42.74%
route:#  met5           H         234         121       15792    12.40%
route:#  --------------------------------------------------------------
route:#  Total                   4611      47.26%       78960    36.73%
route:#
route:#  17 nets (1.12%) with 1 preferred extra spacing.
route:#
route:#
route:#
route:#Global routing data preparation is done on Fri Oct 10 16:17:57 2025
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.06 (MB), peak = 2897.61 (MB)
route:#
route:#
route:#Global routing initialization is done on Fri Oct 10 16:17:57 2025
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.06 (MB), peak = 2897.61 (MB)
route:#
route:#Skip 1/2 round for no nets in the round...
route:#Route nets in 2/2 round...
route:#start global routing iteration 1...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.58 (MB), peak = 2897.61 (MB)
route:#
route:#start global routing iteration 2...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.58 (MB), peak = 2897.61 (MB)
route:#
route:#
route:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
route:#Total number of routable nets = 1161.
route:#Total number of nets in the design = 1513.
route:#
route:#1161 routable nets have routed wires.
route:#16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Routed nets constraints summary:
route:#---------------------------------------------------------------
route:#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
route:#---------------------------------------------------------------
route:#      Default                  8              8            1136  
route:#---------------------------------------------------------------
route:#        Total                  8              8            1136  
route:#---------------------------------------------------------------
route:#
route:#Routing constraints summary of the whole design:
route:#---------------------------------------------------------------
route:#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
route:#---------------------------------------------------------------
route:#      Default                 17              8            1136  
route:#---------------------------------------------------------------
route:#        Total                 17              8            1136  
route:#---------------------------------------------------------------
route:#
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.15  
route:#  met2          0(0.00%)   (0.00%)     0.19  
route:#  met3          0(0.00%)   (0.00%)     0.13  
route:#  met4          0(0.00%)   (0.00%)     0.02  
route:#  met5          0(0.00%)   (0.00%)     0.02  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Hotspot report including placement blocked areas
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met5(H)    |              1.00 |              1.00 |   182.16   695.51   198.72   712.08 |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      worst     |   (met5)     1.00 |   (met5)     1.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.08              6                                      report_area_innovus
route:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 17
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      18237| 3160|
route:#  met2 ( 2V) |      56504| 1916|
route:#  met3 ( 3H) |      50448|  388|
route:#  met4 ( 4V) |      21481|   76|
route:#  met5 ( 5H) |       5475|    0|
route:#-------------+-----------+-----+
route:#  Total      |     152145| 5540|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of involved regular nets 158
route:#Maximum src to sink distance  1860.4
route:#Average of max src_to_sink distance  243.3
route:#Average of ave src_to_sink distance  206.2
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#Global routing statistics:
route:#Cpu time = 00:00:01
route:#Elapsed time = 00:00:01
route:#Increased memory = 2.62 (MB)
route:#Total memory = 2897.39 (MB)
route:#Peak memory = 2898.65 (MB)
route:#
route:#Finished global routing on Fri Oct 10 16:17:58 2025
route:#
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.38 (MB), peak = 2898.65 (MB)
route:#Start Track Assignment.
route:#Done with 1446 horizontal wires in 5 hboxes and 1390 vertical wires in 4 hboxes.
route:#Done with 311 horizontal wires in 5 hboxes and 193 vertical wires in 4 hboxes.
route:#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
route:#
route:#Track assignment summary:
route:# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
route:#------------------------------------------------------------------------
route:# met1       18199.42 	 96.69%  	  0.00% 	 96.69%
route:# met2       56114.35 	  0.01%  	  0.00% 	  0.00%
route:# met3       48522.90 	  0.32%  	  0.00% 	  0.27%
route:# met4       19712.93 	 10.69%  	  0.00% 	 10.63%
route:# met5        5468.34 	  0.00%  	  0.00% 	  0.00%
route:#------------------------------------------------------------------------
route:# All      148017.93  	 13.42% 	  0.00% 	  0.00%
route:#Complete Track Assignment.
route:#Total number of nets with non-default rule or having extra spacing = 17
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      18186| 3160|
route:#  met2 ( 2V) |      56063| 1916|
route:#  met3 ( 3H) |      50262|  388|
route:#  met4 ( 4V) |      21478|   76|
route:#  met5 ( 5H) |       5423|    0|
route:#-------------+-----------+-----+
route:#  Total      |     151411| 5540|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.61 (MB), peak = 2898.65 (MB)
route:#
route:#number of short segments in preferred routing layers
route:#	
route:#	
route:#
route:#Start post global route fixing for timing critical nets ...
route:#
route:#* Updating design timing data...
route:#Extracting RC...
route:Un-suppress "**WARN ..." messages.
route:#
route:#Start tQuantus RC extraction...
route:#Finish check_net_pin_list step Enter extract_rc_after_routing
route:#Extract in track assign mode
route:#Start extraction data preparation
route:#Start building rc corner(s)...
route:#Number of RC Corner = 1
route:#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
route:#(i=5, n=5 1000)
route:#metal1 -> met1 (1)
route:#metal2 -> met2 (2)
route:#metal3 -> met3 (3)
route:#metal4 -> met4 (4)
route:#metal5 -> met5 (5)
route:#SADV_On
route:# Corner(s) : 
route:#Nominal_25C [25.00]
route:# Corner id: 0
route:# Layout Scale: 1.000000
route:# Has Metal Fill model: yes
route:# Temperature was set
route:# Temperature : 25.000000
route:# Ref. Temp   : 25.000000
route:#SADV_Off
route:#
route:#layer[5] tech width 1600 != ict width 800.0
route:#
route:#layer[5] tech spc 1600 != ict spc 800.0
route:#total pattern=35 [5, 90]
route:#Reading previously stored rc_model file ( rc_model.bin ) ...
route:#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
route:#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
route:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
route:#number model r/c [1,1] [5,90] read
route:#0 rcmodel(s) requires rebuild
route:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2893.57 (MB), peak = 2898.89 (MB)
route:#Finish check_net_pin_list step Enter extract
route:#Start init net ripin tree building
route:#Finish init net ripin tree building
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 0.26 (MB)
route:#Total memory = 2897.95 (MB)
route:#Peak memory = 2898.89 (MB)
route:#begin processing metal fill model file
route:#end processing metal fill model file
route:#
route:#Start Post Track Assignment Wire Spread.
route:#Done with 491 horizontal wires in 5 hboxes and 611 vertical wires in 4 hboxes.
route:#Complete Post Track Assignment Wire Spread.
route:#
route:#Length limit = 200 pitches
route:#opt mode = 2
route:#Finish check_net_pin_list step Fix net pin list
route:#Start generate extraction boxes.
route:#
route:#Extract using 30 x 30 Hboxes
route:#5x6 initial hboxes
route:#Use area based hbox pruning.
route:#0/0 hboxes pruned.
route:#Complete generating extraction boxes.
route:#Extract 20 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
route:#Process 0 special clock nets for rc extraction
route:#Total 1161 nets were built. 782 nodes added to break long wires. 0 net(s) have incomplete routes.
route:#Start inst blockage merging.
postcts.report_postcts:#@ Begin verbose flow_step report_early_summary_innovus
postcts.report_postcts:@flow 2: #- Update the timer for hold and write reports
postcts.report_postcts:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postcts.report_postcts:*** time_design #1 [begin] () : totSession cpu/real = 0:01:24.8/0:01:32.4 (0.9), mem = 2963.1M
postcts.report_postcts:Saving timing graph ...
postcts.report_postcts:Done save timing graph
postcts.report_postcts:Starting delay calculation for Hold views
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: top_lvl
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2978.93)
postcts.report_postcts:Total number of fetched objects 1463
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=3001.04 CPU=0:00:00.3 REAL=0:00:01.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=3001.04 CPU=0:00:00.4 REAL=0:00:01.0)
route:#Run Statistics for Extraction:
route:#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
route:#   Increased memory =    62.57 (MB), total memory =  2963.33 (MB), peak memory =  2963.33 (MB)
route:#
route:#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
route:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.54 (MB), peak = 2963.33 (MB)
route:#RC Statistics: 5144 Res, 3735 Ground Cap, 2538 XCap (Edge to Edge)
route:#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
route:#To increase the message display limit, refer to the product command reference manual.
route:#RC V/H edge ratio: 0.60, Avg V/H Edge Length: 15037.05 (3557), Avg L-Edge Length: 42827.46 (848)
route:#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d
postcts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:26 mem=3001.0M)
route:#Finish registering nets and terms for rcdb.
route:#Start writing RC data.
route:#Finish writing RC data
route:#Finish writing rcdb with 7024 nodes, 5863 edges, and 6816 xcaps
route:#782 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
route:#Remove Post Track Assignment Wire Spread
route:Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d' ...
route:Reading RCDB with compressed RC data.
route:Reading RCDB with compressed RC data.
route:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2914.562M)
route:Following multi-corner parasitics specified:
route:	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d (rcdb)
route:Reading RCDB with compressed RC data.
route:		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d specified
route:Cell top_lvl, hinst 
route:Reading RCDB with compressed RC data.
route:Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2914.191M)
route:#
route:#Restore RCDB.
route:#Remove Post Track Assignment Wire Spread
route:#
route:#Complete tQuantus RC extraction.
route:#Cpu time = 00:00:07
route:#Elapsed time = 00:00:07
route:#Increased memory = 12.36 (MB)
route:#Total memory = 2909.97 (MB)
route:#Peak memory = 2963.33 (MB)
route:#
route:Un-suppress "**WARN ..." messages.
route:#RC Extraction Completed...
route:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
route:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
route:#Reporting timing...
postcts.report_postcts:Restoring timing graph ...
postcts.report_postcts:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postcts.report_postcts:Done restore timing graph
postcts.report_postcts:
postcts.report_postcts:OptSummary:
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:         time_design Summary
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Hold views included:
postcts.report_postcts: tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|     Hold mode      |   all   | reg2reg | default |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|           WNS (ns):| -0.006  |  0.130  | -0.006  |
postcts.report_postcts:|           TNS (ns):| -0.006  |  0.000  | -0.006  |
postcts.report_postcts:|    Violating Paths:|    1    |    0    |    1    |
postcts.report_postcts:|          All Paths:|   120   |   117   |   103   |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:|                    | -0.006  |  0.130  | -0.006  |
postcts.report_postcts:|                    | -0.006  |  0.000  | -0.006  |
postcts.report_postcts:|                    |    1    |    0    |    1    |
postcts.report_postcts:|                    |   120   |   117   |   103   |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:
postcts.report_postcts:Density: 2.829%
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:Reported timing to dir debug
postcts.report_postcts:Total CPU time: 2.24 sec
postcts.report_postcts:Total Real time: 3.0 sec
postcts.report_postcts:Total Memory Usage: 2972.425781 Mbytes
postcts.report_postcts:*** time_design #1 [finish] () : cpu/real = 0:00:02.2/0:00:02.7 (0.8), totSession cpu/real = 0:01:27.0/0:01:35.1 (0.9), mem = 2972.4M
postcts.report_postcts:@flow 5: #- Reports that describe timing health
postcts.report_postcts:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: top_lvl
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2945.2)
postcts.report_postcts:Total number of fetched objects 1463
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=2966.86 CPU=0:00:00.3 REAL=0:00:01.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=2966.86 CPU=0:00:00.4 REAL=0:00:01.0)
postcts.report_postcts:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
postcts.report_postcts:@@flow 10: set_metric -name timing.hold.type -value gba
postcts.report_postcts:#@ End verbose flow_step report_early_summary_innovus
postcts.report_postcts:UM: Running hold category ...
route:###############################################################
route:#  Generated by:      Cadence Innovus 25.11-s102_1
route:#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
route:#  Generated on:      Fri Oct 10 16:18:08 2025
route:#  Design:            top_lvl
route:#  Command:           route_design
route:###############################################################
route:#Normalized TNS: -1.056 -> -0.812, r2r -0.075 -> -0.058, unit 1000.000, clk period 1.300 (ns)
route:#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2934.18 (MB), peak = 2963.33 (MB)
route:#Library Standard Delay: 37.60ps
route:#Slack threshold: 0.00ps
route:#*** Analyzed 61 timing critical paths, and collected 34.
route:#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.18 (MB), peak = 2963.33 (MB)
route:#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.82 (MB), peak = 2963.33 (MB)
route:Worst slack reported in the design = 0.135423 (late)
route:
route:*** writeDesignTiming (0:00:00.1) ***
route:#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.40 (MB), peak = 2963.33 (MB)
route:Un-suppress "**WARN ..." messages.
route:#Number of victim nets: 0
route:#Number of aggressor nets: 0
route:#Number of weak nets: 21
route:#Number of critical nets: 16
route:#	level 1 [-101.4,  -11.7]: 14 nets
route:#	level 2 [ -25.5,  -25.5]: 1 nets
route:#	level 3 [ -25.5,  -25.5]: 1 nets
route:#Total number of nets: 1161
route:#Total number of significant detoured timing critical nets is 0
route:#Total number of selected detoured timing critical nets is 0
route:#Setup timing driven post global route constraints on 21 nets
route:#2 critical nets are selected for extra spacing.
route:#Postfix stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:          10.41             10                                      report_early_summary_innovus
route:#0 nets (0 um) assigned to layer met3
route:#0 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.15  
route:#  met2          0(0.00%)   (0.00%)     0.19  
route:#  met3          0(0.00%)   (0.00%)     0.13  
route:#  met4          0(0.00%)   (0.00%)     0.02  
route:#  met5          0(0.00%)   (0.00%)     0.02  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Hotspot report including placement blocked areas
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met5(H)    |              1.00 |              1.00 |   182.16   695.51   198.72   712.08 |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      worst     |   (met5)     1.00 |   (met5)     1.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#----------------------------------------------------
route:# Summary of active signal nets routing constraints
route:#+--------------------------+-----------+
route:#| Avoid Detour             |        16 |
route:#| Prefer Extra Space       |        10 |
route:#+--------------------------+-----------+
route:#
route:#----------------------------------------------------
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      18186| 3160|
route:#  met2 ( 2V) |      56031| 1916|
route:#  met3 ( 3H) |      50262|  388|
route:#  met4 ( 4V) |      21478|   76|
route:#  met5 ( 5H) |       5423|    0|
route:#-------------+-----------+-----+
route:#  Total      |     151379| 5540|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of involved regular nets 158
route:#Maximum src to sink distance  1856.0
route:#Average of max src_to_sink distance  244.1
route:#Average of ave src_to_sink distance  206.8
route:#Total number of involved priority nets 9
route:#Maximum src to sink distance for priority net 815.3
route:#Average of max src_to_sink distance for priority net 350.0
route:#Average of ave src_to_sink distance for priority net 249.7
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2928.88 (MB), peak = 2963.33 (MB)
route:Current (total cpu=0:01:35, real=0:01:41, peak res=2963.3M, current mem=2881.9M)
route:top_lvl
route:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2893.3M, current mem=2893.3M)
route:Current (total cpu=0:01:35, real=0:01:41, peak res=2963.3M, current mem=2893.3M)
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2893.31 (MB), peak = 2963.33 (MB)
route:#* Importing design timing data...
route:#Number of victim nets: 0
route:#Number of aggressor nets: 0
route:#Number of weak nets: 21
route:#Number of critical nets: 16
route:#	level 1 [-101.4,  -11.7]: 14 nets
route:#	level 2 [ -25.5,  -25.5]: 1 nets
route:#	level 3 [ -25.5,  -25.5]: 1 nets
route:#Total number of nets: 1161
route:#
route:#timing driven effort level: 3
route:#Start Track Assignment With Timing Driven.
route:#Done with 41 horizontal wires in 5 hboxes and 23 vertical wires in 4 hboxes.
route:#Done with 7 horizontal wires in 5 hboxes and 3 vertical wires in 4 hboxes.
route:#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
route:#
route:#Track assignment summary:
route:# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
route:#------------------------------------------------------------------------
route:# met1       18198.96 	 96.69%  	  0.00% 	 96.69%
route:# met2       56119.23 	  0.01%  	  0.00% 	  0.00%
route:# met3       48527.05 	  0.32%  	  0.00% 	  0.27%
route:# met4       19712.32 	 10.69%  	  0.00% 	 10.63%
route:# met5        5468.34 	  0.00%  	  0.00% 	  0.00%
route:#------------------------------------------------------------------------
route:# All      148025.90  	 13.42% 	  0.00% 	  0.00%
route:#Complete Track Assignment With Timing Driven.
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      18186| 3160|
route:#  met2 ( 2V) |      56069| 1916|
route:#  met3 ( 3H) |      50260|  388|
route:#  met4 ( 4V) |      21478|   76|
route:#  met5 ( 5H) |       5423|    0|
route:#-------------+-----------+-----+
route:#  Total      |     151415| 5540|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.51 (MB), peak = 2963.33 (MB)
route:#
route:#Routing data preparation, pin analysis, global routing and track assignment statistics:
route:#Cpu time = 00:00:14
route:#Elapsed time = 00:00:14
route:#Increased memory = 34.22 (MB)
route:#Total memory = 2897.51 (MB)
route:#Peak memory = 2963.33 (MB)
route:#Start reading timing information from file .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz ...
route:#Read in timing information for 38 ports, 1029 instances from timing file .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz.
route:#
route:#Start Detail Routing..
route:#start initial detail routing ...
postcts.report_postcts:#@ Begin verbose flow_step report_early_paths
postcts.report_postcts:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
postcts.report_postcts:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
postcts.report_postcts:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
postcts.report_postcts:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
postcts.report_postcts:@flow 6: if {![get_feature report_pba]} {
postcts.report_postcts:@flow 7:
postcts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postcts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postcts.report_postcts:@flow 12: }
postcts.report_postcts:#@ End verbose flow_step report_early_paths
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.09              7                                      report_early_paths
postcts.report_postcts:#@ Begin verbose flow_step report_late_summary_innovus
postcts.report_postcts:@flow 2: #- Update the timer for setup and write reports
postcts.report_postcts:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postcts.report_postcts:*** time_design #2 [begin] () : totSession cpu/real = 0:01:42.3/0:01:50.8 (0.9), mem = 3019.3M
postcts.report_postcts:Starting delay calculation for Setup views
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: top_lvl
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2996.23)
postcts.report_postcts:Total number of fetched objects 1463
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=3018.08 CPU=0:00:00.3 REAL=0:00:00.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=3018.08 CPU=0:00:00.4 REAL=0:00:00.0)
postcts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:43 mem=3018.6M)
postcts.report_postcts:
postcts.report_postcts:OptSummary:
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:         time_design Summary
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Setup views included:
postcts.report_postcts: tt_v1.8_25C_Nominal_25_func 
postcts.report_postcts:
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|     Setup mode     |   all   | reg2reg | default |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|           WNS (ns):|  0.009  |  0.009  |  0.179  |
postcts.report_postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postcts.report_postcts:|    Violating Paths:|    0    |    0    |    0    |
postcts.report_postcts:|          All Paths:|   120   |   117   |   103   |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:|                    |  0.009  |  0.009  |  0.179  |
postcts.report_postcts:|                    |  0.000  |  0.000  |  0.000  |
postcts.report_postcts:|                    |    0    |    0    |    0    |
postcts.report_postcts:|                    |   120   |   117   |   103   |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:
postcts.report_postcts:+----------------+-------------------------------+------------------+
postcts.report_postcts:|                |              Real             |       Total      |
postcts.report_postcts:|    DRVs        +------------------+------------+------------------|
postcts.report_postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts.report_postcts:+----------------+------------------+------------+------------------+
postcts.report_postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts.report_postcts:|   max_tran     |      1 (4)       |   -0.036   |      1 (4)       |
postcts.report_postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts.report_postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts.report_postcts:+----------------+------------------+------------+------------------+
postcts.report_postcts:
postcts.report_postcts:Density: 2.829%
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:Reported timing to dir debug
postcts.report_postcts:Total CPU time: 1.39 sec
postcts.report_postcts:Total Real time: 2.0 sec
postcts.report_postcts:Total Memory Usage: 2989.191406 Mbytes
postcts.report_postcts:*** time_design #2 [finish] () : cpu/real = 0:00:01.4/0:00:02.6 (0.5), totSession cpu/real = 0:01:43.7/0:01:53.4 (0.9), mem = 2989.2M
postcts.report_postcts:@flow 5: #- Reports that describe timing health
postcts.report_postcts:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
postcts.report_postcts:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postcts.report_postcts:@@flow 10: set_metric -name timing.setup.type -value gba
postcts.report_postcts:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postcts.report_postcts:#@ End verbose flow_step report_late_summary_innovus
postcts.report_postcts:UM: Running setup category ...
postcts.report_postcts:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           8.88             10          0.000 ns          0.009 ns  report_late_summary_innovus
route:#   number of violations = 5
route:#
route:#  By Layer and Type:
route:#
route:#---------+------+-----+-------+
route:#  -      | Short| Loop| Totals|
route:#---------+------+-----+-------+
route:#  met1   |     0|    1|      1|
route:#  met2   |     3|    0|      3|
route:#  met3   |     1|    0|      1|
route:#  Totals |     4|    1|      5|
route:#---------+------+-----+-------+
route:#
route:#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 2904.49 (MB), peak = 2998.52 (MB)
route:#start 1st optimization iteration ...
route:#   number of violations = 1
route:#
route:#  By Layer and Type:
route:#
route:#---------+------+-------+
route:#  -      | Short| Totals|
route:#---------+------+-------+
route:#  met1   |     0|      0|
route:#  met2   |     1|      1|
route:#  Totals |     1|      1|
route:#---------+------+-------+
route:#
route:#    number of process antenna violations = 320
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2904.41 (MB), peak = 2998.52 (MB)
route:#start 2nd optimization iteration ...
route:#   number of violations = 1
route:#
route:#  By Layer and Type:
route:#
route:#---------+------+-------+
route:#  -      | Short| Totals|
route:#---------+------+-------+
route:#  met1   |     0|      0|
route:#  met2   |     1|      1|
route:#  Totals |     1|      1|
route:#---------+------+-------+
route:#
route:#    number of process antenna violations = 324
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.24 (MB), peak = 2998.52 (MB)
route:#start 3rd optimization iteration ...
route:#   number of violations = 0
route:#    number of process antenna violations = 324
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2902.41 (MB), peak = 2998.52 (MB)
route:#Complete Detail Routing.
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      23772| 3682|
route:#  met2 ( 2V) |      57730| 1573|
route:#  met3 ( 3H) |      45129|  495|
route:#  met4 ( 4V) |      21355|   70|
route:#  met5 ( 5H) |       5730|    0|
route:#-------------+-----------+-----+
route:#  Total      |     153715| 5820|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of DRC violations = 0
route:#Cpu time = 00:00:18
route:#Elapsed time = 00:00:18
route:#Increased memory = 4.89 (MB)
route:#Total memory = 2902.41 (MB)
route:#Peak memory = 2998.52 (MB)
route:#
route:#start routing for process antenna violation fix ...
route:#- start antenna fix number of process antenna vio = 124.
route:#- start antenna fix number of net violated process antenna rule = 80.
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2908.89 (MB), peak = 2998.52 (MB)
route:#
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      23772| 3682|
route:#  met2 ( 2V) |      57441| 1651|
route:#  met3 ( 3H) |      44851|  713|
route:#  met4 ( 4V) |      21718|  214|
route:#  met5 ( 5H) |       6236|    0|
route:#-------------+-----------+-----+
route:#  Total      |     154017| 6260|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 20
route:#Total number of net violated process antenna rule = 17
route:#
route:#
route:#start delete and reroute for process antenna violation fix ...
postcts.report_postcts:#@ Begin verbose flow_step report_late_paths
postcts.report_postcts:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
postcts.report_postcts:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
postcts.report_postcts:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
postcts.report_postcts:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
postcts.report_postcts:@flow 6: if {![get_feature report_pba]} {
postcts.report_postcts:@flow 7:
postcts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postcts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postcts.report_postcts:@flow 12: }
postcts.report_postcts:#@ End verbose flow_step report_late_paths
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.39              7                                      report_late_paths
route:#- start antenna fix number of process antenna vio = 9.
route:#- start antenna fix number of net violated process antenna rule = 8.
postcts.report_postcts:#@ Begin verbose flow_step report_clock_timing
postcts.report_postcts:@flow 2: #- Reports that check clock implementation
postcts.report_postcts:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
postcts.report_postcts:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
postcts.report_postcts:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
postcts.report_postcts:#@ End verbose flow_step report_clock_timing
postcts.report_postcts:UM: Running clock category ...
postcts.report_postcts:Updating ideal nets and annotations...
postcts.report_postcts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
postcts.report_postcts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:No differences between SDC and CTS ideal net status found.
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:
postcts.report_postcts:Clock DAG stats:
postcts.report_postcts:================
postcts.report_postcts:
postcts.report_postcts:---------------------------------------------------------
postcts.report_postcts:Cell type                 Count    Area       Capacitance
postcts.report_postcts:---------------------------------------------------------
postcts.report_postcts:Buffers                     6      125.690       0.033
postcts.report_postcts:Inverters                   2       34.279       0.042
postcts.report_postcts:Integrated Clock Gates      0        0.000       0.000
postcts.report_postcts:Discrete Clock Gates        0        0.000       0.000
postcts.report_postcts:Clock Logic                 0        0.000       0.000
postcts.report_postcts:All                         8      159.970       0.076
postcts.report_postcts:---------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock DAG miscellaneous counts:
postcts.report_postcts:===============================
postcts.report_postcts:
postcts.report_postcts:------------------------------
postcts.report_postcts:Type                     Count
postcts.report_postcts:------------------------------
postcts.report_postcts:Roots                      1
postcts.report_postcts:Preserved Ports            0
postcts.report_postcts:Multiple Clock Inputs      0
postcts.report_postcts:------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG sink counts:
postcts.report_postcts:======================
postcts.report_postcts:
postcts.report_postcts:-------------------------
postcts.report_postcts:Sink type           Count
postcts.report_postcts:-------------------------
postcts.report_postcts:Regular              90
postcts.report_postcts:Enable Latch          0
postcts.report_postcts:Load Capacitance      0
postcts.report_postcts:Antenna Diode         0
postcts.report_postcts:Node Sink             0
postcts.report_postcts:Port                  0
postcts.report_postcts:Total                90
postcts.report_postcts:-------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG wire lengths:
postcts.report_postcts:=======================
postcts.report_postcts:
postcts.report_postcts:--------------------
postcts.report_postcts:Type     Wire Length
postcts.report_postcts:--------------------
postcts.report_postcts:Top          0.000
postcts.report_postcts:Trunk     1342.660
postcts.report_postcts:Leaf      2424.595
postcts.report_postcts:Total     3767.255
postcts.report_postcts:--------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG hp wire lengths:
postcts.report_postcts:==========================
postcts.report_postcts:
postcts.report_postcts:-----------------------
postcts.report_postcts:Type     hp Wire Length
postcts.report_postcts:-----------------------
postcts.report_postcts:Top            0.000
postcts.report_postcts:Trunk       1334.920
postcts.report_postcts:Leaf        1876.800
postcts.report_postcts:Total       3211.720
postcts.report_postcts:-----------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG capacitances:
postcts.report_postcts:=======================
postcts.report_postcts:
postcts.report_postcts:--------------------------------
postcts.report_postcts:Type     Gate     Wire     Total
postcts.report_postcts:--------------------------------
postcts.report_postcts:Top      0.000    0.000    0.000
postcts.report_postcts:Trunk    0.109    0.196    0.306
postcts.report_postcts:Leaf     0.190    0.443    0.633
postcts.report_postcts:Total    0.300    0.639    0.939
postcts.report_postcts:--------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG sink capacitances:
postcts.report_postcts:============================
postcts.report_postcts:
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:Total    Average    Std. Dev.    Min      Max
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:0.190     0.002       0.001      0.002    0.007
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG net violations:
postcts.report_postcts:=========================
postcts.report_postcts:
postcts.report_postcts:None
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG primary half-corner transition distribution:
postcts.report_postcts:======================================================
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Trunk       0.600       4       0.047       0.042      0.011    0.108    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
postcts.report_postcts:Leaf        0.150       4       0.114       0.031      0.085    0.140    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
postcts.report_postcts:Leaf        0.500       1       0.191       0.000      0.191    0.191    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG library cell distribution:
postcts.report_postcts:====================================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------
postcts.report_postcts:Name        Type        Inst     Inst Area 
postcts.report_postcts:                        Count    (um^2)
postcts.report_postcts:-------------------------------------------
postcts.report_postcts:CLKBUFX8    buffer        6       125.690
postcts.report_postcts:CLKINVX8    inverter      2        34.279
postcts.report_postcts:-------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
postcts.report_postcts:
postcts.report_postcts:Clock Tree Summary:
postcts.report_postcts:===================
postcts.report_postcts:
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
postcts.report_postcts:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
postcts.report_postcts:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
postcts.report_postcts:                                                                (Ohms)                                
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock    0     6     2      0       5        41    815.06    1476.59     159.970   0.639  0.300  clk
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock Sink Summary:
postcts.report_postcts:===================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postcts.report_postcts:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postcts.report_postcts:                                                                                                          Pins    Sinks   Sinks       
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock       0             0             0            0           0          0        86        0       4       0         0         0
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Summary across all clock trees:
postcts.report_postcts:===============================
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
postcts.report_postcts:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
postcts.report_postcts:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
postcts.report_postcts:                                                                        (Ohms)                         
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:  0     6     2      0       5         2        41      18     815.060    147.659     159.970   0.639  0.300
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock Sink Summary across all clock trees:
postcts.report_postcts:==========================================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postcts.report_postcts:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postcts.report_postcts:                                                                                              Pins    Sinks   Sinks       
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:     0             0             0            0           0          0        86        0       4       0         0         0
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Physical metrics across all clock trees:
postcts.report_postcts:========================================
postcts.report_postcts:
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:Metric                               Minimum  Average  Maximum  Std.dev
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:Source-sink routed net length (um)    3.220   347.398  815.060  268.673
postcts.report_postcts:Source-sink manhattan distance (um)   3.220   336.924  815.120  260.061
postcts.report_postcts:Source-sink resistance (Ohm)         18.018    77.784  147.659   40.414
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
postcts.report_postcts:=========================================================================
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Trunk       0.600       4       0.047       0.042      0.011    0.108    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
postcts.report_postcts:Leaf        0.150       4       0.114       0.031      0.085    0.140    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
postcts.report_postcts:Leaf        0.500       1       0.191       0.000      0.191    0.191    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Count of violations across all clock trees:
postcts.report_postcts:===========================================
postcts.report_postcts:
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
postcts.report_postcts:Name        violations         violations        violations    violations    violations
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:core_clock          0                 0               0             0            0
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:Total               0                 0               0             0            0
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
postcts.report_postcts:
postcts.report_postcts:Found a total of 0 clock tree pins with max capacitance violations.
route:#- start antenna fix number of process antenna vio = 3.
route:#- start antenna fix number of net violated process antenna rule = 2.
postcts.report_postcts:Found a total of 0 clock tree nets with max resistance violations.
postcts.report_postcts:Found a total of 0 clock tree nets with max length violations.
postcts.report_postcts:Found a total of 0 clock tree nets with max fanout violations.
postcts.report_postcts:Found a total of 0 clock tree pins with a slew violation.
postcts.report_postcts:
postcts.report_postcts:Clock Timing Summary:
postcts.report_postcts:=====================
postcts.report_postcts:
postcts.report_postcts:Target and measured clock slews (in ns):
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
postcts.report_postcts:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.206          0.127         0.103          0.067      ignored          -      ignored          -
postcts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.213          0.131         0.108          0.069      explicit      100.000   explicit      100.000
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:* - indicates that target was not met.
postcts.report_postcts:
postcts.report_postcts:auto extracted - target was extracted from SDC.
postcts.report_postcts:auto computed - target was computed when balancing trees.
postcts.report_postcts:
postcts.report_postcts:Total Transition Slacks Summary:
postcts.report_postcts:================================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
postcts.report_postcts:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts: 0.000        0.000        -2.668        -0.455       0.000       0.000       0.000       0.000
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
postcts.report_postcts:
postcts.report_postcts:Top Underslews:
postcts.report_postcts:
postcts.report_postcts:-------------------------------------
postcts.report_postcts:Driving node           Underslew (ns)
postcts.report_postcts:-------------------------------------
postcts.report_postcts:core_clock                 -0.589
postcts.report_postcts:cts_FE_USKC43_CTS_2        -0.572
postcts.report_postcts:CTS_ccl_a_buf_00002        -0.560
postcts.report_postcts:CTS_ccl_buf_00006          -0.492
postcts.report_postcts:CTS_ccl_a_buf_00005        -0.309
postcts.report_postcts:CTS_ccl_a_buf_00004        -0.066
postcts.report_postcts:cts_FE_USKC44_CTS_2        -0.060
postcts.report_postcts:CTS_ccl_a_buf_00001        -0.010
postcts.report_postcts:CTS_ccl_a_buf_00003        -0.010
postcts.report_postcts:-------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           6.99              7                                      report_clock_timing
route:#- start antenna fix number of process antenna vio = 2.
route:#- start antenna fix number of net violated process antenna rule = 1.
route:#- start antenna fix number of process antenna vio = 1.
route:#- start antenna fix number of net violated process antenna rule = 1.
route:#cpu time = 00:00:14, elapsed time = 00:00:15, memory = 2901.09 (MB), peak = 3002.24 (MB)
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      25977| 3831|
route:#  met2 ( 2V) |      61834| 1750|
route:#  met3 ( 3H) |      45296|  713|
route:#  met4 ( 4V) |      17516|  168|
route:#  met5 ( 5H) |       2359|    0|
route:#-------------+-----------+-----+
route:#  Total      |     152982| 6462|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#
route:#
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      25977| 3831|
route:#  met2 ( 2V) |      61834| 1750|
route:#  met3 ( 3H) |      45296|  713|
route:#  met4 ( 4V) |      17516|  168|
route:#  met5 ( 5H) |       2359|    0|
route:#-------------+-----------+-----+
route:#  Total      |     152982| 6462|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#
route:#
route:#Start Post Route via swapping...
route:#49.78% of area are rerouted by ECO routing.
route:#   number of violations = 0
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2904.78 (MB), peak = 3002.24 (MB)
route:#CELL_VIEW top_lvl,init has 0 DRC violations
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#No via is swapped.
route:#Post Route via swapping is done.
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      25977| 3831|
route:#  met2 ( 2V) |      61834| 1750|
route:#  met3 ( 3H) |      45296|  713|
route:#  met4 ( 4V) |      17516|  168|
route:#  met5 ( 5H) |       2359|    0|
route:#-------------+-----------+-----+
route:#  Total      |     152982| 6462|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#
route:#Start Post Route wire spreading..
route:#
route:#Start DRC checking..
postcts.report_postcts:#@ Begin verbose flow_step report_power_innovus
postcts.report_postcts:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
postcts.report_postcts:
postcts.report_postcts:Power Net Detected:
postcts.report_postcts:        Voltage	    Name
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:Using Power View tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:.
postcts.report_postcts:
postcts.report_postcts:Begin Power Analysis
postcts.report_postcts:
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:
postcts.report_postcts:Begin Processing Timing Library for Power Calculation
postcts.report_postcts:
postcts.report_postcts:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3030.96MB/6067.03MB/3030.96MB)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Begin Processing Power Net/Grid for Power Calculation
postcts.report_postcts:
postcts.report_postcts:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3030.96MB/6067.03MB/3030.96MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing Timing Window Data for Power Calculation
postcts.report_postcts:
postcts.report_postcts:core_clock(769.231MHz) CK: assigning clock core_clock to net clk
postcts.report_postcts:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.03MB/6067.03MB/3031.03MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing User Attributes
postcts.report_postcts:
postcts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.03MB/6067.03MB/3031.03MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing Signal Activity
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Starting Levelizing
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 10%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 20%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 30%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 40%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 50%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 60%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 70%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 80%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 90%
postcts.report_postcts:
postcts.report_postcts:Finished Levelizing
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts:
postcts.report_postcts:Starting Activity Propagation
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
postcts.report_postcts:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
postcts.report_postcts:
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 10%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 20%
postcts.report_postcts:
postcts.report_postcts:Finished Activity Propagation
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.22MB/6067.03MB/3031.22MB)
postcts.report_postcts:
postcts.report_postcts:Begin Power Computation
postcts.report_postcts:
postcts.report_postcts:      ----------------------------------------------------------
postcts.report_postcts:      # of cell(s) missing both power/leakage table: 0
postcts.report_postcts:      # of cell(s) missing power table: 1
postcts.report_postcts:      # of cell(s) missing leakage table: 0
postcts.report_postcts:      ----------------------------------------------------------
postcts.report_postcts:CellName                                  Missing Table(s)
postcts.report_postcts:TIEHI                                     internal power, 
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Starting Calculating power
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts: ... Calculating switching power
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 10%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 20%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 30%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 40%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 50%
postcts.report_postcts: ... Calculating internal and leakage power
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 60%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 70%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 80%
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT): 90%
postcts.report_postcts:
postcts.report_postcts:Finished Calculating power
postcts.report_postcts:2025-Oct-10 16:18:47 (2025-Oct-10 20:18:47 GMT)
postcts.report_postcts:      # of MSMV cell(s) missing power_level: 0
postcts.report_postcts:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.98MB/6067.03MB/3031.98MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing User Attributes
postcts.report_postcts:
postcts.report_postcts:Begin Processing set_power
postcts.report_postcts:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3031.98MB/6067.03MB/3031.98MB)
postcts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.98MB/6067.03MB/3031.98MB)
postcts.report_postcts:
postcts.report_postcts:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3031.98MB/6067.03MB/3031.98MB)
postcts.report_postcts:
postcts.report_postcts:Begin Boundary Leakage Calculation
postcts.report_postcts:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3032.11MB/6067.03MB/3032.11MB)
postcts.report_postcts:Begin Static Power Report Generation
postcts.report_postcts:*
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Total Power
postcts.report_postcts:-----------------------------------------------------------------------------------------
postcts.report_postcts:Total Internal Power:       92.58323653 	   90.0808%
postcts.report_postcts:Total Switching Power:      10.15842835 	    9.8839%
postcts.report_postcts:Total Leakage Power:         0.03628869 	    0.0353%
postcts.report_postcts:Total Power:               102.77795358
postcts.report_postcts:-----------------------------------------------------------------------------------------
postcts.report_postcts:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
postcts.report_postcts:
postcts.report_postcts:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3032.97MB/6067.03MB/3032.97MB)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Output file is reports/postcts/power.all.rpt
postcts.report_postcts:#@ End verbose flow_step report_power_innovus
postcts.report_postcts:UM: Running power category ...
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.48              7                                      report_power_innovus
route:#   number of violations = 0
route:#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2905.04 (MB), peak = 3002.24 (MB)
route:#CELL_VIEW top_lvl,init has 0 DRC violations
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#
route:#Start data preparation for wire spreading...
route:#
route:#Data preparation is done on Fri Oct 10 16:18:51 2025
route:#
route:#
route:#Start Post Route Wire Spread.
route:#Done with 323 horizontal wires in 9 hboxes and 759 vertical wires in 7 hboxes.
route:#Complete Post Route Wire Spread.
route:#
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      25978| 3831|
route:#  met2 ( 2V) |      62521| 1750|
route:#  met3 ( 3H) |      45704|  713|
route:#  met4 ( 4V) |      17617|  168|
route:#  met5 ( 5H) |       2403|    0|
route:#-------------+-----------+-----+
route:#  Total      |     154224| 6462|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#
route:#Start DRC checking..
postcts.report_postcts:#@ Begin verbose flow_step report_finish
postcts.report_postcts:#@ End verbose flow_step report_finish
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           6.92              7                                      report_finish
route:#   number of violations = 0
route:#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2908.03 (MB), peak = 3002.24 (MB)
route:#CELL_VIEW top_lvl,init has 0 DRC violations
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#   number of violations = 0
route:#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2904.11 (MB), peak = 3002.24 (MB)
route:#CELL_VIEW top_lvl,init has 0 DRC violations
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 1
route:#Total number of net violated process antenna rule = 1
route:#Post Route wire spread is done.
route:#Total number of nets with non-default rule or having extra spacing = 19
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |      25978| 3831|
route:#  met2 ( 2V) |      62521| 1750|
route:#  met3 ( 3H) |      45704|  713|
route:#  met4 ( 4V) |      17617|  168|
route:#  met5 ( 5H) |       2403|    0|
route:#-------------+-----------+-----+
route:#  Total      |     154224| 6462|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 116977 um.
route:#route_detail Statistics:
route:#Cpu time = 00:00:46
route:#Elapsed time = 00:00:46
route:#Increased memory = 4.67 (MB)
route:#Total memory = 2902.18 (MB)
route:#Peak memory = 3002.24 (MB)
route:#
route:#route_global_detail statistics:
route:#Cpu time = 00:01:02
route:#Elapsed time = 00:01:03
route:#Increased memory = 158.92 (MB)
route:#Total memory = 2883.41 (MB)
route:#Peak memory = 3002.24 (MB)
route:#Number of warnings = 23
route:#Total number of warnings = 27
route:#Number of fails = 0
route:#Total number of fails = 0
route:#Complete route_global_detail on Fri Oct 10 16:18:57 2025
route:#
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:AAE_INFO: Post Route call back at the end of routeDesign
route:#route_design: cpu time = 00:01:06, elapsed time = 00:01:07, memory = 2865.99 (MB), peak = 3002.24 (MB)
route:#
route:#  Scalability Statistics
route:#
route:#----------------------------+---------+-------------+------------+
route:#  route_design              | cpu time| elapsed time| scalability|
route:#----------------------------+---------+-------------+------------+
route:#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
route:#  Post Callback             | 00:00:00|     00:00:00|         1.0|
route:#  Timing Data Generation    | 00:00:13|     00:00:14|         1.0|
route:#  DB Import                 | 00:00:00|     00:00:00|         1.0|
route:#  DB Export                 | 00:00:00|     00:00:00|         1.0|
route:#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
route:#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
route:#  Global Routing            | 00:00:01|     00:00:01|         1.0|
route:#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
route:#  Detail Routing            | 00:00:20|     00:00:20|         1.0|
route:#  Antenna Fixing            | 00:00:15|     00:00:15|         1.0|
route:#  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
route:#  Post Route Wire Spreading | 00:00:12|     00:00:12|         1.0|
route:#  (-) Signature             | 00:00:00|     00:00:00|         1.0|
route:#  Entire Command            | 00:01:06|     00:01:07|         1.0|
route:#----------------------------+---------+-------------+------------+
route:#
route:#% End route_design (date=10/10 16:18:57, total cpu=0:01:06, real=0:01:07, peak res=3002.2M, current mem=2866.0M)
route:#@ End verbose flow_step implementation.route.run_route
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:          72.96             74                                      run_route
postcts.report_postcts:
postcts.report_postcts:Program version = 25.11-s102_1
postcts.report_postcts:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postcts.report_postcts:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
postcts.report_postcts:Starting time = Oct 10, 2025 16:17:20
postcts.report_postcts:Ending time = Oct 10, 2025 16:19:02
postcts.report_postcts:
postcts.report_postcts:Run Flow Summary
postcts.report_postcts:---------------------
postcts.report_postcts:
postcts.report_postcts:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_finish
postcts.report_postcts:
postcts.report_postcts:Step status:
postcts.report_postcts:     report_start                           success
postcts.report_postcts:     init_innovus.init_innovus_yaml         success
postcts.report_postcts:     init_innovus.init_innovus_user         success
postcts.report_postcts:     report_check_design                    success
postcts.report_postcts:     report_area_innovus                    success
postcts.report_postcts:     report_early_summary_innovus           success
postcts.report_postcts:     report_early_paths                     success
postcts.report_postcts:     report_late_summary_innovus            success
postcts.report_postcts:     report_late_paths                      success
postcts.report_postcts:     report_clock_timing                    success
postcts.report_postcts:     report_power_innovus                   success
postcts.report_postcts:     report_finish                          success
postcts.report_postcts:
postcts.report_postcts: ---------------------------------------------------------------------------------------------------- 
postcts.report_postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postcts.report_postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
postcts.report_postcts:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
postcts.report_postcts:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
postcts.report_postcts:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
postcts.report_postcts:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
postcts.report_postcts:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
postcts.report_postcts:| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
postcts.report_postcts:| postcts     | 0:02:42          | 0:02:54           |                     0 |                 0.009 |
postcts.report_postcts: ---------------------------------------------------------------------------------------------------- 
postcts.report_postcts:*** Message Summary: 312 warning(s), 10 error(s)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 3007.652M, initial mem = 949.398M) ***
postcts.report_postcts:--- Ending "Innovus" (totcpu=0:02:21, real=0:02:33, mem=3007.7M) ---
postcts.report_postcts:
route:#@ Begin verbose flow_step implementation.route.block_finish
route:@flow 2: apply {{} {
route:    #- Make sure flow_report_name is reset from any reports executed during the flow
route:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
route:    #- Set DB for handoff to Innovus
route:    if {[is_flow -inside flow:syn_opt]} {
route:      set_db flow_write_db_common true
route:    }
route:  
route:    #- Set value for SPEF output file generation
route:    if {[get_db flow_branch] ne ""} {
route:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
route:    } else {
route:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
route:    }
route:    set_db flow_spef_directory $out_dir
route:  
route:    #- Store non-default root attributes to metrics
route:    catch {report_obj -tcl} flow_root_config
route:    if {[dict exists $flow_root_config root:/]} {
route:      set flow_root_config [dict get $flow_root_config root:/]
route:    } elseif {[dict exists $flow_root_config root:]} {
route:      set flow_root_config [dict get $flow_root_config root:]
route:    } else {
route:    }
route:    foreach key [dict keys $flow_root_config] {
route:      if {[string length [dict get $flow_root_config $key]] > 200} {
route:        dict set flow_root_config $key "\[long value truncated\]"
route:      }
route:    }
route:    set_metric -name flow.root_config -value $flow_root_config
route:  }}
route:#@ End verbose flow_step implementation.route.block_finish
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           6.89              6                                      block_finish
route:#% Begin save design ... (date=10/10 16:19:06, mem=2919.5M)
route:% Begin Save ccopt configuration ... (date=10/10 16:19:06, mem=2919.5M)
route:% End Save ccopt configuration ... (date=10/10 16:19:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2920.2M, current mem=2920.2M)
route:% Begin Save netlist data ... (date=10/10 16:19:06, mem=2920.2M)
route:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.v.bin in single-threaded mode...
route:% End Save netlist data ... (date=10/10 16:19:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2920.2M, current mem=2920.2M)
route:Saving symbol-table file ...
route:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.congmap.gz ...
route:% Begin Save AAE data ... (date=10/10 16:19:07, mem=2920.7M)
route:Saving AAE Data ...
route:AAE DB initialization (MEM=3060.179688 CPU=0:00:00.0 REAL=0:00:00.0) 
route:% End Save AAE data ... (date=10/10 16:19:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=3060.2M, current mem=2921.4M)
route:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/gui.pref.tcl ...
route:Saving mode setting ...
route:Saving root attributes to be loaded post write_db ...
route:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
route:Saving global file ...
route:Saving root attributes to be loaded previous write_db ...
route:% Begin Save floorplan data ... (date=10/10 16:19:09, mem=2928.6M)
route:Saving floorplan file ...
route:Convert 0 swires and 0 svias from compressed groups
route:% End Save floorplan data ... (date=10/10 16:19:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2929.2M, current mem=2929.2M)
route:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025)
route:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2929.3M) ***
route:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.bbox.lef
route:Saving Drc markers ...
route:... 1 markers are saved ...
route:... 0 geometry drc markers are saved ...
route:... 1 antenna drc markers are saved ...
route:% Begin Save placement data ... (date=10/10 16:19:09, mem=2929.3M)
route:** Saving stdCellPlacement_binary (version# 2) ...
route:Save Adaptive View Pruning View Names to Binary file
route:% End Save placement data ... (date=10/10 16:19:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2929.8M, current mem=2929.8M)
route:% Begin Save routing data ... (date=10/10 16:19:09, mem=2929.8M)
route:Saving route file ...
route:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2930.9M) ***
route:% End Save routing data ... (date=10/10 16:19:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=2930.0M, current mem=2930.0M)
route:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.prop
route:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2933.5M) ***
route:#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.apa ...
route:#
route:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.techData.gz' ...
route:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/extraction/' ...
route:% Begin Save power constraints data ... (date=10/10 16:19:10, mem=2933.4M)
route:% End Save power constraints data ... (date=10/10 16:19:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2933.4M, current mem=2933.4M)
route:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
route:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
route:Generated self-contained design route.enc_2
route:#% End save design ... (date=10/10 16:19:11, total cpu=0:00:03.7, real=0:00:05.0, peak res=3060.2M, current mem=2931.4M)
route:
route:*** Summary of all messages that are not suppressed in this session:
route:Severity  ID               Count  Summary                                  
route:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
route:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
route:*** Message Summary: 3 warning(s), 0 error(s)
route:
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   write_db
route:#@ Begin verbose flow_step implementation.route.write_output_screenshot
route:@flow 2: set inputstring [get_db flow_starting_db]
route:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
route:@flow 4: set filename [file tail $stepname]
route:@flow 5: set rootname [file rootname $filename]
route:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
route:@flow 7: # Define the directory name
route:@flow 8: set dirName "output/screenshots"
route:@flow 10: # Check if the directory exists
route:@flow 11: if {![file exists $dirName]} {...
route:@flow 15: } else {
route:@flow 16: puts "Directory '$dirName' already exists."
route:Directory 'output/screenshots' already exists.
route:@flow 17: }
route:@@flow 18: write_to_gif $outfile
route:#@ End verbose flow_step implementation.route.write_output_screenshot
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           6.65              7                                      write_output_screenshot
route:#@ Begin verbose flow_step implementation.route.schedule_route_report_postroute
route:@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
route:#@ End verbose flow_step implementation.route.schedule_route_report_postroute
route:
route:Program version = 25.11-s102_1
route:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
route:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
route:Starting time = Oct 10, 2025 16:17:19
route:Ending time = Oct 10, 2025 16:19:31
route:
route:Run Flow Summary
route:---------------------
route:
route:Steps run:  implementation.route.block_start implementation.route.init_innovus.init_innovus_yaml implementation.route.init_innovus.init_innovus_user implementation.route.add_fillers implementation.route.run_route implementation.route.block_finish implementation.route.write_output_screenshot implementation.route.schedule_route_report_postroute
route:
route:Step status:
route:     implementation.route.block_start                             success
route:     implementation.route.init_innovus.init_innovus_yaml          success
route:     implementation.route.init_innovus.init_innovus_user          success
route:     implementation.route.add_fillers                             success
route:     implementation.route.run_route                               success
route:     implementation.route.block_finish                            success
route:     implementation.route.write_output_screenshot                 success
route:     implementation.route.schedule_route_report_postroute         success
route:
route: ---------------------------------------------------------------------------------------------------- 
route:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
route:|-------------+------------------+-------------------+-----------------------+-----------------------|
route:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
route:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
route:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
route:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
route:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
route:| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
route:| postcts     | 0:01:34          | 0:01:38           |                     0 |                 0.009 |
route:| route       | 0:02:36          | 0:02:41           |                       |                       |
route: ---------------------------------------------------------------------------------------------------- 
route:*** Message Summary: 508 warning(s), 4 error(s)
route:
route:
route:*** Memory Usage v#1 (Current mem = 3144.762M, initial mem = 949.617M) ***
route:--- Ending "Innovus" (totcpu=0:02:54, real=0:03:03, mem=3144.8M) ---
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/postcts.report_postcts.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
route:
  flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute returned successfully

Starting scheduled flows at 10-10 16:19:51...
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
  report_postroute @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
  report_postroute @ innovus: report_start -> report_finish
route.report_postroute:
route.report_postroute:Cadence Innovus(TM) Implementation System.
route.report_postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
route.report_postroute:
route.report_postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postroute:
postroute:Cadence Innovus(TM) Implementation System.
postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postroute:
postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
route.report_postroute:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route.report_postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid a9f00998-348f-413a-a857-e9752130bc20 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route.report_postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route.report_postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 5 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/route.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 5} include_in_metrics 1 parent_uuid a9f00998-348f-413a-a857-e9752130bc20 after {} defer 0 child_of {flow:flow_current flow:implementation flow:route}} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}} child_of {flow:flow_current flow:implementation flow:route} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route.report_postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
route.report_postroute:Date:		Fri Oct 10 16:19:53 2025
postroute:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/route.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postroute:Date:		Fri Oct 10 16:19:53 2025
route.report_postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
route.report_postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
route.report_postroute:
route.report_postroute:License:
route.report_postroute:		[16:19:53.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
route.report_postroute:
route.report_postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postroute:
postroute:License:
postroute:		[16:19:53.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postroute:
postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
route.report_postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
route.report_postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
route.report_postroute:Type 'man IMPOAX-124' for more detail.
postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postroute:Type 'man IMPOAX-124' for more detail.
route.report_postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
route.report_postroute:Type 'man IMPOAX-332' for more detail.
route.report_postroute:INFO: OA features are disabled in this session.
postroute:Type 'man IMPOAX-332' for more detail.
postroute:INFO: OA features are disabled in this session.
route.report_postroute:
route.report_postroute:
postroute:
postroute:
postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w.
postroute:
postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
route.report_postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3_ece-rschsrv.ece.gatech.edu_dkhalil8_hlF4Qz.
route.report_postroute:
route.report_postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postroute:[INFO] Loading Pegasus 24.13 fill procedures
route.report_postroute:[INFO] Loading Pegasus 24.13 fill procedures
postroute:Info: Process UID = 3171798 / a3ebc9c4-c34e-421d-b549-b746b5668054 / ZZpXpM2EeD
route.report_postroute:Info: Process UID = 3171885 / f471cffc-27c8-46da-b98a-fe4bc66875a3 / zYLQB2x7Y8
postroute:
postroute:**INFO:  MMMC transition support version v31-84 
postroute:
postroute:#@ Processing -execute option
postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/route.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postroute:init_flow summary:
postroute:  Flow script        : 
postroute:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
postroute:  Flow               : flow:flow_current
postroute:  From               : implementation.postroute.block_start
postroute:  To                 : implementation.postroute.innovus_to_quantus
postroute:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postroute:  Working directory  : .
postroute:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2
postroute:  Run tag            : 
postroute:  Branch name        : 
postroute:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute_2
postroute:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute_2
route.report_postroute:
route.report_postroute:**INFO:  MMMC transition support version v31-84 
route.report_postroute:
postroute:reading previous metrics...
route.report_postroute:#@ Processing -execute option
route.report_postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid a9f00998-348f-413a-a857-e9752130bc20 previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route.report_postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route.report_postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 5 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/route.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 5} include_in_metrics 1 parent_uuid a9f00998-348f-413a-a857-e9752130bc20 after {} defer 0 child_of {flow:flow_current flow:implementation flow:route}} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}} child_of {flow:flow_current flow:implementation flow:route} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route.report_postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
route.report_postroute:init_flow summary:
route.report_postroute:  Flow script        : 
route.report_postroute:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
route.report_postroute:  Flow               : flow:report_postroute
route.report_postroute:  From               : report_start
route.report_postroute:  To                 : report_finish
route.report_postroute:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
route.report_postroute:  Working directory  : .
route.report_postroute:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2
route.report_postroute:  Run tag            : 
route.report_postroute:  Branch name        : 
route.report_postroute:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route.report_postroute_2
route.report_postroute:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route.report_postroute_2
route.report_postroute:reading previous metrics...
postroute:Sourcing flow scripts...
route.report_postroute:Sourcing flow scripts...
postroute:Sourcing flow scripts done.
postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute:#@ Begin verbose flow_step activate_views
postroute:@flow 2: apply {{} {
postroute:    set db [get_db flow_starting_db]
postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute:  
postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute:        set cmd "set_analysis_view"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup [list $setup_views]"
postroute:        } else {
postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold [list $hold_views]"
postroute:        } else {
postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage [list $leakage_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute:          }
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute:          }
postroute:        }
postroute:        eval $cmd
postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute:        set cmd "set_flowkit_read_db_args"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup_views [list $setup_views]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold_views [list $hold_views]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute:        }
postroute:        eval $cmd
postroute:      } else {
postroute:      }
postroute:    }
postroute:  }}
postroute:#@ End verbose flow_step activate_views
postroute:#@ Begin verbose flow_step init_mcpu
postroute:@flow 2: apply {{} {
postroute:    # Multi host/cpu attributes
postroute:    #-----------------------------------------------------------------------------
postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute:    # a typical environment variable exported by distribution platforms and is
postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute:    } else {
postroute:      set max_cpus 1
postroute:    }
postroute:    switch -glob [get_db program_short_name] {
postroute:      default       {}
postroute:      joules*       -
postroute:      genus*        -
postroute:      innovus*      -
postroute:      tempus*       -
postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute:    }
postroute:if {[get_feature opt_signoff]} {
postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute:        set_distributed_hosts -local
postroute:      }
postroute:}
postroute:  }}
postroute:set_multi_cpu_usage -local_cpu 1
postroute:#@ End verbose flow_step init_mcpu
postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute:#% Begin load design ... (date=10/10 16:20:30, mem=2128.5M)
route.report_postroute:Sourcing flow scripts done.
route.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
route.report_postroute:#@ Begin verbose flow_step activate_views
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set db [get_db flow_starting_db]
route.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
route.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
route.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
route.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
route.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
route.report_postroute:  
route.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
route.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route.report_postroute:        set cmd "set_analysis_view"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup [list $setup_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold [list $hold_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage [list $leakage_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
route.report_postroute:        set cmd "set_flowkit_read_db_args"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup_views [list $setup_views]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold_views [list $hold_views]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } else {
route.report_postroute:      }
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:#@ End verbose flow_step activate_views
route.report_postroute:#@ Begin verbose flow_step init_mcpu
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    # Multi host/cpu attributes
route.report_postroute:    #-----------------------------------------------------------------------------
route.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
route.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route.report_postroute:    # a typical environment variable exported by distribution platforms and is
route.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route.report_postroute:    } else {
route.report_postroute:      set max_cpus 1
route.report_postroute:    }
route.report_postroute:    switch -glob [get_db program_short_name] {
route.report_postroute:      default       {}
route.report_postroute:      joules*       -
route.report_postroute:      genus*        -
route.report_postroute:      innovus*      -
route.report_postroute:      tempus*       -
route.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route.report_postroute:    }
route.report_postroute:if {[get_feature opt_signoff]} {
route.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
route.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
route.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route.report_postroute:        set_distributed_hosts -local
route.report_postroute:      }
route.report_postroute:}
route.report_postroute:  }}
route.report_postroute:set_multi_cpu_usage -local_cpu 1
route.report_postroute:#@ End verbose flow_step init_mcpu
route.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
route.report_postroute:#% Begin load design ... (date=10/10 16:20:31, mem=2108.7M)
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:19:11 2025'.
postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postroute:Type 'man IMPOAX-124' for more detail.
postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postroute:Type 'man IMPOAX-332' for more detail.
postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:19:11 2025'.
route.report_postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
route.report_postroute:Type 'man IMPOAX-124' for more detail.
route.report_postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
route.report_postroute:Type 'man IMPOAX-332' for more detail.
route.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postroute:
postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.tlef ...
postroute:
postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.lef ...
postroute:Set DBUPerIGU to M2 pitch 460.
postroute:
postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postroute:To increase the message display limit, refer to the product command reference manual.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postroute:To increase the message display limit, refer to the product command reference manual.
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/viewDefinition.tcl
postroute:% Begin Load netlist data ... (date=10/10 16:20:34, mem=2146.1M)
postroute:*** Begin netlist parsing (mem=2146.1M) ***
postroute:Created 110 new cells from 2 timing libraries.
postroute:Reading netlist ...
postroute:Backslashed names will retain backslash and a trailing blank character.
postroute:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.v.bin'
postroute:
postroute:*** Memory Usage v#1 (Current mem = 2154.051M, initial mem = 958.316M) ***
postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2154.1M) ***
postroute:% End Load netlist data ... (date=10/10 16:20:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2154.0M, current mem=2154.0M)
postroute:Top level cell is top_lvl.
postroute:Hooked 110 DB cells to tlib cells.
postroute:Starting recursive module instantiation check.
postroute:No recursion found.
postroute:Building hierarchical netlist for Cell top_lvl ...
postroute:***** UseNewTieNetMode *****.
postroute:*** Netlist is unique.
postroute:** info: there are 119 modules.
postroute:** info: there are 1027 stdCell insts.
postroute:** info: there are 1027 stdCell insts with at least one signal pin.
postroute:** info: there are 2 macros.
postroute:
postroute:*** Memory Usage v#1 (Current mem = 2185.805M, initial mem = 958.316M) ***
postroute:*info: set bottom ioPad orient R0
postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute:Start create_tracks
postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
route.report_postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
route.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
route.report_postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postroute:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/gui.pref.tcl ...
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.tlef ...
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_scl_9T.lef ...
route.report_postroute:Set DBUPerIGU to M2 pitch 460.
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
route.report_postroute:To increase the message display limit, refer to the product command reference manual.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
route.report_postroute:To increase the message display limit, refer to the product command reference manual.
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/viewDefinition.tcl
route.report_postroute:% Begin Load netlist data ... (date=10/10 16:20:35, mem=2126.4M)
route.report_postroute:*** Begin netlist parsing (mem=2126.4M) ***
route.report_postroute:Created 110 new cells from 2 timing libraries.
route.report_postroute:Reading netlist ...
route.report_postroute:Backslashed names will retain backslash and a trailing blank character.
route.report_postroute:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.v.bin'
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 2134.387M, initial mem = 945.668M) ***
route.report_postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5M) ***
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:% End Load netlist data ... (date=10/10 16:20:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2134.3M, current mem=2134.3M)
route.report_postroute:Top level cell is top_lvl.
postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postroute:Change floorplan default-technical-site to 'CoreSite'.
route.report_postroute:Hooked 110 DB cells to tlib cells.
route.report_postroute:Starting recursive module instantiation check.
route.report_postroute:No recursion found.
route.report_postroute:Building hierarchical netlist for Cell top_lvl ...
route.report_postroute:***** UseNewTieNetMode *****.
route.report_postroute:*** Netlist is unique.
route.report_postroute:** info: there are 119 modules.
route.report_postroute:** info: there are 1027 stdCell insts.
route.report_postroute:** info: there are 1027 stdCell insts with at least one signal pin.
route.report_postroute:** info: there are 2 macros.
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 2166.055M, initial mem = 945.668M) ***
route.report_postroute:*info: set bottom ioPad orient R0
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:Start create_tracks
route.report_postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
route.report_postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
route.report_postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postroute:*Info: initialize multi-corner CTS.
route.report_postroute:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/gui.pref.tcl ...
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
route.report_postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
route.report_postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
route.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.gz (mem = 2492.3M).
postroute:% Begin Load floorplan data ... (date=10/10 16:20:36, mem=2492.8M)
postroute:*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
postroute:Deleting old partition specification.
route.report_postroute:*Info: initialize multi-corner CTS.
postroute:Set FPlanBox to (0 0 1025800 1301800)
postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute: ... processed partition successfully.
postroute:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version: 1)
postroute:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2493.8M, current mem=2493.8M)
postroute:There are 9 nets with weight being set
postroute:There are 9 nets with bottomPreferredRoutingLayer being set
postroute:There are 25 nets with avoidDetour being set
postroute:Extracting standard cell pins and blockage ...... 
postroute:Pin and blockage extraction finished
postroute:Delete all existing relative floorplan constraints.
postroute:% End Load floorplan data ... (date=10/10 16:20:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2495.2M, current mem=2495.1M)
postroute:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.congmap.gz ...
postroute:% Begin Load SymbolTable ... (date=10/10 16:20:36, mem=2495.1M)
postroute:Suppress "**WARN ..." messages.
postroute:Un-suppress "**WARN ..." messages.
route.report_postroute:Total number of combinational cells: 87
route.report_postroute:Total number of sequential cells: 19
route.report_postroute:Total number of tristate cells: 3
route.report_postroute:Total number of level shifter cells: 0
route.report_postroute:Total number of power gating cells: 0
route.report_postroute:Total number of isolation cells: 0
route.report_postroute:Total number of power switch cells: 0
route.report_postroute:Total number of pulse generator cells: 0
route.report_postroute:Total number of always on buffers: 0
route.report_postroute:Total number of retention cells: 0
route.report_postroute:Total number of physical cells: 0
route.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route.report_postroute:Total number of usable buffers: 7
route.report_postroute:List of unusable buffers:
route.report_postroute:Total number of unusable buffers: 0
route.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route.report_postroute:Total number of usable inverters: 9
route.report_postroute:List of unusable inverters:
route.report_postroute:Total number of unusable inverters: 0
route.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route.report_postroute:Total number of identified usable delay cells: 4
route.report_postroute:List of identified unusable delay cells:
route.report_postroute:Total number of identified unusable delay cells: 0
postroute:% End Load SymbolTable ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=2497.5M, current mem=2497.5M)
postroute:Loading place ...
route.report_postroute:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.gz (mem = 2472.0M).
postroute:% Begin Load placement data ... (date=10/10 16:20:37, mem=2497.5M)
postroute:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.place.gz.
postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version# 2) ...
postroute:Read Views for adaptive view pruning ...
postroute:Read 0 views from Binary DB for adaptive view pruning
postroute:*** applyConnectGlobalNets disabled.
postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2498.7M) ***
postroute:Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
route.report_postroute:% Begin Load floorplan data ... (date=10/10 16:20:37, mem=2472.6M)
postroute:% End Load placement data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2498.8M, current mem=2498.8M)
route.report_postroute:*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
route.report_postroute:Deleting old partition specification.
postroute:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:19:09 2025)
postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2499.1M) ***
postroute:% Begin Load routing data ... (date=10/10 16:20:37, mem=2499.1M)
postroute:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.gz.
route.report_postroute:Set FPlanBox to (0 0 1025800 1301800)
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute: ... processed partition successfully.
route.report_postroute:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version: 1)
route.report_postroute:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2474.3M, current mem=2474.3M)
route.report_postroute:There are 9 nets with weight being set
route.report_postroute:There are 9 nets with bottomPreferredRoutingLayer being set
route.report_postroute:There are 25 nets with avoidDetour being set
route.report_postroute:Extracting standard cell pins and blockage ...... 
route.report_postroute:Pin and blockage extraction finished
route.report_postroute:Delete all existing relative floorplan constraints.
postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025 Format: 23.1) ...
postroute:*** Total 1465 nets are successfully restored.
postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2500.2M) ***
route.report_postroute:% End Load floorplan data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2474.9M, current mem=2474.9M)
route.report_postroute:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.congmap.gz ...
postroute:% End Load routing data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.2M, current mem=2499.4M)
postroute:Loading Drc markers ...
route.report_postroute:% Begin Load SymbolTable ... (date=10/10 16:20:37, mem=2475.0M)
route.report_postroute:Suppress "**WARN ..." messages.
route.report_postroute:Un-suppress "**WARN ..." messages.
postroute:... 1 markers are loaded ...
postroute:... 0 geometry drc markers are loaded ...
postroute:... 1 antenna drc markers are loaded ...
postroute:TAT_INFO: ::restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
postroute:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.prop
postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2502.8M) ***
route.report_postroute:% End Load SymbolTable ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.3M, current mem=2477.3M)
route.report_postroute:Loading place ...
route.report_postroute:% Begin Load placement data ... (date=10/10 16:20:37, mem=2477.3M)
route.report_postroute:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.place.gz.
route.report_postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025, version# 2) ...
route.report_postroute:Read Views for adaptive view pruning ...
route.report_postroute:Read 0 views from Binary DB for adaptive view pruning
route.report_postroute:*** applyConnectGlobalNets disabled.
route.report_postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2478.6M) ***
route.report_postroute:Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
route.report_postroute:% End Load placement data ... (date=10/10 16:20:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2478.9M, current mem=2478.6M)
postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:19:10 2025, version: 8).
route.report_postroute:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:19:09 2025)
route.report_postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2479.1M) ***
postroute:Change floorplan default-technical-site to 'CoreSite'.
route.report_postroute:% Begin Load routing data ... (date=10/10 16:20:38, mem=2478.9M)
route.report_postroute:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.gz.
route.report_postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025 Format: 23.1) ...
route.report_postroute:*** Total 1465 nets are successfully restored.
route.report_postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2480.2M) ***
route.report_postroute:% End Load routing data ... (date=10/10 16:20:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2480.2M, current mem=2479.2M)
route.report_postroute:Loading Drc markers ...
route.report_postroute:... 1 markers are loaded ...
route.report_postroute:... 0 geometry drc markers are loaded ...
route.report_postroute:... 1 antenna drc markers are loaded ...
route.report_postroute:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
route.report_postroute:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.prop
route.report_postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2482.6M) ***
postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/extraction/' ...
postroute:Extraction setup Started for TopCell top_lvl 
postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
route.report_postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:19:10 2025, version: 8).
route.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute:Generating auto layer map file.
postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.techData.gz' ...
postroute:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
postroute:Set Shrink Factor to 1.00000
postroute:Summary of Active RC-Corners : 
postroute: 
postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute:    RC-Corner Name        : Nominal_25C
postroute:    RC-Corner Index       : 0
postroute:    RC-Corner Temperature : 25 Celsius
postroute:    RC-Corner Cap Table   : ''
postroute:    RC-Corner PreRoute Res Factor         : 1
postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
postroute:Restored Grid density data
postroute:Initializing multi-corner resistance tables ...
postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postroute:Start generating vias ..
postroute:#Skip building auto via since it is not turned on.
postroute:Extracting standard cell pins and blockage ...... 
postroute:Pin and blockage extraction finished
postroute:Via generation completed.
postroute:% Begin Load power constraints ... (date=10/10 16:20:39, mem=2520.3M)
postroute:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl_power_constraints.tcl
postroute:'set_default_switching_activity' finished successfully.
postroute:% End Load power constraints ... (date=10/10 16:20:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.4M, current mem=2543.4M)
postroute:% Begin load AAE data ... (date=10/10 16:20:39, mem=2555.1M)
route.report_postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/extraction/' ...
route.report_postroute:Extraction setup Started for TopCell top_lvl 
route.report_postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
route.report_postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
route.report_postroute:Generating auto layer map file.
route.report_postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.techData.gz' ...
route.report_postroute:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
route.report_postroute:Set Shrink Factor to 1.00000
route.report_postroute:Summary of Active RC-Corners : 
route.report_postroute: 
route.report_postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
route.report_postroute:    RC-Corner Name        : Nominal_25C
route.report_postroute:    RC-Corner Index       : 0
route.report_postroute:    RC-Corner Temperature : 25 Celsius
route.report_postroute:    RC-Corner Cap Table   : ''
route.report_postroute:    RC-Corner PreRoute Res Factor         : 1
route.report_postroute:    RC-Corner PreRoute Cap Factor         : 1
route.report_postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
route.report_postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
route.report_postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
route.report_postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
route.report_postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
route.report_postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
route.report_postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
route.report_postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
route.report_postroute:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
route.report_postroute:Restored Grid density data
route.report_postroute:Initializing multi-corner resistance tables ...
postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
route.report_postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
route.report_postroute:Start generating vias ..
postroute:AAE DB initialization (MEM=2572.964844 CPU=0:00:00.0 REAL=0:00:00.0) 
route.report_postroute:#Skip building auto via since it is not turned on.
route.report_postroute:Extracting standard cell pins and blockage ...... 
route.report_postroute:Pin and blockage extraction finished
route.report_postroute:Via generation completed.
postroute:% End load AAE data ... (date=10/10 16:20:39, total cpu=0:00:00.7, real=0:00:01.0, peak res=2573.0M, current mem=2573.0M)
postroute:Restoring CCOpt config...
route.report_postroute:% Begin Load power constraints ... (date=10/10 16:20:39, mem=2500.0M)
route.report_postroute:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl_power_constraints.tcl
route.report_postroute:'set_default_switching_activity' finished successfully.
route.report_postroute:% End Load power constraints ... (date=10/10 16:20:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2523.0M, current mem=2523.0M)
postroute:  Extracting original clock gating for core_clock...
postroute:    clock_tree core_clock contains 90 sinks and 0 clock gates.
postroute:  Extracting original clock gating for core_clock done.
postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postroute:Restoring CCOpt config done.
route.report_postroute:% Begin load AAE data ... (date=10/10 16:20:40, mem=2539.7M)
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postroute:timing_aocv_enable_gba_combine_launch_capture
postroute:timing_enable_backward_compatible_latch_thru_mt_mode
postroute:timing_enable_separate_device_slew_effect_sensitivities
postroute:#% End load design ... (date=10/10 16:20:40, total cpu=0:00:07.8, real=0:00:10.0, peak res=2585.6M, current mem=2577.2M)
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postroute:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
postroute:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postroute:*** Message Summary: 147 warning(s), 2 error(s)
postroute:
postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   read_db
postroute:Sourcing flow scripts...
route.report_postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
route.report_postroute:AAE DB initialization (MEM=2559.644531 CPU=0:00:00.0 REAL=0:00:00.0) 
route.report_postroute:% End load AAE data ... (date=10/10 16:20:40, total cpu=0:00:00.6, real=0:00:00.0, peak res=2560.0M, current mem=2560.0M)
route.report_postroute:Restoring CCOpt config...
route.report_postroute:  Extracting original clock gating for core_clock...
route.report_postroute:    clock_tree core_clock contains 90 sinks and 0 clock gates.
route.report_postroute:  Extracting original clock gating for core_clock done.
route.report_postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
route.report_postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
route.report_postroute:Restoring CCOpt config done.
route.report_postroute:Total number of combinational cells: 87
route.report_postroute:Total number of sequential cells: 19
route.report_postroute:Total number of tristate cells: 3
route.report_postroute:Total number of level shifter cells: 0
route.report_postroute:Total number of power gating cells: 0
route.report_postroute:Total number of isolation cells: 0
route.report_postroute:Total number of power switch cells: 0
route.report_postroute:Total number of pulse generator cells: 0
route.report_postroute:Total number of always on buffers: 0
route.report_postroute:Total number of retention cells: 0
route.report_postroute:Total number of physical cells: 0
route.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route.report_postroute:Total number of usable buffers: 7
route.report_postroute:List of unusable buffers:
route.report_postroute:Total number of unusable buffers: 0
route.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route.report_postroute:Total number of usable inverters: 9
route.report_postroute:List of unusable inverters:
route.report_postroute:Total number of unusable inverters: 0
route.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route.report_postroute:Total number of identified usable delay cells: 4
route.report_postroute:List of identified unusable delay cells:
route.report_postroute:Total number of identified unusable delay cells: 0
route.report_postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
route.report_postroute:timing_aocv_enable_gba_combine_launch_capture
route.report_postroute:timing_enable_backward_compatible_latch_thru_mt_mode
route.report_postroute:timing_enable_separate_device_slew_effect_sensitivities
route.report_postroute:#% End load design ... (date=10/10 16:20:41, total cpu=0:00:07.8, real=0:00:10.0, peak res=2570.2M, current mem=2563.8M)
route.report_postroute:
route.report_postroute:*** Summary of all messages that are not suppressed in this session:
route.report_postroute:Severity  ID               Count  Summary                                  
route.report_postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
route.report_postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
route.report_postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
route.report_postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
route.report_postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
route.report_postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
route.report_postroute:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
route.report_postroute:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
route.report_postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
route.report_postroute:*** Message Summary: 147 warning(s), 2 error(s)
route.report_postroute:
route.report_postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   read_db
postroute:Sourcing flow scripts done.
postroute:reading previous metrics...
route.report_postroute:Sourcing flow scripts...
route.report_postroute:Sourcing flow scripts done.
route.report_postroute:reading previous metrics...
postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute:#@ Begin verbose flow_step activate_views
postroute:@flow 2: apply {{} {
postroute:    set db [get_db flow_starting_db]
postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute:  
postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute:        set cmd "set_analysis_view"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup [list $setup_views]"
postroute:        } else {
postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold [list $hold_views]"
postroute:        } else {
postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage [list $leakage_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute:          }
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute:          }
postroute:        }
postroute:        eval $cmd
postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute:        set cmd "set_flowkit_read_db_args"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup_views [list $setup_views]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold_views [list $hold_views]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute:        }
postroute:        eval $cmd
postroute:      } else {
postroute:      }
postroute:    }
postroute:  }}
postroute:#@ End verbose flow_step activate_views
postroute:#@ Begin verbose flow_step init_mcpu
postroute:@flow 2: apply {{} {
postroute:    # Multi host/cpu attributes
postroute:    #-----------------------------------------------------------------------------
postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute:    # a typical environment variable exported by distribution platforms and is
postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute:    } else {
postroute:      set max_cpus 1
postroute:    }
postroute:    switch -glob [get_db program_short_name] {
postroute:      default       {}
postroute:      joules*       -
postroute:      genus*        -
postroute:      innovus*      -
postroute:      tempus*       -
postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute:    }
postroute:if {[get_feature opt_signoff]} {
postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute:        set_distributed_hosts -local
postroute:      }
postroute:}
postroute:  }}
postroute:set_multi_cpu_usage -local_cpu 1
postroute:#@ End verbose flow_step init_mcpu
postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
route.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
route.report_postroute:#@ Begin verbose flow_step activate_views
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set db [get_db flow_starting_db]
route.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
route.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
route.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
route.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
route.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
route.report_postroute:  
route.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
route.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route.report_postroute:        set cmd "set_analysis_view"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup [list $setup_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold [list $hold_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage [list $leakage_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
route.report_postroute:        set cmd "set_flowkit_read_db_args"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup_views [list $setup_views]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold_views [list $hold_views]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } else {
route.report_postroute:      }
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:#@ End verbose flow_step activate_views
route.report_postroute:#@ Begin verbose flow_step init_mcpu
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    # Multi host/cpu attributes
route.report_postroute:    #-----------------------------------------------------------------------------
route.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
route.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route.report_postroute:    # a typical environment variable exported by distribution platforms and is
route.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route.report_postroute:    } else {
route.report_postroute:      set max_cpus 1
route.report_postroute:    }
route.report_postroute:    switch -glob [get_db program_short_name] {
route.report_postroute:      default       {}
route.report_postroute:      joules*       -
route.report_postroute:      genus*        -
route.report_postroute:      innovus*      -
route.report_postroute:      tempus*       -
route.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route.report_postroute:    }
route.report_postroute:if {[get_feature opt_signoff]} {
route.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
route.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
route.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route.report_postroute:        set_distributed_hosts -local
route.report_postroute:      }
route.report_postroute:}
route.report_postroute:  }}
route.report_postroute:set_multi_cpu_usage -local_cpu 1
route.report_postroute:#@ End verbose flow_step init_mcpu
route.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   init_flow
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   postroute
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   init_flow
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   report_postroute
postroute:#@ Begin verbose flow_step implementation.postroute.block_start
postroute:@@flow 2: set_db flow_write_db_common false
postroute:#@ End verbose flow_step implementation.postroute.block_start
route.report_postroute:#@ Begin verbose flow_step report_start
route.report_postroute:#@ End verbose flow_step report_start
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          48.53             53                                      block_start
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          48.38             54                                      report_start
postroute:#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
postroute:@flow 2: if {[get_feature report_lec]} {...}
postroute:@flow 8: # Design attributes  [get_db -category design]
postroute:@flow 9: #-------------------------------------------------------------------------------
postroute:@@flow 10: set_db design_process_node 130
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:@@flow 11: set_db design_top_routing_layer met5
postroute:@@flow 12: set_db design_bottom_routing_layer met1
postroute:@@flow 13: set_db design_flow_effort standard
postroute:@@flow 14: set_db design_power_effort none
postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postroute:@flow 17: #-------------------------------------------------------------------------------
postroute:@@flow 18: set_db timing_analysis_cppr           both
postroute:@@flow 19: set_db timing_analysis_type           ocv
postroute:@@flow 20: set_db timing_analysis_aocv 0
postroute:@@flow 21: set_db timing_analysis_socv 0
postroute:@flow 22: if {[get_feature report_pba]} {...}
postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postroute:@flow 27: #-------------------------------------------------------------------------------
postroute:@flow 28: if {[is_flow -after route.block_finish]} {
postroute:@@flow 29: set_db delaycal_enable_si           true
postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute:@@flow 30: set_db extract_rc_engine            post_route
postroute:@flow 31: }
postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postroute:@flow 34: #-------------------------------------------------------------------------------
postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postroute:@flow 37: # Optimization attributes  [get_db -category opt]
postroute:@flow 38: #-------------------------------------------------------------------------------
postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postroute:@flow 42: # Clock attributes  [get_db -category cts]
postroute:@flow 43: #-------------------------------------------------------------------------------
postroute:@@flow 44: set_db cts_target_skew auto
postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
postroute:@flow 55: #-------------------------------------------------------------------------------
postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute:@flow 58: # Routing attributes  [get_db -category route]
postroute:@flow 59: #-------------------------------------------------------------------------------
postroute:#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
route.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
route.report_postroute:@flow 2: if {[get_feature report_lec]} {...}
route.report_postroute:@flow 8: # Design attributes  [get_db -category design]
route.report_postroute:@flow 9: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 10: set_db design_process_node 130
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:@@flow 11: set_db design_top_routing_layer met5
route.report_postroute:@@flow 12: set_db design_bottom_routing_layer met1
route.report_postroute:@@flow 13: set_db design_flow_effort standard
route.report_postroute:@@flow 14: set_db design_power_effort none
route.report_postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
route.report_postroute:@flow 17: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 18: set_db timing_analysis_cppr           both
route.report_postroute:@@flow 19: set_db timing_analysis_type           ocv
route.report_postroute:@@flow 20: set_db timing_analysis_aocv 0
route.report_postroute:@@flow 21: set_db timing_analysis_socv 0
route.report_postroute:@flow 22: if {[get_feature report_pba]} {...}
route.report_postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
route.report_postroute:@flow 27: #-------------------------------------------------------------------------------
route.report_postroute:@flow 28: if {[is_flow -after route.block_finish]} {
route.report_postroute:@@flow 29: set_db delaycal_enable_si           true
route.report_postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
route.report_postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
route.report_postroute:@@flow 30: set_db extract_rc_engine            post_route
route.report_postroute:@flow 31: }
route.report_postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
route.report_postroute:@flow 34: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
route.report_postroute:@flow 37: # Optimization attributes  [get_db -category opt]
route.report_postroute:@flow 38: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
route.report_postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
route.report_postroute:@flow 42: # Clock attributes  [get_db -category cts]
route.report_postroute:@flow 43: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 44: set_db cts_target_skew auto
route.report_postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
route.report_postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
route.report_postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
route.report_postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
route.report_postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route.report_postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
route.report_postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route.report_postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
route.report_postroute:@flow 55: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route.report_postroute:@flow 58: # Routing attributes  [get_db -category route]
route.report_postroute:@flow 59: #-------------------------------------------------------------------------------
route.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_yaml
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.94              8                                      init_innovus_yaml
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   init_innovus
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.79              7                                      init_innovus_yaml
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   init_innovus
postroute:#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_user
postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postroute:@flow 3: #-----------------------------------------------------------------------------
postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postroute:@flow 6: #-----------------------------------------------------------------------------
postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postroute:@flow 9: #-----------------------------------------------------------------------------
postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postroute:@flow 12: # Placement attributes  [get_db -category place]
postroute:@flow 13: #-----------------------------------------------------------------------------
postroute:@flow 15: # Optimization attributes  [get_db -category opt]
postroute:@flow 16: #-----------------------------------------------------------------------------
postroute:@flow 18: # Clock attributes  [get_db -category cts]
postroute:@flow 19: #-----------------------------------------------------------------------------
postroute:@flow 21: # Routing attributes  [get_db -category route]
postroute:@flow 22: #-----------------------------------------------------------------------------
postroute:#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_user
route.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_user
route.report_postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
route.report_postroute:@flow 3: #-----------------------------------------------------------------------------
route.report_postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
route.report_postroute:@flow 6: #-----------------------------------------------------------------------------
route.report_postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
route.report_postroute:@flow 9: #-----------------------------------------------------------------------------
route.report_postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
route.report_postroute:@flow 12: # Placement attributes  [get_db -category place]
route.report_postroute:@flow 13: #-----------------------------------------------------------------------------
route.report_postroute:@flow 15: # Optimization attributes  [get_db -category opt]
route.report_postroute:@flow 16: #-----------------------------------------------------------------------------
route.report_postroute:@flow 18: # Clock attributes  [get_db -category cts]
route.report_postroute:@flow 19: #-----------------------------------------------------------------------------
route.report_postroute:@flow 21: # Routing attributes  [get_db -category route]
route.report_postroute:@flow 22: #-----------------------------------------------------------------------------
route.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_user
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           6.75              6                                      init_innovus_user
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:              7              7                                      init_innovus_user
postroute:#@ Begin verbose flow_step implementation.postroute.run_opt_postroute
postroute:@flow 2: #- perform postroute and SI based setup optimization
postroute:@@flow 3: opt_design -post_route -setup -hold -report_dir debug -report_prefix [get_db flow_report_name]
postroute:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2693.0M, totSessionCpu=0:01:10 **
postroute:*** opt_design #1 [begin] () : totSession cpu/real = 0:01:10.4/0:01:13.4 (1.0), mem = 2693.2M
postroute:GigaOpt running with 1 threads.
postroute:*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:10.4/0:01:13.4 (1.0), mem = 2693.2M
postroute:**INFO: User settings:
postroute:delaycal_enable_high_fanout                                                         true
postroute:delaycal_enable_ideal_seq_async_pins                                                false
postroute:delaycal_enable_si                                                                  true
postroute:delaycal_eng_enablepreplacedflow                                                    false
postroute:delaycal_ignore_net_load                                                            false
postroute:delaycal_socv_accuracy_mode                                                         low
postroute:setAnalysisMode -monteCarlo                                                         false
postroute:setDelayCalMode -enable_hier_save_restore_flow                                      false
postroute:setDelayCalMode -engine                                                             aae
postroute:design_bottom_routing_layer                                                         met1
postroute:design_flow_effort                                                                  standard
postroute:design_power_effort                                                                 none
postroute:design_process_node                                                                 130
postroute:design_top_routing_layer                                                            met5
postroute:extract_rc_assume_metal_fill                                                        0.0
postroute:extract_rc_coupled                                                                  true
postroute:extract_rc_coupling_cap_threshold                                                   0.4
postroute:extract_rc_engine                                                                   post_route
postroute:extract_rc_pre_place_site_size                                                      4.6
postroute:extract_rc_pre_place_wire_length_slope                                              1.9
postroute:extract_rc_pre_place_wire_length_y0                                                 2.0
postroute:extract_rc_relative_cap_threshold                                                   1.0
postroute:extract_rc_shrink_factor                                                            1.0
postroute:extract_rc_total_cap_threshold                                                      0.0
postroute:multibit_aware_seq_mapping                                                          auto
postroute:opt_drv                                                                             true
postroute:opt_drv_margin                                                                      0.0
postroute:opt_leakage_to_dynamic_ratio                                                        0.5
postroute:opt_multi_bit_flop_name_prefix                                                      CDN_MBIT_
postroute:opt_multi_bit_flop_name_separator                                                   _MB_
postroute:opt_new_inst_prefix                                                                 postroute_
postroute:opt_preserve_all_sequential                                                         false
postroute:opt_resize_flip_flops                                                               true
postroute:opt_setup_target_slack                                                              0.0
postroute:opt_skew_eco_route                                                                  false
postroute:opt_view_pruning_hold_target_slack_auto_flow                                        0
postroute:opt_view_pruning_hold_views_active_list                                             { tt_v1.8_25C_Nominal_25_func }
postroute:opt_view_pruning_hold_views_persistent_list                                         { tt_v1.8_25C_Nominal_25_func}
postroute:opt_view_pruning_setup_views_active_list                                            { tt_v1.8_25C_Nominal_25_func }
postroute:opt_view_pruning_setup_views_persistent_list                                        { tt_v1.8_25C_Nominal_25_func}
postroute:opt_view_pruning_tdgr_setup_views_persistent_list                                   { tt_v1.8_25C_Nominal_25_func}
postroute:extract_rc_model_file                                                               /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin
postroute:route_detail_use_lef_pin_taper_rule                                                 true
postroute:route_exp_design_mode_bottom_routing_layer                                          1
postroute:route_exp_design_mode_top_routing_layer                                             5
postroute:route_extract_third_party_compatible                                                false
postroute:route_global_exp_timing_driven_std_delay                                            37.6
postroute:route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
postroute:route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute:route_re_insert_filler_cell_list_from_file                                          false
postroute:setNanoRouteMode -timingEngine                                                      .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz
postroute:setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
postroute:getAnalysisMode -monteCarlo                                                         false
postroute:getDelayCalMode -enable_hier_save_restore_flow                                      false
postroute:getDelayCalMode -engine                                                             aae
postroute:getImportMode -config                                                               true
postroute:get_power_analysis_mode -honor_net_activity_for_tcf                                 false
postroute:get_power_analysis_mode -honor_sublevel_activity                                    true
postroute:getNanoRouteMode -timingEngine                                                      .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz
postroute:getAnalysisMode -monteCarlo                                                         false
postroute:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
postroute:Disable merging buffers from different footprints for postRoute code for non-MSV designs
postroute:Need call spDPlaceInit before registerPrioInstLoc.
postroute:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
postroute:Type 'man IMPSP-362' for more detail.
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
route.report_postroute:#@ Begin verbose flow_step report_check_design
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set check_list [list timing place opt]
route.report_postroute:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
route.report_postroute:      lappend check_list power_intent
route.report_postroute:    }
route.report_postroute:    if {[is_flow -inside flow:report_postroute]} {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
route.report_postroute:    } elseif {[is_flow -inside flow:report_postcts]} {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
route.report_postroute:    } else {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:Begin: Design checking
route.report_postroute:        Checking 'timing' category...
postroute:**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
postroute:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
postroute:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
postroute:      SynthesisEngine workers will not check out additional licenses.
route.report_postroute:        Messages issued during checks:
route.report_postroute:-----------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                           |
route.report_postroute:-----------------------------------------------------------------------------------------------------------------------
route.report_postroute:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
route.report_postroute:-----------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:00.0, Memory: 2727.3M)
route.report_postroute:
route.report_postroute:        Checking 'place' category...
route.report_postroute:        Messages issued during checks:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                                            |
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.                                                                                               |
route.report_postroute:| CHKPLC-41         | error     | 1           | Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specif |
route.report_postroute:|                   |           |             | ied cell padding. Please correct this problem first.                                                                                                   |
route.report_postroute:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid.                                                                                           |
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:01.0, Memory: 2730.5M)
route.report_postroute:
route.report_postroute:        Checking 'opt' category...
route.report_postroute:        Messages issued during checks:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                   |
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:10.0, Memory: 2929.7M)
route.report_postroute:
route.report_postroute:        Checking 'cts' category...
route.report_postroute:        Messages issued during checks:
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                        |
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
route.report_postroute:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
route.report_postroute:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
route.report_postroute:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
route.report_postroute:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
route.report_postroute:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:01.0, Memory: 2948.3M)
route.report_postroute:
route.report_postroute:        Checking 'route' category...
route.report_postroute:        No issues found during checks.
route.report_postroute:		(Real time: 0:00:01.0, Memory: 2953.2M)
route.report_postroute:
route.report_postroute:**INFO: Identified 5 error(s) and 160 warning(s) during 'check_design -type {timing place opt cts route}'.
route.report_postroute:        The details of the error(s) and warning(s) can be found in report 'reports/route/check.design.tcl'
route.report_postroute:End: Design checking
route.report_postroute:#@ End verbose flow_step report_check_design
route.report_postroute:UM: Running design category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          19.96             20                                      report_check_design
route.report_postroute:#@ Begin verbose flow_step report_area_innovus
route.report_postroute:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
route.report_postroute:Start to collect the design information.
route.report_postroute:Build netlist information for Cell top_lvl.
route.report_postroute:Finished collecting the design information.
route.report_postroute:Generating macro cells used in the design report.
route.report_postroute:Generating standard cells used in the design report.
route.report_postroute:Analyze library ... 
route.report_postroute:Analyze netlist ... 
route.report_postroute:Generate no-driven nets information report.
route.report_postroute:Analyze timing ... 
route.report_postroute:Analyze floorplan/placement ... 
route.report_postroute:Analysis Routing ...
route.report_postroute:Report saved in file reports/route/qor.rpt
route.report_postroute:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
route.report_postroute:#@ End verbose flow_step report_area_innovus
route.report_postroute:UM: Running design category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.92              7                                      report_area_innovus
route.report_postroute:#@ Begin verbose flow_step report_early_summary_innovus
route.report_postroute:@flow 2: #- Update the timer for hold and write reports
route.report_postroute:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
route.report_postroute:*** time_design #1 [begin] () : totSession cpu/real = 0:01:38.3/0:01:43.0 (1.0), mem = 3050.2M
route.report_postroute: Reset EOS DB
route.report_postroute:Ignoring AAE DB Resetting ...
route.report_postroute:Saving timing graph ...
route.report_postroute:Done save timing graph
route.report_postroute:Starting delay calculation for Hold views
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: top_lvl
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3064.45)
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3085.75 CPU=0:00:00.6 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3085.75 CPU=0:00:00.6 REAL=0:00:00.0)
route.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3_ece-rschsrv.ece.gatech.edu_dkhalil8_hlF4Qz/.AAE_t0rHfT/.AAE_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3/waveform.data...
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.7M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.7M)
route.report_postroute:Starting SI iteration 2
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3040.37)
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1463. 
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  17.9 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3056.65 CPU=0:00:00.3 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3056.65 CPU=0:00:00.3 REAL=0:00:00.0)
route.report_postroute:*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:41 mem=3034.9M)
route.report_postroute:Restoring timing graph ...
route.report_postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
route.report_postroute:Done restore timing graph
route.report_postroute:
route.report_postroute:OptSummary:
route.report_postroute:
route.report_postroute:------------------------------------------------------------------
route.report_postroute:         time_design Summary
route.report_postroute:------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Hold views included:
route.report_postroute: tt_v1.8_25C_Nominal_25_func
route.report_postroute:
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|     Hold mode      |   all   | reg2reg | default |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|           WNS (ns):| -0.011  |  0.128  | -0.011  |
route.report_postroute:|           TNS (ns):| -0.016  |  0.000  | -0.016  |
route.report_postroute:|    Violating Paths:|    2    |    0    |    2    |
route.report_postroute:|          All Paths:|   120   |   117   |   103   |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|tt_v1.8_25C_Nominal_25_func
route.report_postroute:|                    | -0.011  |  0.128  | -0.011  |
route.report_postroute:|                    | -0.016  |  0.000  | -0.016  |
route.report_postroute:|                    |    2    |    0    |    2    |
route.report_postroute:|                    |   120   |   117   |   103   |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:
route.report_postroute:Density: 2.829%
route.report_postroute:       (100.000% with Fillers)
route.report_postroute:------------------------------------------------------------------
route.report_postroute:Reported timing to dir debug
route.report_postroute:Total CPU time: 3.18 sec
route.report_postroute:Total Real time: 3.0 sec
route.report_postroute:Total Memory Usage: 3055.179688 Mbytes
route.report_postroute:Reset AAE Options
route.report_postroute:*** time_design #1 [finish] () : cpu/real = 0:00:03.2/0:00:03.4 (0.9), totSession cpu/real = 0:01:41.5/0:01:46.4 (1.0), mem = 3055.2M
route.report_postroute:@flow 5: #- Reports that describe timing health
route.report_postroute:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: top_lvl
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3027.23)
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3044.93 CPU=0:00:00.6 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3044.93 CPU=0:00:00.6 REAL=0:00:01.0)
route.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3_ece-rschsrv.ece.gatech.edu_dkhalil8_hlF4Qz/.AAE_t0rHfT/.AAE_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3/waveform.data...
postroute:**opt_design ... cpu = 0:00:01, real = 0:00:34, mem = 2821.6M, totSessionCpu=0:01:12 **
postroute:Existing Dirty Nets : 0
postroute:New Signature Flow (optDesignCheckOptions) ....
postroute:#Taking db snapshot
postroute:#Taking db snapshot ... done
postroute:Begin checking placement ... (start mem=2822.0M, init mem=2824.9M)
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3043.6M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3043.6M)
route.report_postroute:Starting SI iteration 2
postroute:Pre-route DRC Violation:    458
postroute:*info: Placed = 9173           (Fixed = 8)
postroute:*info: Unplaced = 0           
postroute:Placement Density:100.00%(628509/628509)
postroute:Placement Density (including fixed std cells):100.00%(628509/628509)
postroute:Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2829.8M)
postroute:**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
postroute:**INFO: It is recommended to fix the placement violations and reroute the design
postroute:**INFO: Command refinePlace may be used to fix the placement violations
postroute:#optDebug: { P: 130 W: 2201 FE: standard PE: none LDR: 0.5}
postroute: Initial DC engine is -> aae
postroute: 
postroute: AAE-Opt:: Current number of nets in RC Memory -> 100 K
postroute: 
postroute: 
postroute: AAE-Opt:: New number of nets in RC Memory -> 100 K
postroute: 
postroute:Reset EOS DB
postroute:Ignoring AAE DB Resetting ...
postroute: Set Options for AAE Based Opt flow 
postroute:*** opt_design -post_route ***
postroute:DRC Margin: user margin 0.0; extra margin 0
postroute:Setup Target Slack: user slack 0
postroute:Hold Target Slack: user slack 0
postroute:Include MVT Delays for Hold Opt
postroute:Multi-VT timing optimization disabled based on library information.
postroute:**INFO: Using Advanced Metric Collection system.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3047.37)
postroute:*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.0/0:00:35.1 (0.1), totSession cpu/real = 0:01:12.4/0:01:48.5 (0.7), mem = 2831.1M
postroute:** INFO : this run is activating 'postRoute' automaton
postroute:**INFO: flowCheckPoint #1 InitialSummary
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1463. 
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  17.9 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3053.03 CPU=0:00:00.3 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3053.03 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:#Extract in post route mode
postroute:#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
postroute:#Fast data preparation for tQuantus.
postroute:#Start routing data preparation on Fri Oct 10 16:21:43 2025
postroute:#
postroute:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2847.57 (MB), peak = 2847.57 (MB)
postroute:#Start routing data preparation on Fri Oct 10 16:21:43 2025
postroute:#
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.14 (MB), peak = 2862.14 (MB)
postroute:#
postroute:#Start tQuantus RC extraction...
postroute:#Start building rc corner(s)...
postroute:#Number of RC Corner = 1
postroute:#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
postroute:#(i=5, n=5 1000)
postroute:#metal1 -> met1 (1)
postroute:#metal2 -> met2 (2)
postroute:#metal3 -> met3 (3)
postroute:#metal4 -> met4 (4)
postroute:#metal5 -> met5 (5)
postroute:#SADV-On
postroute:# Corner(s) : 
postroute:#Nominal_25C [25.00]
route.report_postroute:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
route.report_postroute:@@flow 10: set_metric -name timing.hold.type -value gba
route.report_postroute:#@ End verbose flow_step report_early_summary_innovus
postroute:# Corner id: 0
postroute:# Layout Scale: 1.000000
postroute:# Has Metal Fill model: yes
postroute:# Temperature was set
postroute:# Temperature : 25.000000
postroute:# Ref. Temp   : 25.000000
postroute:#SADV-Off
postroute:#
postroute:#layer[5] tech width 1600 != ict width 800.0
postroute:#
postroute:#layer[5] tech spc 1600 != ict spc 800.0
postroute:#total pattern=35 [5, 90]
postroute:#Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin ) ...
postroute:#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
postroute:#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
postroute:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
postroute:#number model r/c [1,1] [5,90] read
postroute:#0 rcmodel(s) requires rebuild
postroute:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2869.07 (MB), peak = 2872.10 (MB)
postroute:#Finish check_net_pin_list step Enter extract
postroute:#Start init net ripin tree building
postroute:#Finish init net ripin tree building
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 0.37 (MB)
postroute:#Total memory = 2869.43 (MB)
postroute:#Peak memory = 2872.10 (MB)
postroute:#begin processing metal fill model file
postroute:#end processing metal fill model file
postroute:#Length limit = 200 pitches
postroute:#opt mode = 2
postroute:#Finish check_net_pin_list step Fix net pin list
postroute:#Start generate extraction boxes.
postroute:#
postroute:#Extract using 30 x 30 Hboxes
postroute:#5x6 initial hboxes
postroute:#Use area based hbox pruning.
postroute:#0/0 hboxes pruned.
postroute:#Complete generating extraction boxes.
postroute:#Extract 19 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
postroute:#Process 0 special clock nets for rc extraction
postroute:#Total 1161 nets were built. 585 nodes added to break long wires. 0 net(s) have incomplete routes.
postroute:#Start inst blockage merging.
route.report_postroute:UM: Running hold category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          12.97             13                                      report_early_summary_innovus
postroute:#Run Statistics for Extraction:
postroute:#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
postroute:#   Increased memory =    63.34 (MB), total memory =  2932.84 (MB), peak memory =  2932.84 (MB)
postroute:#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d
postroute:#Finish registering nets and terms for rcdb.
postroute:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2888.95 (MB), peak = 2932.95 (MB)
postroute:#RC Statistics: 6641 Res, 4625 Ground Cap, 3961 XCap (Edge to Edge)
postroute:#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
postroute:#To increase the message display limit, refer to the product command reference manual.
postroute:#RC V/H edge ratio: 0.67, Avg V/H Edge Length: 13852.72 (4121), Avg L-Edge Length: 15574.31 (1801)
postroute:#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d.
postroute:#Start writing RC data.
postroute:#Finish writing RC data
postroute:#Finish writing rcdb with 7914 nodes, 6753 edges, and 10006 xcaps
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2886.32 (MB), peak = 2932.95 (MB)
postroute:Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d' ...
postroute:Reading RCDB with compressed RC data.
postroute:Reading RCDB with compressed RC data.
postroute:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2886.574M)
postroute:Following multi-corner parasitics specified:
postroute:	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d (rcdb)
postroute:Reading RCDB with compressed RC data.
postroute:		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b56680543vWjVY.rcdb.d specified
postroute:Cell top_lvl, hinst 
postroute:Reading RCDB with compressed RC data.
postroute:Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2888.438M)
postroute:#
postroute:#Restore RCDB.
postroute:#
postroute:#Complete tQuantus RC extraction.
postroute:#Cpu time = 00:00:06
postroute:#Elapsed time = 00:00:06
postroute:#Increased memory = 26.30 (MB)
postroute:#Total memory = 2888.44 (MB)
postroute:#Peak memory = 2932.95 (MB)
postroute:#
postroute:#585 inserted nodes are removed
postroute:#Restored 0 tie nets, 0 tie snets, 0 partial nets
postroute:#Start Design Signature (0)
postroute:#Finish Inst Signature in MT(22824495)
postroute:#Finish Net Signature in MT(50647168)
postroute:#Finish SNet Signature in MT (78406149)
postroute:#Run time and memory report for RC extraction:
postroute:#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
postroute:#Run Statistics for snet signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:#Run Statistics for Net Final Signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:#Run Statistics for Net launch:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:#Run Statistics for Net init_dbsNet_slist:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:#Run Statistics for net signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:#Run Statistics for inst signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =    -1.25 (MB), total memory =  2883.14 (MB), peak memory =  2932.95 (MB)
postroute:Reading RCDB with compressed RC data.
postroute:Deleted 1077 physical insts (cell FILL1 / prefix -).
postroute:Suspended 549 physical insts (cell FILL2 / prefix -).
postroute:Suspended 666 physical insts (cell FILL4 / prefix -).
postroute:Suspended 410 physical insts (cell FILL8 / prefix -).
postroute:Suspended 458 physical insts (cell FILL16 / prefix -).
postroute:Suspended 429 physical insts (cell FILL32 / prefix -).
postroute:Suspended 4555 physical insts (cell FILL64 / prefix -).
postroute:**Info: (IMPSP-2075): Transparent Filler is started (7067)!
postroute:
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Cache
postroute:*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:18.8/0:01:55.0 (0.7), mem = 2887.7M
postroute:AAE_INFO: switching set_db delaycal_enable_si from true to false ...
postroute:AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI Off 
postroute:#################################################################################
postroute:Start delay calculation (fullDC) (1 T). (MEM=2919.3)
postroute:Total number of fetched objects 1463
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:End delay calculation. (MEM=3346.84 CPU=0:00:45.3 REAL=0:00:01.0)
route.report_postroute:#@ Begin verbose flow_step report_early_paths
route.report_postroute:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
route.report_postroute:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
route.report_postroute:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
route.report_postroute:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
route.report_postroute:@flow 6: if {![get_feature report_pba]} {
route.report_postroute:@flow 7:
route.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
route.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
route.report_postroute:@flow 12: }
route.report_postroute:#@ End verbose flow_step report_early_paths
postroute:End delay calculation (fullDC). (MEM=3335.49 CPU=0:00:47.5 REAL=0:00:03.0)
postroute:*** Done Building Timing Graph (cpu=0:00:47.9 real=0:00:04.0 totSessionCpu=0:02:07 mem=3117.3M)
postroute:Done building cte hold timing graph (HoldAware) cpu=0:00:48.1 real=0:00:05.0 totSessionCpu=0:02:07 mem=3117.3M ***
postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute:Starting delay calculation for Setup views
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.25              7                                      report_early_paths
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3145.15)
postroute:Total number of fetched objects 1463
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1513,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3171.62 CPU=0:00:00.6 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3171.62 CPU=0:00:00.7 REAL=0:00:01.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3169.9M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3169.9M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3120.88)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1463. 
postroute:Total number of fetched objects 1463
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1513,  16.6 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3132.07 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3132.07 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:04.0 totSessionCpu=0:02:10 mem=3129.5M)
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     Initial SI Timing Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.040  |  0.040  |  0.065  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      1 (5)       |   -0.013   |      1 (5)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.829%
postroute:------------------------------------------------------------------
postroute:*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:51.1/0:00:08.3 (6.1), totSession cpu/real = 0:02:09.9/0:02:03.4 (1.1), mem = 3137.8M
postroute:**opt_design ... cpu = 0:01:00, real = 0:00:50, mem = 3129.9M, totSessionCpu=0:02:10 **
postroute:OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
postroute:OPTC: view 50.0:65.0 [ 0.0500 ]
postroute:Setting latch borrow mode to budget during optimization.
postroute:Info: Done creating the CCOpt slew target map.
postroute:**INFO: flowCheckPoint #2 OptimizationPass1
postroute:Glitch fixing enabled
postroute:*** ClockDrv #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:10.6/0:02:04.1 (1.1), mem = 3131.2M
postroute:Running CCOpt-PRO on entire clock network
postroute:Leaving CCOpt scope - Initializing power interface...
postroute:Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:Net route status summary:
postroute:  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
postroute:  Non-clock:  1504 (unrouted=352, trialRouted=0, noStatus=0, routed=1152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
postroute:-effortLevel medium                        # enums={low medium high signoff}, default=undefined
postroute:Clock tree cells fixed by user: 0 out of 8 (0%)
postroute:PRO...
postroute:Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
postroute:Initializing clock structures...
postroute:  Creating own balancer
postroute:  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
postroute:  Initializing legalizer
postroute:  Using cell based legalization.
postroute:  Initializing placement interface...
postroute:    Use check_library -place or consult logv if problems occur.
postroute:    Leaving CCOpt scope - Initializing placement interface...
postroute:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Initializing placement interface done.
postroute:  Leaving CCOpt scope - Cleaning up placement interface...
postroute:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Leaving CCOpt scope - Initializing placement interface...
postroute:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:[PSP]    Load db... (mem=-1.7M)
postroute:[PSP]    Read data from FE... (mem=-1.7M)
postroute:[PSP]    Done Read data from FE (cpu=0.002s, mem=-1.7M)
postroute:
postroute:[PSP]    Done Load db (cpu=0.002s, mem=-1.7M)
postroute:
postroute:[PSP]    Constructing placeable region... (mem=-1.7M)
postroute:[PSP]    Compute region effective width... (mem=-1.7M)
postroute:[PSP]    Done Compute region effective width (cpu=0.000s, mem=-1.7M)
postroute:
postroute:[PSP]    Done Constructing placeable region (cpu=0.001s, mem=-1.7M)
postroute:
postroute:  Reconstructing clock tree datastructures, skew aware...
postroute:    Validating CTS configuration...
postroute:    Checking module port directions...
postroute:    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:    Non-default attributes:
postroute:      Public non-default attributes:
postroute:        cts_adjacent_rows_legal: true (default: false)
postroute:        cts_buffer_cells is set for at least one object
postroute:        cts_cell_density is set for at least one object
postroute:        cts_cell_halo_rows: 0 (default: 1)
postroute:        cts_cell_halo_sites: 0 (default: 4)
postroute:        cts_clock_gating_cells is set for at least one object
postroute:        cts_inverter_cells is set for at least one object
postroute:        cts_logic_cells is set for at least one object
postroute:        cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
postroute:        cts_skew_group_target_insertion_delay is set for at least one object
postroute:        cts_target_max_transition_time is set for at least one object
postroute:        cts_target_max_transition_time_sdc is set for at least one object
postroute:        cts_target_skew is set for at least one object
postroute:      Private non-default attributes:
postroute:        cts_allow_non_fterm_identical_swaps: false (default: true)
postroute:        cts_clock_nets_detailed_routed: true (default: false)
postroute:        cts_force_design_routing_status: 1 (default: auto)
postroute:        cts_last_virtual_delay_scaling_factor is set for at least one object
postroute:        cts_post_route_enable_post_commit_delay_update: true (default: false)
postroute:        cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
postroute:    Route type trimming info:
postroute:      No route type modifications were made.
postroute:    Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
postroute:    Original list had 3 cells:
postroute:    CLKBUFX8 CLKBUFX4 CLKBUFX2 
postroute:    Library trimming was not able to trim any cells:
postroute:    CLKBUFX8 CLKBUFX4 CLKBUFX2 
postroute:    Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
postroute:    Original list had 4 cells:
postroute:    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
postroute:    Library trimming was not able to trim any cells:
postroute:    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
postroute:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
postroute:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
postroute:    Clock tree balancer configuration for clock_tree core_clock:
postroute:    Non-default attributes:
postroute:      Public non-default attributes:
postroute:        cts_cell_density: 1 (default: 0.75)
postroute:      No private non-default attributes
postroute:    For power domain auto-default:
postroute:      Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
postroute:      Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
postroute:      Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
postroute:    Top Routing info:
postroute:      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Mask Constraint: 0; Source: cts_route_type.
postroute:    Trunk Routing info:
postroute:      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
postroute:    Leaf Routing info:
postroute:      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
postroute:    For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
postroute:      Slew time target (leaf):    0.600ns
postroute:      Slew time target (trunk):   0.600ns
postroute:      Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
postroute:      Buffer unit delay: 0.183ns
postroute:      Buffer max distance: 2277.858um
postroute:    Fastest wire driving cells and distances:
postroute:      Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
postroute:      Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
postroute:    
postroute:    
postroute:    Logic Sizing Table:
postroute:    
postroute:    ----------------------------------------------------------
postroute:    Cell    Instance count    Source    Eligible library cells
postroute:    ----------------------------------------------------------
postroute:      (empty table)
postroute:    ----------------------------------------------------------
postroute:    
postroute:    
postroute:    Clock tree balancer configuration for skew_group core_clock/func:
postroute:     Created from constraint modes: {[func]}
postroute:      Sources:                     pin clk
postroute:      Total number of sinks:       90
postroute:      Delay constrained sinks:     90
postroute:      Constrains:                  default
postroute:      Non-leaf sinks:              0
postroute:      Ignore pins:                 0
postroute:     Timing corner tt_v1.8_25C_Nominal_25:both.late:
postroute:      Skew target:                 0.183ns
postroute:    Primary reporting skew groups are:
postroute:    skew_group core_clock/func with 90 clock sinks
postroute:    Found 0/8 (0.000%) clock tree instances with fixed placement status.
postroute:    
postroute:    
postroute:    Constraint summary
postroute:    ==================
postroute:    
postroute:    Transition constraints are active in the following delay corners:
postroute:    
postroute:    tt_v1.8_25C_Nominal_25:both.late
postroute:    
postroute:    Cap constraints are active in the following delay corners:
postroute:    
postroute:    tt_v1.8_25C_Nominal_25:both.late
postroute:    
postroute:    Transition constraint summary:
postroute:    
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
postroute:                        -                            0.150          86       liberty explicit    all
postroute:                        -                            0.500           4       liberty explicit    all
postroute:                        -                            0.600          16       liberty explicit    all
postroute:                        -                            0.600           2       tool modified       all
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    
postroute:    Capacitance constraint summary:
postroute:    
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
postroute:                        -                           0.165          1        library_or_sdc_constraint    all
postroute:                        -                           0.645          2        library_or_sdc_constraint    all
postroute:                        -                           0.716          6        library_or_sdc_constraint    all
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    
postroute:    
postroute:    Clock DAG stats initial state:
postroute:      cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
postroute:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
postroute:      misc counts      : r=1, pp=0, mci=0
postroute:      cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
postroute:      hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
postroute:    Clock DAG library cell distribution initial state {count}:
postroute:       Bufs: CLKBUFX8: 6 
postroute:       Invs: CLKINVX8: 2 
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   InitialState
postroute:    No ideal or dont_touch nets found in the clock tree
postroute:    No dont_touch hnets found in the clock tree
postroute:    No dont_touch hpins found in the clock network.
postroute:    Checking for illegal sizes of clock logic instances...
postroute:    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
postroute:    CCOpt configuration status: all checks passed.
postroute:  Reconstructing clock tree datastructures, skew aware done.
postroute:Initializing clock structures done.
postroute:PRO...
postroute:  PRO active optimizations:
postroute:   - DRV fixing with sizing
postroute:  
postroute:  Detected clock skew data from CTS
postroute:  ProEngine running partially connected to DB
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock DAG stats PRO initial state:
postroute:    cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
postroute:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
postroute:    misc counts      : r=1, pp=0, mci=0
postroute:    cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
postroute:    cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
postroute:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
postroute:    wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
postroute:    wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
postroute:    hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
postroute:  Clock DAG net violations PRO initial state: none
postroute:  Clock DAG primary half-corner transition distribution PRO initial state:
postroute:    Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
postroute:    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
postroute:    Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
postroute:  Clock DAG library cell distribution PRO initial state {count}:
postroute:     Bufs: CLKBUFX8: 6 
postroute:     Invs: CLKINVX8: 2 
postroute:  Primary reporting skew groups PRO initial state:
postroute:  Skew group summary PRO initial state:
postroute:    skew_group core_clock/func: insertion delay [min=0.306, max=0.378, avg=0.342, sd=0.016, skn=-0.905, kur=1.779], skew [0.072 vs 0.183], 100% {0.306, 0.378} (wid=0.021 ws=0.011) (gid=0.364 gs=0.072)
postroute:  Recomputing CTS skew targets...
postroute:  Resolving skew group constraints...
postroute:    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
postroute:  Resolving skew group constraints done.
postroute:  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  PRO Fixing DRVs...
postroute:    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
postroute:    CCOpt-PRO: considered: 9, tested: 9, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
postroute:    
postroute:    Statistics: Fix DRVs (cell sizing):
postroute:    ===================================
postroute:    
postroute:    Cell changes by Net Type:
postroute:    
postroute:    -------------------------------------------------------------------------------------------------
postroute:    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
postroute:    -------------------------------------------------------------------------------------------------
postroute:    top                0            0           0            0                    0                0
postroute:    trunk              0            0           0            0                    0                0
postroute:    leaf               0            0           0            0                    0                0
postroute:    -------------------------------------------------------------------------------------------------
postroute:    Total              0            0           0            0                    0                0
postroute:    -------------------------------------------------------------------------------------------------
postroute:    
postroute:    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
postroute:    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
postroute:    
postroute:    Clock DAG stats after 'PRO Fixing DRVs':
postroute:      cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
postroute:      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
postroute:      misc counts      : r=1, pp=0, mci=0
postroute:      cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
postroute:      cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
postroute:      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
postroute:      wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
postroute:      wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
postroute:      hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
postroute:    Clock DAG net violations after 'PRO Fixing DRVs': none
postroute:    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
postroute:      Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
postroute:      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
postroute:      Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
postroute:    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
postroute:       Bufs: CLKBUFX8: 6 
postroute:       Invs: CLKINVX8: 2 
postroute:    Primary reporting skew groups after 'PRO Fixing DRVs':
postroute:    Skew group summary after 'PRO Fixing DRVs':
postroute:      skew_group core_clock/func: insertion delay [min=0.306, max=0.378], skew [0.072 vs 0.183]
postroute:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
postroute:  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Reconnecting optimized routes...
postroute:  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock DAG stats PRO final:
postroute:    cell counts      : b=6, i=2, icg=0, dcg=0, l=0, total=8
postroute:    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
postroute:    misc counts      : r=1, pp=0, mci=0
postroute:    cell areas       : b=125.690um^2, i=34.279um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=159.970um^2
postroute:    cell capacitance : b=0.033pF, i=0.042pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.076pF
postroute:    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
postroute:    wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.415pF, total=0.611pF
postroute:    wire lengths     : top=0.000um, trunk=1341.220um, leaf=2439.420um, total=3780.640um
postroute:    hp wire lengths  : top=0.000um, trunk=1334.920um, leaf=1876.800um, total=3211.720um
postroute:  Clock DAG net violations PRO final: none
postroute:  Clock DAG primary half-corner transition distribution PRO final:
postroute:    Trunk : target=0.600ns count=4 avg=0.047ns sd=0.044ns min=0.010ns max=0.110ns {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
postroute:    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.033ns min=0.083ns max=0.144ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
postroute:    Leaf  : target=0.500ns count=1 avg=0.168ns sd=0.000ns min=0.168ns max=0.168ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
postroute:  Clock DAG library cell distribution PRO final {count}:
postroute:     Bufs: CLKBUFX8: 6 
postroute:     Invs: CLKINVX8: 2 
postroute:  Primary reporting skew groups PRO final:
postroute:  Skew group summary PRO final:
postroute:    skew_group core_clock/func: insertion delay [min=0.306, max=0.378, avg=0.342, sd=0.016, skn=-0.905, kur=1.779], skew [0.072 vs 0.183], 100% {0.306, 0.378} (wid=0.021 ws=0.011) (gid=0.364 gs=0.072)
postroute:  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
postroute:PRO done.
postroute:Net route status summary:
postroute:  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
postroute:  Non-clock:  1504 (unrouted=352, trialRouted=0, noStatus=0, routed=1152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=352, (crossesIlmBoundary AND tooFewTerms=0)])
postroute:Updating delays...
route.report_postroute:#@ Begin verbose flow_step report_late_summary_innovus
route.report_postroute:@flow 2: #- Update the timer for setup and write reports
route.report_postroute:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
route.report_postroute:*** time_design #2 [begin] () : totSession cpu/real = 0:01:59.9/0:02:05.5 (1.0), mem = 3093.0M
route.report_postroute: Reset EOS DB
route.report_postroute:Ignoring AAE DB Resetting ...
route.report_postroute:Starting delay calculation for Setup views
postroute:Updating delays done.
postroute:PRO done. (took cpu=0:00:01.8 real=0:00:01.8)
postroute:Leaving CCOpt scope - Cleaning up placement interface...
postroute:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:*** ClockDrv #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:02:12.5/0:02:05.9 (1.1), mem = 3145.7M
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: top_lvl
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3088.3)
postroute:**INFO: Start fixing DRV (Mem = 3141.59M) ...
postroute:Begin: GigaOpt DRV Optimization
postroute:Glitch fixing enabled
postroute:GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
postroute:*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:12.9/0:02:06.4 (1.1), mem = 3141.6M
postroute:Info: 9 clock nets excluded from IPO operation.
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3101.64 CPU=0:00:00.6 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3101.64 CPU=0:00:00.6 REAL=0:00:00.0)
route.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3_ece-rschsrv.ece.gatech.edu_dkhalil8_hlF4Qz/.AAE_t0rHfT/.AAE_3171885_f471cffc-27c8-46da-b98a-fe4bc66875a3/waveform.data...
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
postroute:DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:** INFO: Initializing Glitch Interface
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:|     1|     8|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  2.83%|          |         |
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3101.9M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3101.9M)
route.report_postroute:Starting SI iteration 2
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3069.39)
postroute:|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       1|       0|       0|  2.84%| 0:00:00.0|  3171.1M|
postroute:|     1|     1|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       1|       0|       0|  2.84%| 0:00:00.0|  3171.4M|
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1463. 
route.report_postroute:Total number of fetched objects 1463
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 1513,  16.6 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3074.89 CPU=0:00:00.3 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3074.89 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:|     1|     1|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       3|       0|       0|  2.84%| 0:00:00.0|  3172.0M|
postroute:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       1|  2.85%| 0:00:00.0|  3172.5M|
postroute:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0|  2.85%| 0:00:00.0|  3172.5M|
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          9 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=3172.5M) ***
postroute:
postroute:*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:14.3/0:02:07.8 (1.1), mem = 3164.7M
postroute:**INFO: Triggering refine place with 0 non-legal commits and 3 dirty legal commits
postroute:Running refinePlace -preserveRouting true -hardFence false
route.report_postroute:*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:02:02 mem=3069.1M)
postroute:*** Starting place_detail (0:02:14 mem=3164.9M) ***
postroute:Move report: Detail placement moved 1 insts, mean move: 5.52 um, max move: 5.52 um 
postroute:	Max move on inst (postroute_FE_PDC2_LTIEHI_NET): (274.62, 216.20) --> (276.00, 212.06)
postroute:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.4MB
postroute:Summary Report:
postroute:Instances moved: 1 (out of 1026 movable)
postroute:Instances flipped: 0
postroute:Mean displacement: 5.52 um
postroute:Max displacement: 5.52 um (Instance: postroute_FE_PDC2_LTIEHI_NET) (274.62, 216.2) -> (276, 212.06)
postroute:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
postroute:Physical-only instances moved: 0 (out of 0 movable physical-only)
postroute:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.4MB
postroute:*** Finished place_detail (0:02:14 mem=3181.4M) ***
postroute:End: GigaOpt DRV Optimization
postroute:**opt_design ... cpu = 0:01:04, real = 0:00:54, mem = 3176.9M, totSessionCpu=0:02:14 **
postroute:*info:
postroute:**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3176.88M).
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     SI Timing Summary (cpu=0.03min real=0.03min mem=3176.9M)
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.039  |  0.039  |  0.064  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.842%
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:01:04, real = 0:00:55, mem = 3177.6M, totSessionCpu=0:02:15 **
postroute:** INFO: Initializing Glitch Interface
postroute:*** Timing Is met
postroute:*** Check timing (0:00:00.0)
postroute:*** Setup timing is met (target slack 0ns)
postroute:**INFO: flowCheckPoint #3 OptimizationHold
postroute:HoldOpt: Enabling setup slack weighting
postroute:GigaOpt Hold Optimizer is used
postroute:GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
route.report_postroute:** INFO: Initializing Glitch Interface
postroute:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=3177.7M ***
postroute:*** BuildHoldData #2 [begin] (opt_design #1) : totSession cpu/real = 0:02:15.1/0:02:08.6 (1.1), mem = 3177.7M
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Latch borrow mode reset to max_borrow
route.report_postroute:** INFO: Initializing Glitch Interface
postroute:OPTC: user 20.0 (reset)
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3197.52)
route.report_postroute:
route.report_postroute:OptSummary:
route.report_postroute:
route.report_postroute:------------------------------------------------------------------
route.report_postroute:         time_design Summary
route.report_postroute:------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Setup views included:
route.report_postroute: tt_v1.8_25C_Nominal_25_func 
route.report_postroute:
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|     Setup mode     |   all   | reg2reg | default |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|           WNS (ns):|  0.040  |  0.040  |  0.065  |
route.report_postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
route.report_postroute:|    Violating Paths:|    0    |    0    |    0    |
route.report_postroute:|          All Paths:|   120   |   117   |   103   |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|tt_v1.8_25C_Nominal_25_func
route.report_postroute:|                    |  0.040  |  0.040  |  0.065  |
route.report_postroute:|                    |  0.000  |  0.000  |  0.000  |
route.report_postroute:|                    |    0    |    0    |    0    |
route.report_postroute:|                    |   120   |   117   |   103   |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:
route.report_postroute:+----------------+-------------------------------+------------------+
route.report_postroute:|                |              Real             |       Total      |
route.report_postroute:|    DRVs        +------------------+------------+------------------|
route.report_postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
route.report_postroute:+----------------+------------------+------------+------------------+
route.report_postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
route.report_postroute:|   max_tran     |      1 (5)       |   -0.013   |      1 (5)       |
route.report_postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
route.report_postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
route.report_postroute:+----------------+------------------+------------+------------------+
route.report_postroute:
route.report_postroute:Density: 2.829%
route.report_postroute:       (100.000% with Fillers)
route.report_postroute:------------------------------------------------------------------
route.report_postroute:Reported timing to dir debug
route.report_postroute:Total CPU time: 2.58 sec
route.report_postroute:Total Real time: 4.0 sec
route.report_postroute:Total Memory Usage: 3069.878906 Mbytes
route.report_postroute:Reset AAE Options
route.report_postroute:*** time_design #2 [finish] () : cpu/real = 0:00:02.6/0:00:04.1 (0.6), totSession cpu/real = 0:02:02.5/0:02:09.6 (0.9), mem = 3069.9M
route.report_postroute:@flow 5: #- Reports that describe timing health
route.report_postroute:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
route.report_postroute:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postroute:Total number of fetched objects 1468
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1518,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3220.55 CPU=0:00:00.6 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3220.55 CPU=0:00:00.6 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
route.report_postroute:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
route.report_postroute:@@flow 10: set_metric -name timing.setup.type -value gba
route.report_postroute:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
route.report_postroute:#@ End verbose flow_step report_late_summary_innovus
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:
postroute:Active hold views:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:  Dominating endpoints: 0
postroute:  Dominating TNS: -0.000
postroute:
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3169.01)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 45. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1468. 
postroute:Total number of fetched objects 1468
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1518,  18.1 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3178.49 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3178.49 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:17 mem=3174.0M)
postroute:Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:17 mem=3174.0M ***
postroute:Done building hold timer [689 node(s), 706 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:18 mem=3180.0M ***
postroute:OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
postroute:OPTC: view 50.0:65.0 [ 0.0500 ]
postroute:Restoring timing graph ...
route.report_postroute:UM: Running setup category ...
route.report_postroute:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:02:18 mem=3490.9M ***
postroute:Setting latch borrow mode to budget during optimization.
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          10.98             12          0.000 ns          0.040 ns  report_late_summary_innovus
postroute:
postroute:*Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
postroute:*Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     Hold Opt Initial Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:Hold views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.039  |  0.039  |  0.064  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Hold mode      |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.011  |  0.128  | -0.011  |
postroute:|           TNS (ns):| -0.016  |  0.000  | -0.016  |
postroute:|    Violating Paths:|    2    |    0    |    2    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.842%
postroute:------------------------------------------------------------------
postroute:**INFO: Optimization is fixing the slack violation with the following view based weighting factors
postroute:slack weights for setup views:
postroute:    tt_v1.8_25C_Nominal_25_func: 1.000
postroute:**opt_design ... cpu = 0:01:09, real = 0:00:59, mem = 3216.7M, totSessionCpu=0:02:19 **
postroute:*** BuildHoldData #2 [finish] (opt_design #1) : cpu/real = 0:00:04.0/0:00:04.2 (1.0), totSession cpu/real = 0:02:19.1/0:02:12.8 (1.0), mem = 3216.7M
postroute:*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:19.1/0:02:12.8 (1.0), mem = 3216.7M
postroute:*info: Run opt_design holdfix with 1 thread.
postroute:Info: 9 clock nets excluded from IPO operation.
postroute:Info: Do not create the CCOpt slew target map as it already exists.
postroute:
postroute:*** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:02:19 mem=3219.0M density=2.845% ***
postroute:
postroute:OptDebug: Start of Hold Fixing (weighted):
postroute:+----------+-----+-----+
postroute:|Path Group|  WNS|  TNS|
postroute:+----------+-----+-----+
postroute:|default   |0.064|0.000|
postroute:|reg2reg   |0.040|0.000|
postroute:|HEPG      |0.040|0.000|
postroute:|All Paths |0.040|0.000|
postroute:+----------+-----+-----+
postroute:
postroute:
postroute:Phase I ......
postroute:Executing transform: LegalResize
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:|   0|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3219.5M|
postroute:|   1|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   2|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   3|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   4|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   5|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   6|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:
postroute:OptDebug: After FlopOpt (weighted):
postroute:+----------+-----+-----+
postroute:|Path Group|  WNS|  TNS|
postroute:+----------+-----+-----+
postroute:|default   |0.064|0.000|
postroute:|reg2reg   |0.040|0.000|
postroute:|HEPG      |0.040|0.000|
postroute:|All Paths |0.040|0.000|
postroute:+----------+-----+-----+
postroute:
postroute:HoldOpt setup target adjustment in phase 1 = 0.0
postroute:Executing transform: AddBuffer + LegalResize
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:|   0|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3220.7M|
postroute:|   1|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3229.0M|
postroute:|   2|    -0.011|     -0.02|       2|          0|       0(     0)|    2.85%|   0:00:00.0|  3229.0M|
postroute:|   3|    -0.011|     -0.01|       1|          0|       1(     0)|    2.85%|   0:00:00.0|  3229.1M|
postroute:|   4|    -0.011|     -0.01|       1|          0|       0(     0)|    2.85%|   0:00:00.0|  3230.1M|
postroute:|   5|    -0.011|     -0.01|       1|          0|       0(     0)|    2.85%|   0:00:00.0|  3230.1M|
postroute:|   6|     0.001|      0.00|       0|          1|       0(     0)|    2.85%|   0:00:00.0|  3230.4M|
postroute:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postroute:
postroute:*info:    Total 1 cells added for Phase I
postroute:*info:        in which 0 is ripple commits (0.000%)
postroute:*info:    Total 1 instances resized for Phase I
postroute:*info:        in which 0 FF resizing 
postroute:*info:        in which 0 ripple resizing (0.000%)
postroute:
postroute:OptDebug: After Phase I (weighted):
postroute:+----------+-----+-----+
postroute:|Path Group|  WNS|  TNS|
postroute:+----------+-----+-----+
postroute:|default   |0.064|0.000|
postroute:|reg2reg   |0.040|0.000|
postroute:|HEPG      |0.040|0.000|
postroute:|All Paths |0.040|0.000|
postroute:+----------+-----+-----+
postroute:
postroute:OptDebug: End of Hold Fixing (weighted):
postroute:+----------+-----+-----+
postroute:|Path Group|  WNS|  TNS|
postroute:+----------+-----+-----+
postroute:|default   |0.064|0.000|
postroute:|reg2reg   |0.040|0.000|
postroute:|HEPG      |0.040|0.000|
postroute:|All Paths |0.040|0.000|
postroute:+----------+-----+-----+
postroute:
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          9 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finished Core Fixing (fixHold) cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:02:20 mem=3186.8M density=2.847% ***
postroute:
postroute:*info:
postroute:*info: Added a total of 1 cells to fix/reduce hold violation
postroute:*info:
postroute:*info: Summary: 
postroute:*info:            1 cell  of type 'CLKBUFX2' used
postroute:*info:
postroute:*info: Total 1 instances resized
postroute:*info:       in which 0 FF resizing
postroute:*info:
postroute:
postroute:Starting Hold Area Reclaim
postroute:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postRoute -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
postroute:Info: 9 clock nets excluded from IPO operation.
postroute: holdBufferReclaimMode 1
postroute:Active setup view: tt_v1.8_25C_Nominal_25_func
postroute:Active hold view: tt_v1.8_25C_Nominal_25_func
postroute:Begin: Area Reclaim Optimization
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:*** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:02:19.9/0:02:13.6 (1.0), mem = 3187.0M
postroute:** INFO: Initializing Glitch Interface
postroute:Reclaim Optimization WNS Slack 0.040  TNS Slack 0.000 Density 2.85
postroute:+---------+---------+--------+--------+------------+--------+
postroute:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
postroute:+---------+---------+--------+--------+------------+--------+
postroute:|    2.85%|        -|   0.040|   0.000|   0:00:00.0| 3187.4M|
postroute:|    2.85%|        0|   0.040|   0.000|   0:00:00.0| 3189.9M|
postroute:+---------+---------+--------+--------+------------+--------+
postroute:Reclaim Optimization End WNS Slack 0.040  TNS Slack 0.000 Density 2.85
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          9 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
postroute:End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
postroute:*** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:20.0/0:02:13.7 (1.0), mem = 3190.2M
postroute:Executing incremental physical updates
postroute:End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3189.34M, totSessionCpu=0:02:20).
postroute:**INFO: total 0 insts unmarked don't touch
postroute:**INFO: total 0 insts, 0 nets unmarked don't touch
postroute:Total 0 insts deleted in Hold Area Reclaim
postroute:Total 4 insts excluded for Hold Area Reclaim [recoveryON]
postroute:Total 6 insts considered for Hold Area Reclaim
postroute:Finished Hold Area Reclaim
postroute:Capturing unweighted ref hold timing for Post Route hold recovery....
postroute:*** Finish Post Route Hold Fixing (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:02:20 mem=3189.3M density=2.847%) ***
postroute:**INFO: total 2 insts, 0 nets marked don't touch
postroute:**INFO: total 2 insts, 0 nets marked don't touch DB property
postroute:**INFO: total 2 insts, 0 nets unmarked don't touch
postroute:*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:20.3/0:02:14.0 (1.0), mem = 3181.0M
postroute:**INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
postroute:**INFO: flowCheckPoint #4 OptimizationPreEco
postroute:Running postRoute recovery in preEcoRoute mode
postroute:**opt_design ... cpu = 0:01:10, real = 0:01:00, mem = 3177.0M, totSessionCpu=0:02:20 **
postroute:** INFO: Initializing Glitch Interface
postroute:Checking DRV degradation...
postroute:**INFO: Skipping DRV recovery as drv did not degrade beyond margin
postroute:Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3180.99M, totSessionCpu=0:02:21).
postroute:**opt_design ... cpu = 0:01:10, real = 0:01:01, mem = 3181.0M, totSessionCpu=0:02:21 **
postroute:
postroute:** INFO: Initializing Glitch Interface
postroute:Skipping pre eco harden opt
postroute:GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
postroute:Default Rule : ""
postroute:Non Default Rules :
postroute:Worst Slack : 0.040 ns
postroute:
postroute:Start Layer Assignment ...
postroute:WNS(0.040ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
postroute:
postroute:Selected 0 cadidates out of 1519.
postroute:No critical nets selected. Skipped !
postroute:GigaOpt: setting up router preferences
postroute:GigaOpt: 1 nets assigned router directives
postroute:
postroute:Start Assign Priority Nets ...
postroute:TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
postroute:Existing Priority Nets 0 (0.0%)
postroute:Total Assign Priority Nets 35 (2.3%)
postroute:
postroute:Set Prefer Layer Routing Effort ...
postroute:Total Net(1517) IPOed(0) PreferLayer(0) -> MediumEffort(0)
postroute:
postroute:GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
postroute:Default Rule : ""
postroute:Non Default Rules :
postroute:Worst Slack : 0.040 ns
postroute:
postroute:Start Layer Assignment ...
postroute:WNS(0.040ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
postroute:
postroute:Selected 0 cadidates out of 1519.
postroute:No critical nets selected. Skipped !
postroute:GigaOpt: setting up router preferences
postroute:GigaOpt: 4 nets assigned router directives
postroute:
postroute:Start Assign Priority Nets ...
postroute:TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
postroute:Existing Priority Nets 0 (0.0%)
postroute:Total Assign Priority Nets 40 (2.7%)
postroute:Running refinePlace -preserveRouting true -hardFence false
postroute:*** Starting place_detail (0:02:21 mem=3181.4M) ***
postroute:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
postroute:	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.3MB
postroute:Summary Report:
postroute:Instances moved: 0 (out of 1027 movable)
postroute:Instances flipped: 0
postroute:Mean displacement: 0.00 um
postroute:Max displacement: 0.00 um 
postroute:Physical-only instances moved: 0 (out of 0 movable physical-only)
postroute:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3181.3MB
postroute:*** Finished place_detail (0:02:21 mem=3181.3M) ***
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:        Pre-ecoRoute Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.039  |  0.039  |  0.064  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.843%
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:01:11, real = 0:01:01, mem = 3180.9M, totSessionCpu=0:02:21 **
postroute:**INFO: flowCheckPoint #5 GlobalDetailRoute
postroute:** INFO Cleaning up Glitch Interface
postroute:**Info: (IMPSP-2055): Transparent Filler Flow is ON !
postroute:
postroute:**Info: (IMPSP-2075): Transparent Filler is finished (1)!
postroute:
postroute:
postroute:Total 7067 restored filler insts, overlapped: 8, violated: 52,  60 are deleted!
postroute:
postroute:TransFiller Info: Number of restored fillers: 7067
postroute:                  Number of being kept:       7007
postroute:                  Keeping Rate:               99.151%
postroute:*INFO: Adding fillers to top-module.
postroute:*INFO:   Added 4 filler insts (cell FILL32 / prefix FILLER).
postroute:*INFO:   Added 5 filler insts (cell FILL16 / prefix FILLER).
postroute:*INFO:   Added 3 filler insts (cell FILL8 / prefix FILLER).
postroute:*INFO:   Added 5 filler insts (cell FILL4 / prefix FILLER).
postroute:*INFO:   Added 4 filler insts (cell FILL2 / prefix FILLER).
postroute:*INFO:   Added 673 filler insts (cell FILL1 / prefix FILLER).
postroute:*INFO: Total 694 filler insts added - prefix FILLER (CPU: 0:00:01.5).
postroute:For 694 new insts, 
postroute:*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
postroute:*INFO: Second pass addFiller without DRC checking.
postroute:*INFO: Adding fillers to top-module.
postroute:*INFO:   Added 0 filler inst of any cell-type.
postroute:Finished add_fillers (CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3176.4MB)
postroute:-route_with_eco false                     # bool, default=false
postroute:-route_selected_net_only false            # bool, default=false
postroute:-route_with_timing_driven false           # bool, default=false
postroute:-route_with_si_driven false               # bool, default=false
postroute:Existing Dirty Nets : 8
postroute:New Signature Flow (saveAndSetNanoRouteOptions) ....
postroute:Reset Dirty Nets : 8
postroute:*** EcoRoute #1 [begin] (opt_design #1) : totSession cpu/real = 0:02:23.4/0:02:17.1 (1.0), mem = 3176.5M
postroute:
postroute:route_global_detail
postroute:
postroute:#Start route_global_detail on Fri Oct 10 16:22:11 2025
postroute:#
postroute:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
postroute:#Skip comparing routing design signature in db-snapshot flow
postroute:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
postroute:#Total number of routable nets = 1167.
postroute:#Total number of nets in the design = 1519.
postroute:#9 routable nets do not have any wires.
postroute:#1158 routable nets have routed wires.
postroute:#9 nets will be global routed.
postroute:#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#Start routing data preparation on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#Rebuild pin access data for design.
postroute:#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
postroute:#Initial pin access analysis.
postroute:#Detail pin access analysis.
postroute:#Done pin access analysis.
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Processed 500/0 dirty instances, 5/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(32 insts marked dirty, reset pre-exisiting dirty flag on 7 insts, 0 nets marked need extraction)
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3188.00 (MB), peak = 3513.49 (MB)
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.77 (MB), peak = 3513.49 (MB)
postroute:#Found 0 nets for post-route si or timing fixing.
postroute:#
postroute:#Finished routing data preparation on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 18.79 (MB)
postroute:#Total memory = 3197.77 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#
postroute:#Start global routing on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#
postroute:#Start global routing initialization on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#Number of eco nets is 9
postroute:#
postroute:#Start global routing data preparation on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#Start routing resource analysis on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#Routing resource analysis is done on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#  Resource Analysis:
postroute:#
postroute:#               Routing  #Avail      #Track     #Total     %Gcell
postroute:#  Layer      Direction   Track     Blocked      Gcell    Blocked
postroute:#  --------------------------------------------------------------
postroute:#  met1           H        1359        1470       15792    43.03%
postroute:#  met2           V        1015        1214       15792    42.74%
postroute:#  met3           H        1039        1077       15792    42.74%
postroute:#  met4           V         771         897       15792    42.74%
postroute:#  met5           H         231         124       15792    12.40%
postroute:#  --------------------------------------------------------------
postroute:#  Total                   4415      49.20%       78960    36.73%
postroute:#
postroute:#  24 nets (1.58%) with 1 preferred extra spacing.
postroute:#
postroute:#
postroute:#
postroute:#Global routing data preparation is done on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.06 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#
postroute:#Global routing initialization is done on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.06 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#start global routing iteration 1...
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.55 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#start global routing iteration 2...
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.55 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#
postroute:#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
postroute:#Total number of routable nets = 1167.
postroute:#Total number of nets in the design = 1519.
postroute:#
postroute:#1167 routable nets have routed wires.
postroute:#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#
postroute:#Routed nets constraints summary:
postroute:#------------------------------------------------
postroute:#        Rules   Pref Extra Space   Unconstrained  
postroute:#------------------------------------------------
postroute:#      Default                  1               8  
postroute:#------------------------------------------------
postroute:#        Total                  1               8  
postroute:#------------------------------------------------
postroute:#
postroute:#Routing constraints summary of the whole design:
postroute:#---------------------------------------------------------------
postroute:#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
postroute:#---------------------------------------------------------------
postroute:#      Default                 24              6            1137  
postroute:#---------------------------------------------------------------
postroute:#        Total                 24              6            1137  
postroute:#---------------------------------------------------------------
postroute:#
postroute:#
postroute:#  Congestion Analysis: (blocked Gcells are excluded)
postroute:#
postroute:#                 OverCon          
postroute:#                  #Gcell    %Gcell
postroute:#     Layer           (1)   OverCon  Flow/Cap
postroute:#  ----------------------------------------------
postroute:#  met1          0(0.00%)   (0.00%)     0.16  
postroute:#  met2          0(0.00%)   (0.00%)     0.21  
postroute:#  met3          0(0.00%)   (0.00%)     0.14  
postroute:#  met4          0(0.00%)   (0.00%)     0.03  
postroute:#  met5          0(0.00%)   (0.00%)     0.01  
postroute:#  ----------------------------------------------
postroute:#     Total      0(0.00%)   (0.00%)
postroute:#
postroute:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
postroute:#  Overflow after GR: 0.00% H + 0.00% V
postroute:#
postroute:#Complete Global Routing.
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25978| 3843|
postroute:#  met2 ( 2V) |      62574| 1760|
postroute:#  met3 ( 3H) |      45732|  718|
postroute:#  met4 ( 4V) |      17617|  168|
postroute:#  met5 ( 5H) |       2403|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154304| 6489|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#Max overcon = 0 track.
postroute:#Total overcon = 0.00%.
postroute:#Worst layer Gcell overcon rate = 0.00%.
postroute:#
postroute:#Global routing statistics:
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 3.33 (MB)
postroute:#Total memory = 3201.10 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#Finished global routing on Fri Oct 10 16:22:12 2025
postroute:#
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3199.82 (MB), peak = 3513.49 (MB)
postroute:#Start Track Assignment.
postroute:#Done with 3 horizontal wires in 5 hboxes and 6 vertical wires in 4 hboxes.
postroute:#Done with 1 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
postroute:#Complete Track Assignment.
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25978| 3843|
postroute:#  met2 ( 2V) |      62580| 1760|
postroute:#  met3 ( 3H) |      45721|  718|
postroute:#  met4 ( 4V) |      17620|  168|
postroute:#  met5 ( 5H) |       2403|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154302| 6489|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3200.03 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#number of short segments in preferred routing layers
postroute:#	
postroute:#	
postroute:#
postroute:#Routing data preparation, pin analysis, global routing and track assignment statistics:
postroute:#Cpu time = 00:00:01
postroute:#Elapsed time = 00:00:01
postroute:#Increased memory = 21.11 (MB)
postroute:#Total memory = 3200.03 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#Start Detail Routing..
postroute:#start initial detail routing ...
route.report_postroute:#@ Begin verbose flow_step report_late_paths
route.report_postroute:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
route.report_postroute:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
route.report_postroute:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
route.report_postroute:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
route.report_postroute:@flow 6: if {![get_feature report_pba]} {
route.report_postroute:@flow 7:
route.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
route.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
route.report_postroute:@flow 12: }
route.report_postroute:#@ End verbose flow_step report_late_paths
postroute:# ECO: 5.95% of the total area was rechecked for DRC, and 1.14% required routing.
postroute:#   number of violations = 0
postroute:#32 out of 8736 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.0%.
postroute:#7.22% of the total area is being checked for drcs
postroute:#7.2% of the total area was checked
postroute:#   number of violations = 0
postroute:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3208.64 (MB), peak = 3513.49 (MB)
postroute:#Complete Detail Routing.
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25950| 3842|
postroute:#  met2 ( 2V) |      62571| 1760|
postroute:#  met3 ( 3H) |      45752|  718|
postroute:#  met4 ( 4V) |      17626|  168|
postroute:#  met5 ( 5H) |       2404|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154303| 6488|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 2
postroute:#Total number of net violated process antenna rule = 2
postroute:#Cpu time = 00:00:02
postroute:#Elapsed time = 00:00:02
postroute:#Increased memory = 9.29 (MB)
postroute:#Total memory = 3209.32 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#start routing for process antenna violation fix ...
postroute:#- start antenna fix number of process antenna vio = 2.
postroute:#- start antenna fix number of net violated process antenna rule = 2.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.06 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25950| 3842|
postroute:#  met2 ( 2V) |      62569| 1764|
postroute:#  met3 ( 3H) |      45754|  718|
postroute:#  met4 ( 4V) |      17623|  170|
postroute:#  met5 ( 5H) |       2407|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154304| 6494|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25950| 3842|
postroute:#  met2 ( 2V) |      62569| 1764|
postroute:#  met3 ( 3H) |      45754|  718|
postroute:#  met4 ( 4V) |      17623|  170|
postroute:#  met5 ( 5H) |       2407|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154304| 6494|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#
postroute:#
postroute:#Start Post Route wire spreading..
postroute:#
postroute:#Start data preparation for wire spreading...
postroute:#
postroute:#Data preparation is done on Fri Oct 10 16:22:15 2025
postroute:#
postroute:#
postroute:#Start Post Route Wire Spread.
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.99              7                                      report_late_paths
postroute:#Done with 70 horizontal wires in 9 hboxes and 164 vertical wires in 7 hboxes.
postroute:#Complete Post Route Wire Spread.
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25971| 3842|
postroute:#  met2 ( 2V) |      62661| 1764|
postroute:#  met3 ( 3H) |      45782|  718|
postroute:#  met4 ( 4V) |      17632|  170|
postroute:#  met5 ( 5H) |       2407|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154452| 6494|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#   number of violations = 0
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.17 (MB), peak = 3513.49 (MB)
postroute:#CELL_VIEW top_lvl,init has no DRC violation.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#Post Route wire spread is done.
postroute:#Total number of nets with non-default rule or having extra spacing = 24
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |      25971| 3842|
postroute:#  met2 ( 2V) |      62661| 1764|
postroute:#  met3 ( 3H) |      45782|  718|
postroute:#  met4 ( 4V) |      17632|  170|
postroute:#  met5 ( 5H) |       2407|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |     154452| 6494|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 117315 um.
postroute:#route_detail Statistics:
postroute:#Cpu time = 00:00:03
postroute:#Elapsed time = 00:00:03
postroute:#Increased memory = 10.14 (MB)
postroute:#Total memory = 3210.17 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#route_global_detail statistics:
postroute:#Cpu time = 00:00:04
postroute:#Elapsed time = 00:00:04
postroute:#Increased memory = -42.87 (MB)
postroute:#Total memory = 3134.15 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#Number of warnings = 1
postroute:#Total number of warnings = 23
postroute:#Number of fails = 0
postroute:#Total number of fails = 0
postroute:#Complete route_global_detail on Fri Oct 10 16:22:15 2025
postroute:#
postroute:#
postroute:#  Scalability Statistics
postroute:#
postroute:#----------------------------+---------+-------------+------------+
postroute:#  route_global_detail       | cpu time| elapsed time| scalability|
postroute:#----------------------------+---------+-------------+------------+
postroute:#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
postroute:#  Post Callback             | 00:00:00|     00:00:00|         1.0|
postroute:#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
postroute:#  DB Import                 | 00:00:00|     00:00:00|         1.0|
postroute:#  DB Export                 | 00:00:00|     00:00:00|         1.0|
postroute:#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
postroute:#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
postroute:#  Global Routing            | 00:00:00|     00:00:00|         1.0|
postroute:#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
postroute:#  Detail Routing            | 00:00:02|     00:00:02|         1.0|
postroute:#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
postroute:#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
postroute:#  Entire Command            | 00:00:04|     00:00:04|         1.0|
postroute:#----------------------------+---------+-------------+------------+
postroute:#
postroute:*** EcoRoute #1 [finish] (opt_design #1) : cpu/real = 0:00:03.8/0:00:04.3 (0.9), totSession cpu/real = 0:02:27.2/0:02:21.4 (1.0), mem = 3134.1M
postroute:**opt_design ... cpu = 0:01:17, real = 0:01:08, mem = 3132.1M, totSessionCpu=0:02:27 **
postroute:New Signature Flow (restoreNanoRouteOptions) ....
postroute:**INFO: flowCheckPoint #6 PostEcoSummary
postroute:#Extract in post route mode
postroute:#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
postroute:#Fast data preparation for tQuantus.
postroute:#Start routing data preparation on Fri Oct 10 16:22:16 2025
postroute:#
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3137.44 (MB), peak = 3513.49 (MB)
postroute:#Start routing data preparation on Fri Oct 10 16:22:16 2025
postroute:#
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3151.89 (MB), peak = 3513.49 (MB)
postroute:#
postroute:#Start tQuantus RC extraction...
postroute:#Start building rc corner(s)...
postroute:#Number of RC Corner = 1
postroute:#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
postroute:#(i=5, n=5 1000)
postroute:#metal1 -> met1 (1)
postroute:#metal2 -> met2 (2)
postroute:#metal3 -> met3 (3)
postroute:#metal4 -> met4 (4)
postroute:#metal5 -> met5 (5)
postroute:#SADV-On
postroute:# Corner(s) : 
postroute:#Nominal_25C [25.00]
postroute:# Corner id: 0
postroute:# Layout Scale: 1.000000
postroute:# Has Metal Fill model: yes
postroute:# Temperature was set
postroute:# Temperature : 25.000000
postroute:# Ref. Temp   : 25.000000
postroute:#SADV-Off
postroute:#
postroute:#layer[5] tech width 1600 != ict width 800.0
postroute:#
postroute:#layer[5] tech spc 1600 != ict spc 800.0
postroute:#total pattern=35 [5, 90]
postroute:#Reading previously stored rc_model file ( /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/misc/rc_model.bin ) ...
postroute:#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
postroute:#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
postroute:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
postroute:#number model r/c [1,1] [5,90] read
postroute:#0 rcmodel(s) requires rebuild
postroute:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.98 (MB), peak = 3513.49 (MB)
postroute:#Finish check_net_pin_list step Enter extract
postroute:#Start init net ripin tree building
postroute:#Finish init net ripin tree building
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 0.00 (MB)
postroute:#Total memory = 3152.98 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#begin processing metal fill model file
postroute:#end processing metal fill model file
postroute:#Length limit = 200 pitches
postroute:#opt mode = 2
postroute:#Finish check_net_pin_list step Fix net pin list
postroute:#Start generate extraction boxes.
postroute:#
postroute:#Extract using 30 x 30 Hboxes
postroute:#5x6 initial hboxes
postroute:#Use area based hbox pruning.
postroute:#0/0 hboxes pruned.
postroute:#Complete generating extraction boxes.
postroute:#Extract 19 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
postroute:#Process 0 special clock nets for rc extraction
postroute:#Total 1167 nets were built. 577 nodes added to break long wires. 0 net(s) have incomplete routes.
postroute:#Start inst blockage merging.
route.report_postroute:#@ Begin verbose flow_step report_clock_timing
route.report_postroute:@flow 2: #- Reports that check clock implementation
route.report_postroute:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
route.report_postroute:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
route.report_postroute:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
route.report_postroute:#@ End verbose flow_step report_clock_timing
route.report_postroute:UM: Running clock category ...
route.report_postroute:Updating ideal nets and annotations...
route.report_postroute:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
route.report_postroute:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:No differences between SDC and CTS ideal net status found.
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:
route.report_postroute:Clock DAG stats:
route.report_postroute:================
route.report_postroute:
route.report_postroute:---------------------------------------------------------
route.report_postroute:Cell type                 Count    Area       Capacitance
route.report_postroute:---------------------------------------------------------
route.report_postroute:Buffers                     6      125.690       0.033
route.report_postroute:Inverters                   2       34.279       0.042
route.report_postroute:Integrated Clock Gates      0        0.000       0.000
route.report_postroute:Discrete Clock Gates        0        0.000       0.000
route.report_postroute:Clock Logic                 0        0.000       0.000
route.report_postroute:All                         8      159.970       0.076
route.report_postroute:---------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock DAG miscellaneous counts:
route.report_postroute:===============================
route.report_postroute:
route.report_postroute:------------------------------
route.report_postroute:Type                     Count
route.report_postroute:------------------------------
route.report_postroute:Roots                      1
route.report_postroute:Preserved Ports            0
route.report_postroute:Multiple Clock Inputs      0
route.report_postroute:------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG sink counts:
route.report_postroute:======================
route.report_postroute:
route.report_postroute:-------------------------
route.report_postroute:Sink type           Count
route.report_postroute:-------------------------
route.report_postroute:Regular              90
route.report_postroute:Enable Latch          0
route.report_postroute:Load Capacitance      0
route.report_postroute:Antenna Diode         0
route.report_postroute:Node Sink             0
route.report_postroute:Port                  0
route.report_postroute:Total                90
route.report_postroute:-------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG wire lengths:
route.report_postroute:=======================
route.report_postroute:
route.report_postroute:--------------------
route.report_postroute:Type     Wire Length
route.report_postroute:--------------------
route.report_postroute:Top          0.000
route.report_postroute:Trunk     1341.220
route.report_postroute:Leaf      2439.420
route.report_postroute:Total     3780.640
route.report_postroute:--------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG hp wire lengths:
route.report_postroute:==========================
route.report_postroute:
route.report_postroute:-----------------------
route.report_postroute:Type     hp Wire Length
route.report_postroute:-----------------------
route.report_postroute:Top            0.000
route.report_postroute:Trunk       1334.920
route.report_postroute:Leaf        1876.800
route.report_postroute:Total       3211.720
route.report_postroute:-----------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG capacitances:
route.report_postroute:=======================
route.report_postroute:
route.report_postroute:--------------------------------
route.report_postroute:Type     Gate     Wire     Total
route.report_postroute:--------------------------------
route.report_postroute:Top      0.000    0.000    0.000
route.report_postroute:Trunk    0.109    0.195    0.305
route.report_postroute:Leaf     0.190    0.415    0.606
route.report_postroute:Total    0.300    0.611    0.910
route.report_postroute:--------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG sink capacitances:
route.report_postroute:============================
route.report_postroute:
route.report_postroute:-----------------------------------------------
route.report_postroute:Total    Average    Std. Dev.    Min      Max
route.report_postroute:-----------------------------------------------
route.report_postroute:0.190     0.002       0.001      0.002    0.007
route.report_postroute:-----------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG net violations:
route.report_postroute:=========================
route.report_postroute:
route.report_postroute:None
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG primary half-corner transition distribution:
route.report_postroute:======================================================
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Trunk       0.600       4       0.047       0.044      0.010    0.110    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
route.report_postroute:Leaf        0.150       4       0.112       0.033      0.083    0.144    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}         -
route.report_postroute:Leaf        0.500       1       0.168       0.000      0.168    0.168    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG library cell distribution:
route.report_postroute:====================================
route.report_postroute:
route.report_postroute:-------------------------------------------
route.report_postroute:Name        Type        Inst     Inst Area 
route.report_postroute:                        Count    (um^2)
route.report_postroute:-------------------------------------------
route.report_postroute:CLKBUFX8    buffer        6       125.690
route.report_postroute:CLKINVX8    inverter      2        34.279
route.report_postroute:-------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
route.report_postroute:
route.report_postroute:Clock Tree Summary:
route.report_postroute:===================
route.report_postroute:
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
route.report_postroute:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
route.report_postroute:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
route.report_postroute:                                                                (Ohms)                                
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock    0     6     2      0       5        41    821.16    1634.91     159.970   0.611  0.300  clk
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock Sink Summary:
route.report_postroute:===================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
route.report_postroute:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
route.report_postroute:                                                                                                          Pins    Sinks   Sinks       
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock       0             0             0            0           0          0        86        0       4       0         0         0
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Summary across all clock trees:
route.report_postroute:===============================
route.report_postroute:
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
route.report_postroute:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
route.report_postroute:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
route.report_postroute:                                                                        (Ohms)                         
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:  0     6     2      0       5         2        41      18     821.160    163.491     159.970   0.611  0.300
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock Sink Summary across all clock trees:
route.report_postroute:==========================================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
route.report_postroute:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
route.report_postroute:                                                                                              Pins    Sinks   Sinks       
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:     0             0             0            0           0          0        86        0       4       0         0         0
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Physical metrics across all clock trees:
route.report_postroute:========================================
route.report_postroute:
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:Metric                               Minimum  Average  Maximum  Std.dev
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:Source-sink routed net length (um)    3.220   348.947  821.160  271.071
route.report_postroute:Source-sink manhattan distance (um)   3.220   336.924  815.120  260.061
route.report_postroute:Source-sink resistance (Ohm)         11.610    80.506  163.491   45.375
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
route.report_postroute:=========================================================================
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Trunk       0.600       4       0.047       0.044      0.010    0.110    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
route.report_postroute:Leaf        0.150       4       0.112       0.033      0.083    0.144    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}         -
route.report_postroute:Leaf        0.500       1       0.168       0.000      0.168    0.168    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Count of violations across all clock trees:
route.report_postroute:===========================================
route.report_postroute:
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
route.report_postroute:Name        violations         violations        violations    violations    violations
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:core_clock          0                 0               0             0            0
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:Total               0                 0               0             0            0
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
route.report_postroute:
route.report_postroute:Found a total of 0 clock tree pins with max capacitance violations.
route.report_postroute:Found a total of 0 clock tree nets with max resistance violations.
route.report_postroute:Found a total of 0 clock tree nets with max length violations.
route.report_postroute:Found a total of 0 clock tree nets with max fanout violations.
route.report_postroute:Found a total of 0 clock tree pins with a slew violation.
route.report_postroute:
route.report_postroute:Clock Timing Summary:
route.report_postroute:=====================
route.report_postroute:
route.report_postroute:Target and measured clock slews (in ns):
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
route.report_postroute:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.212          0.130         0.105          0.068      ignored          -      ignored          -
route.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.219          0.134         0.110          0.070      explicit      100.000   explicit      100.000
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:* - indicates that target was not met.
route.report_postroute:
route.report_postroute:auto extracted - target was extracted from SDC.
route.report_postroute:auto computed - target was computed when balancing trees.
route.report_postroute:
route.report_postroute:Total Transition Slacks Summary:
route.report_postroute:================================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
route.report_postroute:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute: 0.000        0.000        -2.699        -0.485       0.000       0.000       0.000       0.000
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
route.report_postroute:
route.report_postroute:Top Underslews:
route.report_postroute:
route.report_postroute:-------------------------------------
route.report_postroute:Driving node           Underslew (ns)
route.report_postroute:-------------------------------------
route.report_postroute:core_clock                 -0.590
route.report_postroute:cts_FE_USKC43_CTS_2        -0.572
route.report_postroute:CTS_ccl_a_buf_00002        -0.560
route.report_postroute:CTS_ccl_buf_00006          -0.490
route.report_postroute:CTS_ccl_a_buf_00005        -0.332
route.report_postroute:CTS_ccl_a_buf_00004        -0.067
route.report_postroute:cts_FE_USKC44_CTS_2        -0.066
route.report_postroute:CTS_ccl_a_buf_00001        -0.015
route.report_postroute:CTS_ccl_a_buf_00003        -0.006
route.report_postroute:-------------------------------------
route.report_postroute:
route.report_postroute:
postroute:#Run Statistics for Extraction:
postroute:#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
postroute:#   Increased memory =    75.73 (MB), total memory =  3228.71 (MB), peak memory =  3513.49 (MB)
postroute:#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d
postroute:#Finish registering nets and terms for rcdb.
postroute:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3171.48 (MB), peak = 3513.49 (MB)
postroute:#RC Statistics: 6687 Res, 4665 Ground Cap, 4013 XCap (Edge to Edge)
postroute:#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
postroute:#To increase the message display limit, refer to the product command reference manual.
postroute:#RC V/H edge ratio: 0.66, Avg V/H Edge Length: 13647.55 (4138), Avg L-Edge Length: 15819.05 (1840)
postroute:#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d.
postroute:#Start writing RC data.
postroute:#Finish writing RC data
postroute:#Finish writing rcdb with 7966 nodes, 6799 edges, and 10126 xcaps
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3161.46 (MB), peak = 3513.49 (MB)
postroute:Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d' ...
postroute:Reading RCDB with compressed RC data.
postroute:Reading RCDB with compressed RC data.
postroute:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3161.465M)
postroute:Following multi-corner parasitics specified:
postroute:	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d (rcdb)
postroute:Reading RCDB with compressed RC data.
postroute:		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/nr0_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054SjQHNC.rcdb.d specified
postroute:Cell top_lvl, hinst 
postroute:Reading RCDB with compressed RC data.
postroute:Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3163.680M)
postroute:#
postroute:#Restore RCDB.
postroute:#
postroute:#Complete tQuantus RC extraction.
postroute:#Cpu time = 00:00:06
postroute:#Elapsed time = 00:00:06
postroute:#Increased memory = 10.16 (MB)
postroute:#Total memory = 3162.05 (MB)
postroute:#Peak memory = 3513.49 (MB)
postroute:#
postroute:#577 inserted nodes are removed
postroute:#Restored 0 tie nets, 0 tie snets, 0 partial nets
postroute:#Start Design Signature (0)
postroute:#Finish Inst Signature in MT(54556436)
postroute:#Finish Net Signature in MT(110355722)
postroute:#Finish SNet Signature in MT (138114703)
postroute:#Run time and memory report for RC extraction:
postroute:#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
postroute:#Run Statistics for snet signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:#Run Statistics for Net Final Signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:#Run Statistics for Net launch:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:#Run Statistics for Net init_dbsNet_slist:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:#Run Statistics for net signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:#Run Statistics for inst signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =    -0.05 (MB), total memory =  3142.30 (MB), peak memory =  3513.49 (MB)
postroute:**opt_design ... cpu = 0:01:23, real = 0:01:14, mem = 3142.3M, totSessionCpu=0:02:34 **
postroute:Starting delay calculation for Setup views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3172.05)
postroute:Initializing multi-corner resistance tables ...
postroute:Reading RCDB with compressed RC data.
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.81              7                                      report_clock_timing
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3197.14 CPU=0:00:00.7 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3197.14 CPU=0:00:00.8 REAL=0:00:01.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3197.1M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3197.1M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3187.06)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  16.7 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3195.8 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3195.8 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:02:36 mem=3188.5M)
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:       Post-ecoRoute Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.040  |  0.040  |  0.064  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.843%
postroute:       (98.976% with Fillers)
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:01:25, real = 0:01:17, mem = 3189.3M, totSessionCpu=0:02:36 **
postroute:Executing marking Critical Nets1
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Cache
postroute:**INFO: flowCheckPoint #7 OptimizationRecovery
postroute:*** Timing Is met
postroute:*** Check timing (0:00:00.0)
postroute:Running postRoute recovery in postEcoRoute mode
postroute:**opt_design ... cpu = 0:01:26, real = 0:01:17, mem = 3189.3M, totSessionCpu=0:02:36 **
postroute:** INFO: Initializing Glitch Interface
postroute:Checking setup slack degradation ...
postroute:Checking DRV degradation...
postroute:**INFO: Skipping DRV recovery as drv did not degrade beyond margin
postroute:GigaOpt Hold Optimizer is used
postroute:GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
postroute:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:36 mem=3189.6M ***
postroute:*** BuildHoldData #3 [begin] (opt_design #1) : totSession cpu/real = 0:02:36.4/0:02:30.8 (1.0), mem = 3189.6M
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Latch borrow mode reset to max_borrow
postroute:OPTC: user 20.0 (reset)
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3212.05)
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3230.54 CPU=0:00:00.6 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3230.54 CPU=0:00:00.6 REAL=0:00:01.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3230.5M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3230.5M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3185.33)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3191.9 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3191.9 CPU=0:00:00.3 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3190.3M)
postroute:Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:38 mem=3190.3M ***
postroute:OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
postroute:OPTC: view 50.0:65.0 [ 0.0500 ]
postroute:Restoring timing graph ...
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:Done building cte setup timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:02:39 mem=3316.8M ***
postroute:Setting latch borrow mode to budget during optimization.
postroute:**INFO: total 0 insts, 0 nets marked don't touch
postroute:**INFO: total 2 insts, 0 nets marked don't touch
postroute:**INFO: total 2 insts, 0 nets marked don't touch DB property
postroute:**INFO: total 2 insts, 0 nets unmarked don't touch
postroute:*** BuildHoldData #3 [finish] (opt_design #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:02:39.9/0:02:34.5 (1.0), mem = 3232.1M
route.report_postroute:#@ Begin verbose flow_step report_power_innovus
route.report_postroute:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
postroute:** INFO Cleaning up Glitch Interface
postroute:Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=3232.36M, totSessionCpu=0:02:40).
postroute:**opt_design ... cpu = 0:01:30, real = 0:01:21, mem = 3232.4M, totSessionCpu=0:02:40 **
postroute:
route.report_postroute:
route.report_postroute:Power Net Detected:
route.report_postroute:        Voltage	    Name
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:Using Power View tt_v1.8_25C_Nominal_25_func
route.report_postroute:.
route.report_postroute:Load RC corner of view tt_v1.8_25C_Nominal_25_func
route.report_postroute:
route.report_postroute:Begin Power Analysis
route.report_postroute:
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:
route.report_postroute:Begin Processing Timing Library for Power Calculation
route.report_postroute:
route.report_postroute:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3117.25MB/6250.77MB/3117.25MB)
route.report_postroute:
route.report_postroute:
route.report_postroute:
postroute:Latch borrow mode reset to max_borrow
route.report_postroute:Begin Processing Power Net/Grid for Power Calculation
route.report_postroute:
route.report_postroute:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3117.25MB/6250.77MB/3117.25MB)
route.report_postroute:
route.report_postroute:Begin Processing Timing Window Data for Power Calculation
route.report_postroute:
route.report_postroute:core_clock(769.231MHz) CK: assigning clock core_clock to net clk
route.report_postroute:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3117.31MB/6250.77MB/3117.31MB)
route.report_postroute:
route.report_postroute:Begin Processing User Attributes
route.report_postroute:
route.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3117.32MB/6250.77MB/3117.32MB)
route.report_postroute:
route.report_postroute:Begin Processing Signal Activity
route.report_postroute:
route.report_postroute:
route.report_postroute:Starting Levelizing
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 10%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 20%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 30%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 40%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 50%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 60%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 70%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 80%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 90%
route.report_postroute:
route.report_postroute:Finished Levelizing
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute:
route.report_postroute:Starting Activity Propagation
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
route.report_postroute:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
route.report_postroute:
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 10%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 20%
route.report_postroute:
route.report_postroute:Finished Activity Propagation
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3117.50MB/6250.77MB/3117.81MB)
route.report_postroute:
route.report_postroute:Begin Power Computation
route.report_postroute:
route.report_postroute:      ----------------------------------------------------------
route.report_postroute:      # of cell(s) missing both power/leakage table: 0
route.report_postroute:      # of cell(s) missing power table: 1
route.report_postroute:      # of cell(s) missing leakage table: 0
route.report_postroute:      ----------------------------------------------------------
route.report_postroute:CellName                                  Missing Table(s)
route.report_postroute:TIEHI                                     internal power, 
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Starting Calculating power
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute: ... Calculating switching power
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 10%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 20%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 30%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 40%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 50%
route.report_postroute: ... Calculating internal and leakage power
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 60%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 70%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 80%
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT): 90%
route.report_postroute:
route.report_postroute:Finished Calculating power
route.report_postroute:2025-Oct-10 16:22:29 (2025-Oct-10 20:22:29 GMT)
route.report_postroute:      # of MSMV cell(s) missing power_level: 0
route.report_postroute:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3118.61MB/6250.77MB/3118.61MB)
route.report_postroute:
route.report_postroute:Begin Processing User Attributes
route.report_postroute:
postroute:**INFO: flowCheckPoint #8 FinalSummary
route.report_postroute:Begin Processing set_power
route.report_postroute:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3118.61MB/6250.77MB/3118.61MB)
route.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3118.61MB/6250.77MB/3118.61MB)
route.report_postroute:
route.report_postroute:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3118.68MB/6250.77MB/3118.68MB)
route.report_postroute:
route.report_postroute:Begin Boundary Leakage Calculation
route.report_postroute:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3118.74MB/6250.77MB/3118.74MB)
route.report_postroute:Begin Static Power Report Generation
route.report_postroute:*
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Total Power
route.report_postroute:-----------------------------------------------------------------------------------------
route.report_postroute:Total Internal Power:       92.57449774 	   92.1125%
route.report_postroute:Total Switching Power:       7.89078918 	    7.8514%
route.report_postroute:Total Leakage Power:         0.03628869 	    0.0361%
route.report_postroute:Total Power:               100.50157561
route.report_postroute:-----------------------------------------------------------------------------------------
route.report_postroute:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
route.report_postroute:
route.report_postroute:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3119.47MB/6250.77MB/3119.47MB)
route.report_postroute:
route.report_postroute:
route.report_postroute:Output file is reports/route/power.all.rpt
route.report_postroute:#@ End verbose flow_step report_power_innovus
postroute:OPTC: user 20.0 (reset)
postroute:Reported timing to dir debug
postroute:**opt_design ... cpu = 0:01:30, real = 0:01:22, mem = 3235.6M, totSessionCpu=0:02:41 **
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3209.95)
route.report_postroute:UM: Running power category ...
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3233.47 CPU=0:00:00.7 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3233.47 CPU=0:00:00.7 REAL=0:00:01.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_ET0wPe/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3233.5M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3233.5M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3195.35)
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.51              8                                      report_power_innovus
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3202.26 CPU=0:00:00.3 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3202.26 CPU=0:00:00.3 REAL=0:00:01.0)
postroute:*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:43 mem=3189.0M)
postroute:Restoring timing graph ...
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     opt_design Final SI Timing Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:Hold views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.040  |  0.040  |  0.064  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Hold mode      |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.001  |  0.128  |  0.001  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   120   |   117   |   103   |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 2.843%
postroute:       (98.976% with Fillers)
postroute:------------------------------------------------------------------
postroute:Begin: Collecting metrics
postroute: ---------------------------------------------------------------------------------------------------------------------- 
postroute:| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
postroute:|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
postroute:|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
postroute:| initial_summary    |     0.040 |    0.040 |           |        0 |        2.83 | 0:00:09  |        3130 |    1 |   0 |
postroute:| ccopt_pro          |           |          |           |          |             | 0:00:03  |        3160 |      |     |
postroute:| drv_eco_fixing     |     0.040 |    0.040 |         0 |        0 |        2.85 | 0:00:01  |        3177 |    0 |   0 |
postroute:| initial_summary_2  |     0.039 |    0.039 |           |        0 |        2.84 | 0:00:04  |        3217 |    0 |   0 |
postroute:| hold_fixing        |     0.040 |    0.040 |         0 |        0 |        2.85 | 0:00:01  |        3181 |      |     |
postroute:| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3181 |      |     |
postroute:| pre_route_summary  |     0.039 |    0.039 |           |        0 |        2.84 | 0:00:00  |        3181 |    0 |   0 |
postroute:| eco_route          |           |          |           |          |             | 0:00:05  |        3132 |      |     |
postroute:| post_route_summary |     0.040 |    0.040 |           |        0 |        2.84 | 0:00:03  |        3189 |    0 |   0 |
postroute:| initial_summary_3  |     0.040 |    0.040 |           |        0 |             | 0:00:04  |        3232 |      |     |
postroute:| final_summary      |     0.040 |    0.040 |           |        0 |        2.84 | 0:00:07  |        3248 |    0 |   0 |
postroute: ---------------------------------------------------------------------------------------------------------------------- 
postroute:End: Collecting metrics
postroute:**opt_design ... cpu = 0:01:35, real = 0:01:28, mem = 3247.9M, totSessionCpu=0:02:45 **
postroute: ReSet Options after AAE Based Opt flow 
postroute:*** Finished opt_design ***
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   final
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   opt_design_postroute
route.report_postroute:#@ Begin verbose flow_step report_route_drc
route.report_postroute:@flow 2: #- Reports that check signal routing
route.report_postroute:@flow 3: if {[is_flow -inside flow:report_floorplan]} {...
route.report_postroute:@flow 5: } else {
route.report_postroute:@@flow 6: check_drc -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
route.report_postroute:#-check_same_via_cell true               # bool, default=false, user setting
route.report_postroute:#-report reports/route/route.drc.rpt     # string, default="", user setting
route.report_postroute: *** Starting Verify DRC (MEM: 3127.9) ***
route.report_postroute:
route.report_postroute:  VERIFY DRC ...... Starting Verification
route.report_postroute:  VERIFY DRC ...... Initializing
route.report_postroute:  VERIFY DRC ...... Deleting Existing Violations
route.report_postroute:  VERIFY DRC ...... Creating Sub-Areas
route.report_postroute:  VERIFY DRC ...... Using new threading
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
route.report_postroute:
route.report_postroute:  Verification Complete : 0 Viols.
route.report_postroute:
route.report_postroute: *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:01.0  MEM: 2.8M) ***
route.report_postroute:
route.report_postroute:@@flow 7: check_connectivity -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.open.rpt]
route.report_postroute:VERIFY_CONNECTIVITY use new engine.
route.report_postroute:
route.report_postroute:******** Start: VERIFY CONNECTIVITY ********
route.report_postroute:Start Time: Fri Oct 10 16:22:39 2025
route.report_postroute:
route.report_postroute:Design Name: top_lvl
route.report_postroute:Database Units: 1000
route.report_postroute:Design Boundary: (0.0000, 0.0000) (1025.8000, 1301.8000)
route.report_postroute:Error Limit = 1000; Warning Limit = 50
route.report_postroute:Check all nets
route.report_postroute:Net VDD: dangling Wire.
route.report_postroute:Net VSS: dangling Wire.
route.report_postroute:
route.report_postroute:Begin Summary 
route.report_postroute:    112 Problem(s) (IMPVFC-94): The net has dangling wire(s).
route.report_postroute:    112 total info(s) created.
route.report_postroute:End Summary
route.report_postroute:
route.report_postroute:End Time: Fri Oct 10 16:22:40 2025
route.report_postroute:Time Elapsed: 0:00:01.0
route.report_postroute:
route.report_postroute:******** End: VERIFY CONNECTIVITY ********
route.report_postroute:  Verification Complete : 112 Viols.  0 Wrngs.
route.report_postroute:  (CPU Time: 0:00:00.1  MEM: 0.102M)
route.report_postroute:
route.report_postroute:@flow 8: }
route.report_postroute:@@flow 9: set_metric -name check.drc.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
route.report_postroute:#@ End verbose flow_step report_route_drc
route.report_postroute:UM: Running route category ...
route.report_postroute:UM: No route DRC markers present ... skipping
route.report_postroute:UM: No route DRC markers present ... skipping
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.73              9                                      report_route_drc
postroute:Info: final physical memory for 2 CRR processes is 954.02MB.
postroute:Info: Summary of CRR changes:
postroute:      - Timing transform commits:       0
postroute:Info: Destroy the CCOpt slew target map.
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
postroute:WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
postroute:WARNING   IMPOPT-306           1  Found placement violations in the postRo...
postroute:WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
postroute:WARNING   NREX-102           352  Net %s is not extracted due to %s. The r...
postroute:*** Message Summary: 357 warning(s), 0 error(s)
postroute:
postroute:*** opt_design #1 [finish] () : cpu/real = 0:01:35.4/0:01:38.6 (1.0), totSession cpu/real = 0:02:45.8/0:02:52.0 (1.0), mem = 3248.6M
postroute:#@ End verbose flow_step implementation.postroute.run_opt_postroute
route.report_postroute:#@ Begin verbose flow_step report_route_density
route.report_postroute:@@flow 2: check_metal_density -report [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.metal_density.rpt]
route.report_postroute:
route.report_postroute:******** Start: VERIFY DENSITY ********
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met1" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met1" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met1" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met1" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met1" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met1" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met2" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met2" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met2" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met2" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met2" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met2" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met3" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met3" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met3" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met3" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met3" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met3" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met4" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met4" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met4" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met4" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met4" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met4" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met5" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met5" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met5" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met5" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met5" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met5" is missing. Using default value 50.
route.report_postroute:Density calculation ...... Slot :   1 of   2
route.report_postroute:Density calculation ...... Slot :   2 of   2
route.report_postroute:
route.report_postroute:Densities of non-overlapping windows have been saved in FE DB.
route.report_postroute:
route.report_postroute:A total of 1603 density violation(s).
route.report_postroute:Windows < Min. Density = 1603
route.report_postroute:Windows > Max. Density = 0
route.report_postroute:Windows < Min. Union. Density = 0
route.report_postroute:Windows > Max. Union. Density = 0
route.report_postroute:
route.report_postroute:******** End: VERIFY DENSITY ********
route.report_postroute:VMD: elapsed time: 0.00
route.report_postroute:     (CPU Time: 0:00:00.1  MEM: 1.020M)
route.report_postroute:
route.report_postroute:@@flow 3: check_cut_density -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.cut_density.rpt]
route.report_postroute:
route.report_postroute:******** Start: VERIFY CUT DENSITY ********
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "mcon" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "mcon" is missing. Using default value 0.000000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "mcon" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "mcon" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "mcon" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "mcon" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via" is missing. Using default value 0.045000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via2" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via2" is missing. Using default value 0.080000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via2" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via2" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via2" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via2" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via3" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via3" is missing. Using default value 0.080000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via3" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via3" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via3" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via3" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via4" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via4" is missing. Using default value 1.280000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via4" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via4" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via4" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via4" is missing. Using default value 5.
route.report_postroute:***
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:         102.98            106          0.000 ns          0.040 ns  run_opt_postroute
route.report_postroute:
route.report_postroute:A total of 164473 density violation(s).
route.report_postroute:Windows < Min. Density = 164473
route.report_postroute:Windows > Max. Density = 0
route.report_postroute:Windows < Min. Union. Density = 0
route.report_postroute:Windows > Max. Union. Density = 0
route.report_postroute:
route.report_postroute:******** End: VERIFY CUT DENSITY ********
route.report_postroute:VCD: elapsed time: 1.00
route.report_postroute:     (CPU Time: 0:00:00.8  MEM: 0.000M)
route.report_postroute:
route.report_postroute:#@ End verbose flow_step report_route_density
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.71              8                                      report_route_density
postroute:#@ Begin verbose flow_step implementation.postroute.remove_blockages_halos
postroute:@flow 2: apply {{} {
postroute:    delete_place_halo -all_blocks
postroute:    delete_obj [get_db place_blockages]
postroute:    delete_route_blockages -type all
postroute:    delete_route_halo -all_blocks
postroute:  }}
postroute:#@ End verbose flow_step implementation.postroute.remove_blockages_halos
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.95              8                                      remove_blockages_halos
route.report_postroute:#@ Begin verbose flow_step report_finish
route.report_postroute:#@ End verbose flow_step report_finish
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.81              7                                      report_finish
postroute:#@ Begin verbose flow_step implementation.postroute.fix_antenna
postroute:@flow 2: apply {{} {
postroute:    delete_markers
postroute:    check_antenna
postroute:    set antennaMList [get_db markers]
postroute:    set antenna_iter 0
postroute:    set max_antenna_iter 4
postroute:    while { ([llength $antennaMList] > 0) && ($antenna_iter < $max_antenna_iter) } {
postroute:      puts "Found [llength $antennaMList] antenna markers. Starting route_eco to fix antennas (iteration $antenna_iter)"
postroute:      route_global_detail
postroute:      delete_markers
postroute:      check_antenna
postroute:      set antennaMList [get_db markers]
postroute:      incr antenna_iter
postroute:    }
postroute:    puts "Antenna fixing completed after $antenna_iter iterations. Remaining antennas are [llength $antennaMList]."
postroute:  }}
postroute:Deleted 0 marker(s)
postroute: *** Starting Verify Antenna (MEM: 3340.5) ***
postroute:
postroute:Report File: top_lvl.verify_antenna.rpt
postroute:  VERIFY Antenna ...... Starting Verification
postroute:  VERIFY Antenna ...... Using new threading
postroute:Verification Complete: 0 Violations
postroute: *** End Verify Antenna (CPU: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: -75.0M) ***
postroute:
postroute:******* DONE VERIFY ANTENNA ********
postroute:Antenna fixing completed after 0 iterations. Remaining antennas are 0.
postroute:#@ End verbose flow_step implementation.postroute.fix_antenna
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.86              8                                      fix_antenna
route.report_postroute:
route.report_postroute:Program version = 25.11-s102_1
route.report_postroute:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
route.report_postroute:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
route.report_postroute:Starting time = Oct 10, 2025 16:20:44
route.report_postroute:Ending time = Oct 10, 2025 16:23:05
route.report_postroute:
route.report_postroute:Run Flow Summary
route.report_postroute:---------------------
route.report_postroute:
route.report_postroute:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_route_drc report_route_density report_finish
route.report_postroute:
route.report_postroute:Step status:
route.report_postroute:     report_start                           success
route.report_postroute:     init_innovus.init_innovus_yaml         success
route.report_postroute:     init_innovus.init_innovus_user         success
route.report_postroute:     report_check_design                    success
route.report_postroute:     report_area_innovus                    success
route.report_postroute:     report_early_summary_innovus           success
route.report_postroute:     report_early_paths                     success
route.report_postroute:     report_late_summary_innovus            success
route.report_postroute:     report_late_paths                      success
route.report_postroute:     report_clock_timing                    success
route.report_postroute:     report_power_innovus                   success
route.report_postroute:     report_route_drc                       success
route.report_postroute:     report_route_density                   success
route.report_postroute:     report_finish                          success
route.report_postroute:
route.report_postroute: ---------------------------------------------------------------------------------------------------- 
route.report_postroute:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
route.report_postroute:|-------------+------------------+-------------------+-----------------------+-----------------------|
route.report_postroute:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
route.report_postroute:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
route.report_postroute:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
route.report_postroute:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
route.report_postroute:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
route.report_postroute:| cts         | 0:04:17          | 0:05:13           |                     0 |                 0.007 |
route.report_postroute:| postcts     | 0:02:42          | 0:02:54           |                     0 |                 0.009 |
route.report_postroute:| route       | 0:03:48          | 0:03:56           |                     0 |                 0.040 |
route.report_postroute: ---------------------------------------------------------------------------------------------------- 
route.report_postroute:*** Message Summary: 728 warning(s), 11 error(s)
route.report_postroute:
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 3124.027M, initial mem = 945.668M) ***
route.report_postroute:--- Ending "Innovus" (totcpu=0:03:01, real=0:03:12, mem=3124.0M) ---
route.report_postroute:
postroute:#@ Begin verbose flow_step implementation.postroute.fix_drc
postroute:@flow 2: apply {{} {
postroute:    delete_markers
postroute:    check_drc -limit 100000
postroute:    set drcMList [get_db markers]
postroute:    set drc_iter 0
postroute:    set max_drc_iter 4
postroute:    while { ([llength $drcMList] > 0) && ($drc_iter < $max_drc_iter) } {
postroute:      puts "Found [llength $drcMList] DRC markers. Starting route_eco to fix DRCs (iteration $drc_iter)"
postroute:      route_eco -fix_drc
postroute:      delete_markers
postroute:      check_drc -limit 100000
postroute:      set drcMList [get_db markers]
postroute:      incr drc_iter
postroute:    }
postroute:    puts "DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
postroute:    if { ([llength $drcMList] > 0) } {
postroute:      delete_routes -regular_wire_with_drc
postroute:      route_global_detail
postroute:      check_drc -limit 100000
postroute:      set drcMList [get_db markers]
postroute:      puts "Last round of DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
postroute:    }
postroute:  }}
postroute:Deleted 0 marker(s)
postroute:#-limit 100000                           # int, default=100000, user setting
postroute:#-check_same_via_cell true               # bool, default=false, user setting
postroute: *** Starting Verify DRC (MEM: 3298.8) ***
postroute:
postroute:  VERIFY DRC ...... Starting Verification
postroute:  VERIFY DRC ...... Initializing
postroute:  VERIFY DRC ...... Deleting Existing Violations
postroute:  VERIFY DRC ...... Creating Sub-Areas
postroute:  VERIFY DRC ...... Using new threading
postroute:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
postroute:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
postroute:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
postroute:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
postroute:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
postroute:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
postroute:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
postroute:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
postroute:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
postroute:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
postroute:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
postroute:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
postroute:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
postroute:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
postroute:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
postroute:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
postroute:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
postroute:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
postroute:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
postroute:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
postroute:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
postroute:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
postroute:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
postroute:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
postroute:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
postroute:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
postroute:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
postroute:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
postroute:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
postroute:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
postroute:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
postroute:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
postroute:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
postroute:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
postroute:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
postroute:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
postroute:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
postroute:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
postroute:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
postroute:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
postroute:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
postroute:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
postroute:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
postroute:
postroute:  Verification Complete : 0 Viols.
postroute:
postroute: *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:02.0  MEM: 2.7M) ***
postroute:
postroute:DRC fixing completed after 0 iterations. Remaining DRCs are 0.
postroute:#@ End verbose flow_step implementation.postroute.fix_drc
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.25              8                                      fix_drc
postroute:#@ Begin verbose flow_step implementation.postroute.block_finish
postroute:@flow 2: apply {{} {
postroute:    #- Make sure flow_report_name is reset from any reports executed during the flow
postroute:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
postroute:    #- Set DB for handoff to Innovus
postroute:    if {[is_flow -inside flow:syn_opt]} {
postroute:      set_db flow_write_db_common true
postroute:    }
postroute:  
postroute:    #- Set value for SPEF output file generation
postroute:    if {[get_db flow_branch] ne ""} {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postroute:    } else {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postroute:    }
postroute:    set_db flow_spef_directory $out_dir
postroute:  
postroute:    #- Store non-default root attributes to metrics
postroute:    catch {report_obj -tcl} flow_root_config
postroute:    if {[dict exists $flow_root_config root:/]} {
postroute:      set flow_root_config [dict get $flow_root_config root:/]
postroute:    } elseif {[dict exists $flow_root_config root:]} {
postroute:      set flow_root_config [dict get $flow_root_config root:]
postroute:    } else {
postroute:    }
postroute:    foreach key [dict keys $flow_root_config] {
postroute:      if {[string length [dict get $flow_root_config $key]] > 200} {
postroute:        dict set flow_root_config $key "\[long value truncated\]"
postroute:      }
postroute:    }
postroute:    set_metric -name flow.root_config -value $flow_root_config
postroute:  }}
postroute:#@ End verbose flow_step implementation.postroute.block_finish
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.88              7                                      block_finish
postroute:The in-memory database contained RC information but was not saved. To save 
postroute:the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
postroute:so it should only be saved when it is really desired.
postroute:#% Begin save design ... (date=10/10 16:23:22, mem=3291.7M)
postroute:% Begin Save ccopt configuration ... (date=10/10 16:23:22, mem=3291.7M)
postroute:% End Save ccopt configuration ... (date=10/10 16:23:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=3292.1M, current mem=3292.1M)
postroute:% Begin Save netlist data ... (date=10/10 16:23:23, mem=3292.1M)
postroute:Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.v.bin in single-threaded mode...
postroute:% End Save netlist data ... (date=10/10 16:23:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.1M, current mem=3292.1M)
postroute:Saving symbol-table file ...
postroute:Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.route.congmap.gz ...
postroute:% Begin Save AAE data ... (date=10/10 16:23:23, mem=3292.7M)
postroute:Saving AAE Data ...
postroute:% End Save AAE data ... (date=10/10 16:23:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.7M, current mem=3292.7M)
postroute:Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/gui.pref.tcl ...
postroute:Saving mode setting ...
postroute:Saving root attributes to be loaded post write_db ...
postroute:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
postroute:Saving global file ...
postroute:Saving root attributes to be loaded previous write_db ...
postroute:% Begin Save floorplan data ... (date=10/10 16:23:25, mem=3291.9M)
postroute:Saving floorplan file ...
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:% End Save floorplan data ... (date=10/10 16:23:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.4M, current mem=3292.4M)
postroute:Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:23:25 2025)
postroute:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3292.5M) ***
postroute:*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.bbox.lef
postroute:Saving Drc markers ...
postroute:... No Drc file written since there is no markers found.
postroute:% Begin Save placement data ... (date=10/10 16:23:26, mem=3292.5M)
postroute:** Saving stdCellPlacement_binary (version# 2) ...
postroute:Save Adaptive View Pruning View Names to Binary file
postroute:% End Save placement data ... (date=10/10 16:23:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=3293.0M, current mem=3293.0M)
postroute:% Begin Save routing data ... (date=10/10 16:23:26, mem=3293.0M)
postroute:Saving route file ...
postroute:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3294.1M) ***
postroute:% End Save routing data ... (date=10/10 16:23:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=3293.1M, current mem=3293.1M)
postroute:Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.prop
postroute:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3296.3M) ***
postroute:#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.apa ...
postroute:#
postroute:Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.techData.gz' ...
postroute:Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/extraction/' ...
postroute:% Begin Save power constraints data ... (date=10/10 16:23:27, mem=3296.0M)
postroute:% End Save power constraints data ... (date=10/10 16:23:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=3296.0M, current mem=3296.0M)
postroute:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postroute:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postroute:Generated self-contained design postroute.enc_2
postroute:#% End save design ... (date=10/10 16:23:27, total cpu=0:00:03.7, real=0:00:05.0, peak res=3324.3M, current mem=3307.1M)
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
postroute:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
postroute:*** Message Summary: 3 warning(s), 0 error(s)
postroute:
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   write_db
postroute:#@ Begin verbose flow_step implementation.postroute.write_output_files
postroute:@@flow 2: write_stream -merge [get_flow_config std_cells]/gds/sky130_scl_9T.gds ./output/[get_db designs .name].gds
postroute:Parse flat map file 'streamOut.map'
postroute:Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5
postroute:Writing GDSII file ...
postroute:	****** db unit per micron = 1000 ******
postroute:	****** output gds2 file unit per micron = 1000 ******
postroute:	****** unit scaling factor = 1 ******
postroute:Output for instance
postroute:Output for bump
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:Scanning GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds to register cell name ......
postroute:Output for physical terminals
postroute:Output for logical terminals
postroute:Output for regular nets
postroute:Output for special nets and metal fills
postroute:Output for via structure generation total number 24
postroute:Statistics for GDS generated (version 5)
postroute:----------------------------------------
postroute:Stream Out Layer Mapping Information:
postroute:GDS Layer Number          GDS Layer Name
postroute:----------------------------------------
postroute:    107                             COMP
postroute:    108                          DIEAREA
postroute:    100                             met5
postroute:    98                              met5
postroute:    97                              met5
postroute:    95                              met5
postroute:    94                              met5
postroute:    93                              met5
postroute:    92                              met5
postroute:    91                              via4
postroute:    90                              via4
postroute:    99                              met5
postroute:    89                              via4
postroute:    88                              via4
postroute:    101                             met5
postroute:    87                              via4
postroute:    96                              met5
postroute:    86                              via4
postroute:    85                              via4
postroute:    79                              met4
postroute:    77                              met4
postroute:    76                              met4
postroute:    74                              met4
postroute:    73                              met4
postroute:    72                              met4
postroute:    32                              met2
postroute:    31                              met2
postroute:    58                              met3
postroute:    30                              met2
postroute:    29                              met2
postroute:    55                              met3
postroute:    28                               via
postroute:    1                               mcon
postroute:    27                               via
postroute:    25                               via
postroute:    16                              met1
postroute:    33                              met2
postroute:    23                               via
postroute:    14                              met1
postroute:    17                              met1
postroute:    3                               mcon
postroute:    53                              met3
postroute:    4                               mcon
postroute:    15                              met1
postroute:    5                               mcon
postroute:    51                              met3
postroute:    2                               mcon
postroute:    12                              met1
postroute:    6                               mcon
postroute:    56                              met3
postroute:    7                               mcon
postroute:    8                               met1
postroute:    34                              met2
postroute:    9                               met1
postroute:    26                               via
postroute:    36                              met2
postroute:    10                              met1
postroute:    37                              met2
postroute:    11                              met1
postroute:    24                               via
postroute:    38                              met2
postroute:    22                               via
postroute:    49                              via2
postroute:    13                              met1
postroute:    35                              met2
postroute:    43                              via2
postroute:    70                              via3
postroute:    59                              met3
postroute:    45                              via2
postroute:    46                              via2
postroute:    57                              met3
postroute:    47                              via2
postroute:    48                              via2
postroute:    50                              met3
postroute:    52                              met3
postroute:    44                              via2
postroute:    54                              met3
postroute:    64                              via3
postroute:    75                              met4
postroute:    65                              via3
postroute:    80                              met4
postroute:    66                              via3
postroute:    67                              via3
postroute:    78                              met4
postroute:    68                              via3
postroute:    69                              via3
postroute:    71                              met4
postroute:    105                             met5
postroute:    104                             met5
postroute:    103                             met5
postroute:    102                             met5
postroute:    84                              met4
postroute:    83                              met4
postroute:    82                              met4
postroute:    42                              met2
postroute:    41                              met2
postroute:    40                              met2
postroute:    39                              met2
postroute:    63                              met3
postroute:    61                              met3
postroute:    18                              met1
postroute:    19                              met1
postroute:    20                              met1
postroute:    21                              met1
postroute:    60                              met3
postroute:    62                              met3
postroute:    81                              met4
postroute:
postroute:
postroute:Stream Out Information Processed for GDS version 5:
postroute:Units: 1000 DBU
postroute:
postroute:Object                             Count
postroute:----------------------------------------
postroute:Instances                           8736
postroute:
postroute:Ports/Pins                            38
postroute:    metal layer met2                  12
postroute:    metal layer met3                  10
postroute:    metal layer met4                   9
postroute:    metal layer met5                   7
postroute:
postroute:Nets                               15160
postroute:    metal layer met1                2424
postroute:    metal layer met2                7990
postroute:    metal layer met3                3504
postroute:    metal layer met4                1115
postroute:    metal layer met5                 127
postroute:
postroute:    Via Instances                   6494
postroute:
postroute:Special Nets                        1278
postroute:    metal layer met1                1105
postroute:    metal layer met4                 109
postroute:    metal layer met5                  64
postroute:
postroute:    Via Instances                  11637
postroute:
postroute:Metal Fills                            0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Metal FillOPCs                         0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Metal FillDRCs                         0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Text                                1207
postroute:    metal layer met1                 249
postroute:    metal layer met2                 754
postroute:    metal layer met3                 108
postroute:    metal layer met4                  82
postroute:    metal layer met5                  14
postroute:
postroute:
postroute:Blockages                              0
postroute:
postroute:
postroute:Custom Text                            0
postroute:
postroute:
postroute:Custom Box                             0
postroute:
postroute:Trim Metal                             0
postroute:
postroute:Merging GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds ......
postroute:	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5.
postroute:	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has units: 1000 per micron.
postroute:	****** unit scaling factor = 1 ******
postroute:**WARN: (IMPOGDS-217):	Master cell: sky130_sram_2kbyte_1rw1r_32x512_8 not found in merged file(s) and will therefore not be included in the resulting write_stream file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
postroute:**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1
postroute:
postroute:######Streamout is finished!
postroute:@@flow 3: write_lef_abstract ./output/[get_db designs .name].lef
postroute:@@flow 4: redirect -variable views {report_analysis_views}
postroute:@flow 5: foreach {-> view} [regexp -all -inline {Analysis View:\s+(\S+)} $views] {
postroute:        set_analysis_view -dynamic $view -leakage $view -setup $view -hold $view
postroute:        write_timing_model ./output/[get_db designs .name]__${view}.lib -view $view -post_check
postroute:    }
postroute:The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
postroute:Extraction setup Started for TopCell top_lvl 
postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute:Completed (cpu: 0:00:00.0 real: 0:00:00.0)
postroute:Set Shrink Factor to 1.00000
postroute:Summary of Active RC-Corners : 
postroute: 
postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute:    RC-Corner Name        : Nominal_25C
postroute:    RC-Corner Index       : 0
postroute:    RC-Corner Temperature : 25 Celsius
postroute:    RC-Corner Cap Table   : ''
postroute:    RC-Corner PreRoute Res Factor         : 1
postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
postroute:set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
postroute:Reading timing constraints file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.mmmcIhM42S/modes/func/func.sdc' ...
postroute:Current (total cpu=0:03:31, real=0:03:43, peak res=3513.5M, current mem=3196.4M)
postroute:top_lvl
postroute:INFO (CTE): Constraints read successfully.
postroute:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3208.1M, current mem=3208.1M)
postroute:Current (total cpu=0:03:32, real=0:03:43, peak res=3513.5M, current mem=3208.1M)
postroute:Reading latency file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.mmmcIhM42S/views/tt_v1.8_25C_Nominal_25_func/latency.sdc' ...
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
  report_postroute @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/route.report_postroute.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-41    1      report_check_design  .body_tcl line 2  Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: top_lvl
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3223.08)
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3241.07 CPU=0:00:00.6 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3241.07 CPU=0:00:00.6 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054_ece-rschsrv.ece.gatech.edu_dkhalil8_YPiE8w/.AAE_Yq8aoC/.AAE_3171798_a3ebc9c4-c34e-421d-b549-b746b5668054/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.0M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.0M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3227.19)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute:Total number of fetched objects 1469
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 1519,  20.2 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3235.18 CPU=0:00:00.4 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3235.18 CPU=0:00:00.4 REAL=0:00:00.0)
postroute:***********************************************************
postroute:* Valus version 25.11-s013_1                              *
postroute:* Copyright (c) Cadence Design Systems, Inc. 1996 - 2015. *
postroute:* All rights reserved.                                    *
postroute:***********************************************************
postroute:
postroute:Validating ./output/top_lvl__tt_v1.8_25C_Nominal_25_func.lib ... 
postroute:
postroute:
postroute:
postroute: Info
postroute:        Number of Error Messages: 0
postroute:        Number of Warning Messages: 0
postroute:
postroute:--- Ending "Valus Library Validation Solution" ---
postroute:TAMODEL Cpu User Time =    4.0 sec
postroute:TAMODEL Memory Usage  =    0.0 MB
postroute:Ending "etm_extraction" (total cpu=0:00:05.9, real=0:00:07.0, peak res=3228.2M, current mem=3228.2M)
postroute:Ending "etm_generation" (total cpu=0:00:08.5, real=0:00:09.0, peak res=3228.2M, current mem=3193.8M)
postroute:#@ End verbose flow_step implementation.postroute.write_output_files
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          17.36             19                                      write_output_files
postroute:#@ Begin verbose flow_step implementation.postroute.write_output_screenshot
postroute:@flow 2: set inputstring [get_db flow_starting_db]
postroute:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
postroute:@flow 4: set filename [file tail $stepname]
postroute:@flow 5: set rootname [file rootname $filename]
postroute:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
postroute:@flow 7: # Define the directory name
postroute:@flow 8: set dirName "output/screenshots"
postroute:@flow 10: # Check if the directory exists
postroute:@flow 11: if {![file exists $dirName]} {...
postroute:@flow 15: } else {
postroute:@flow 16: puts "Directory '$dirName' already exists."
postroute:Directory 'output/screenshots' already exists.
postroute:@flow 17: }
postroute:@@flow 18: write_to_gif $outfile
postroute:#@ End verbose flow_step implementation.postroute.write_output_screenshot
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.09              8                                      write_output_screenshot
postroute:#@ Begin verbose flow_step implementation.postroute.schedule_postroute_report_postroute
postroute:@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
postroute:#@ End verbose flow_step implementation.postroute.schedule_postroute_report_postroute
postroute:#@ Begin verbose flow_step implementation.postroute.innovus_to_tempus
postroute:@flow 2: apply {{} {
postroute:    #- initialize sta analysis_views
postroute:    if {([get_feature -obj flow:sta setup_views] ne "") || ([get_feature -obj flow:sta hold_views] ne "")} {
postroute:      set cmd "set_analysis_view"
postroute:      if {[get_feature -obj flow:sta setup_views] ne ""} {
postroute:        set cmd "$cmd -setup [list [get_db analysis_views [get_feature -obj flow:sta setup_views]]]"
postroute:      } else {
postroute:        set cmd "$cmd -setup [list [get_db analysis_views -if .is_setup]]"
postroute:      }
postroute:      if {[get_feature -obj flow:sta hold_views] ne ""} {
postroute:        set cmd "$cmd -hold [list [get_db analysis_views [get_feature -obj flow:sta hold_views]]]"
postroute:      } else {
postroute:        set cmd "$cmd -hold [list [get_db analysis_views -if .is_hold]]"
postroute:      }
postroute:      eval "$cmd -leakage [get_db analysis_views -if .is_leakage] -dynamic [get_db analysis_views -if .is_dynamic]"
postroute:    }
postroute:    #- write design and library information
postroute:    if {[get_db flow_branch] ne ""} {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postroute:    } else {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postroute:    }
postroute:    if {[llength [get_db -u rc_corners .cap_table_file]] > 0} {
postroute:      write_design -tempus -signoff_eco $out_dir
postroute:    } else {
postroute:      write_design -tempus $out_dir
postroute:    }
postroute:  
postroute:    #- write init_design sequence for STA flow
postroute:    set FH [open [file join $out_dir init_sta.tcl] w]
postroute:    puts $FH {#dataVar is dir where this script is found}
postroute:    puts $FH {set dataVar [file dirname [file normalize [info script]]]}
postroute:    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
postroute:      puts $FH "cd [get_db flow_startup_directory]"
postroute:    }
postroute:    puts $FH "source -quiet [file join  \$dataVar [get_db current_design .name].tempus_setup.tcl]"
postroute:    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
postroute:      puts $FH "cd \[get_db flow_working_directory\]"
postroute:    }
postroute:    puts $FH "set_db flow_report_name [get_db flow_report_name]"
postroute:    puts $FH "set_db flow_spef_directory [get_db flow_spef_directory]"
postroute:    close $FH
postroute:  }}
postroute:Writing Netlist "dbs/postroute/top_lvl.v.gz" ...
postroute:No power domain defined, nothing done.
postroute:#@ End verbose flow_step implementation.postroute.innovus_to_tempus
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          14.62             15                                      innovus_to_tempus
postroute:#@ Begin verbose flow_step implementation.postroute.innovus_to_quantus
postroute:@flow 2: apply {{} {
postroute:    #- determine required rc_corners
postroute:    set setup_views {}
postroute:    set hold_views {}
postroute:    set leakage_views {}
postroute:    set dynamic_views {}
postroute:  
postroute:    if {([get_feature -obj flow:sta setup_views] ne "")} {
postroute:      lappend setup_views [get_feature -obj flow:sta setup_views]
postroute:    } else {
postroute:      lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta hold_views] ne "")} {
postroute:      lappend hold_views [get_feature -obj flow:sta hold_views]
postroute:    } else {
postroute:      lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta leakage_view] ne "")} {
postroute:      lappend leakage_views [get_feature -obj flow:sta leakage_view]
postroute:    } else {
postroute:      lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta dynamic_view] ne "")} {
postroute:      lappend dynamic_views [get_feature -obj flow:sta dynamic_view]
postroute:    } else {
postroute:      lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:    }
postroute:  if {[get_feature report_static_ir]} {
postroute:      if {([get_feature -obj flow:ir_static setup_views] ne "")} {
postroute:        lappend setup_views [get_feature -obj flow:ir_static setup_views]
postroute:      } else {
postroute:        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static hold_views] ne "")} {
postroute:        lappend hold_views [get_feature -obj flow:ir_static hold_views]
postroute:      } else {
postroute:        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static leakage_view] ne "")} {
postroute:        lappend leakage_views [get_feature -obj flow:ir_static leakage_view]
postroute:      } else {
postroute:        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static dynamic_view] ne "")} {
postroute:        lappend dynamic_views [get_feature -obj flow:ir_static dynamic_view]
postroute:      } else {
postroute:        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:      }
postroute:  }
postroute:  if {[get_feature report_dynamic_ir]} {
postroute:      if {([get_feature -obj flow:ir_dynamic setup_views] ne "")} {
postroute:        lappend setup_views [get_feature -obj flow:ir_dynamic setup_views]
postroute:      } else {
postroute:        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic hold_views] ne "")} {
postroute:        lappend hold_views [get_feature -obj flow:ir_dynamic hold_views]
postroute:      } else {
postroute:        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic leakage_view] ne "")} {
postroute:        lappend leakage_views [get_feature -obj flow:ir_dynamic leakage_view]
postroute:      } else {
postroute:        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic dynamic_view] ne "")} {
postroute:        lappend dynamic_views [get_feature -obj flow:ir_dynamic dynamic_view]
postroute:      } else {
postroute:        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:      }
postroute:  }
postroute:  
postroute:    #- create output location
postroute:    if {![file exists [get_db flow_spef_directory]]} {
postroute:      file mkdir [get_db flow_spef_directory]
postroute:    }
postroute:  
postroute:    #- write extraction command file
postroute:    set views [get_db -u analysis_views [join "$setup_views $hold_views $leakage_views $dynamic_views"]]
postroute:    set corners [lsort -u [concat [get_db -u $views .delay_corner.late_rc_corner]  [get_db -u $views .delay_corner.early_rc_corner]]]
postroute:  
postroute:    if {$corners ne ""} {
postroute:      write_extraction_spec -out_dir [get_db flow_spef_directory] -rc_corners $corners
postroute:    } else {
postroute:      write_extraction_spec -out_dir [get_db flow_spef_directory]
postroute:    }
postroute:    if {[get_db extract_rc_qrc_run_mode] eq "sequential"} {
postroute:      foreach file [glob -directory . qrc.cmd*] {
postroute:        file rename -force $file [file join [get_db flow_spef_directory] $file]
postroute:      }
postroute:    } else {
postroute:      file rename -force qrc.cmd [file join [get_db flow_spef_directory] qrc.cmd]
postroute:    }
postroute:  }}
postroute:Command file qrc.cmd for Quantus QRC extraction is generated in current directory.
postroute:#@ End verbose flow_step implementation.postroute.innovus_to_quantus
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.98              8                                      innovus_to_quantus
postroute:
postroute:Program version = 25.11-s102_1
postroute:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postroute:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
postroute:Starting time = Oct 10, 2025 16:20:43
postroute:Ending time = Oct 10, 2025 16:24:26
postroute:
postroute:Run Flow Summary
postroute:---------------------
postroute:
postroute:Steps run:  implementation.postroute.block_start implementation.postroute.init_innovus.init_innovus_yaml implementation.postroute.init_innovus.init_innovus_user implementation.postroute.run_opt_postroute implementation.postroute.remove_blockages_halos implementation.postroute.fix_antenna implementation.postroute.fix_drc implementation.postroute.block_finish implementation.postroute.write_output_files implementation.postroute.write_output_screenshot implementation.postroute.schedule_postroute_report_postroute implementation.postroute.innovus_to_tempus implementation.postroute.innovus_to_quantus
postroute:
postroute:Step status:
postroute:     implementation.postroute.block_start                                 success
postroute:     implementation.postroute.init_innovus.init_innovus_yaml              success
postroute:     implementation.postroute.init_innovus.init_innovus_user              success
postroute:     implementation.postroute.run_opt_postroute                           success
postroute:     implementation.postroute.remove_blockages_halos                      success
postroute:     implementation.postroute.fix_antenna                                 success
postroute:     implementation.postroute.fix_drc                                     success
postroute:     implementation.postroute.block_finish                                success
postroute:     implementation.postroute.write_output_files                          success
postroute:     implementation.postroute.write_output_screenshot                     success
postroute:     implementation.postroute.schedule_postroute_report_postroute         success
postroute:     implementation.postroute.innovus_to_tempus                           success
postroute:     implementation.postroute.innovus_to_quantus                          success
postroute:
postroute: ---------------------------------------------------------------------------------------------------- 
postroute:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postroute:|-------------+------------------+-------------------+-----------------------+-----------------------|
postroute:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
postroute:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
postroute:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
postroute:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
postroute:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
postroute:| cts         | 0:04:17          | 0:05:13           |                     0 |                 0.007 |
postroute:| postcts     | 0:02:42          | 0:02:54           |                     0 |                 0.009 |
postroute:| route       | 0:02:36          | 0:02:41           |                       |                       |
postroute:| postroute   | 0:04:07          | 0:04:15           |                     0 |                 0.040 |
postroute: ---------------------------------------------------------------------------------------------------- 
postroute:*** Message Summary: 512 warning(s), 4 error(s)
postroute:
postroute:
postroute:*** Memory Usage v#1 (Current mem = 3392.508M, initial mem = 958.316M) ***
postroute:--- Ending "Innovus" (totcpu=0:04:20, real=0:04:33, mem=3392.5M) ---
postroute:
  flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus returned successfully

Starting scheduled flows at 10-10 16:24:38...
* report_postroute @ innovus: report_start -> report_finish
Waiting for flows to return... (1 running)
* report_postroute @ innovus: report_start -> report_finish
postroute.report_postroute:
postroute.report_postroute:Cadence Innovus(TM) Implementation System.
postroute.report_postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postroute.report_postroute:
postroute.report_postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postroute.report_postroute:Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute.report_postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 3918f598-36f3-478b-bc53-4b57201ce7ac previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute.report_postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 6 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postroute.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 6} include_in_metrics 1 parent_uuid 3918f598-36f3-478b-bc53-4b57201ce7ac after {} defer 0 child_of {flow:flow_current flow:implementation flow:postroute} process_branch_trunk 1} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}} child_of {flow:flow_current flow:implementation flow:postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute.report_postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postroute.report_postroute:Date:		Fri Oct 10 16:24:39 2025
postroute.report_postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postroute.report_postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postroute.report_postroute:
postroute.report_postroute:License:
postroute.report_postroute:		[16:24:39.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postroute.report_postroute:
postroute.report_postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
postroute.report_postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postroute.report_postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postroute.report_postroute:Type 'man IMPOAX-124' for more detail.
postroute.report_postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postroute.report_postroute:Type 'man IMPOAX-332' for more detail.
postroute.report_postroute:INFO: OA features are disabled in this session.
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a_ece-rschsrv.ece.gatech.edu_dkhalil8_OWBiGp.
postroute.report_postroute:
postroute.report_postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postroute.report_postroute:[INFO] Loading Pegasus 24.13 fill procedures
postroute.report_postroute:Info: Process UID = 3349134 / e1acf855-96fd-43e1-ae1b-b58188273e4a / SFBtTqIGat
postroute.report_postroute:
postroute.report_postroute:**INFO:  MMMC transition support version v31-84 
postroute.report_postroute:
postroute.report_postroute:#@ Processing -execute option
postroute.report_postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 3918f598-36f3-478b-bc53-4b57201ce7ac previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute.report_postroute_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 6 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postroute.enc_2 top_lvl {}} dir ./. branch {} caller_data {group 0 process_branch 6} include_in_metrics 1 parent_uuid 3918f598-36f3-478b-bc53-4b57201ce7ac after {} defer 0 child_of {flow:flow_current flow:implementation flow:postroute} process_branch_trunk 1} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}} child_of {flow:flow_current flow:implementation flow:postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/postroute.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute.report_postroute_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2 top_lvl {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postroute.report_postroute:init_flow summary:
postroute.report_postroute:  Flow script        : 
postroute.report_postroute:  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
postroute.report_postroute:  Flow               : flow:report_postroute
postroute.report_postroute:  From               : report_start
postroute.report_postroute:  To                 : report_finish
postroute.report_postroute:  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postroute.report_postroute:  Working directory  : .
postroute.report_postroute:  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2
postroute.report_postroute:  Run tag            : 
postroute.report_postroute:  Branch name        : 
postroute.report_postroute:  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_2
postroute.report_postroute:  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/postroute.report_postroute_2
postroute.report_postroute:reading previous metrics...
postroute.report_postroute:Sourcing flow scripts...
postroute.report_postroute:Sourcing flow scripts done.
postroute.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute.report_postroute:#@ Begin verbose flow_step activate_views
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set db [get_db flow_starting_db]
postroute.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute.report_postroute:  
postroute.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute.report_postroute:        set cmd "set_analysis_view"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup [list $setup_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold [list $hold_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage [list $leakage_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute.report_postroute:        set cmd "set_flowkit_read_db_args"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup_views [list $setup_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold_views [list $hold_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } else {
postroute.report_postroute:      }
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:#@ End verbose flow_step activate_views
postroute.report_postroute:#@ Begin verbose flow_step init_mcpu
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    # Multi host/cpu attributes
postroute.report_postroute:    #-----------------------------------------------------------------------------
postroute.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute.report_postroute:    # a typical environment variable exported by distribution platforms and is
postroute.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute.report_postroute:    } else {
postroute.report_postroute:      set max_cpus 1
postroute.report_postroute:    }
postroute.report_postroute:    switch -glob [get_db program_short_name] {
postroute.report_postroute:      default       {}
postroute.report_postroute:      joules*       -
postroute.report_postroute:      genus*        -
postroute.report_postroute:      innovus*      -
postroute.report_postroute:      tempus*       -
postroute.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute.report_postroute:    }
postroute.report_postroute:if {[get_feature opt_signoff]} {
postroute.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute.report_postroute:        set_distributed_hosts -local
postroute.report_postroute:      }
postroute.report_postroute:}
postroute.report_postroute:  }}
postroute.report_postroute:set_multi_cpu_usage -local_cpu 1
postroute.report_postroute:#@ End verbose flow_step init_mcpu
postroute.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute.report_postroute:#% Begin load design ... (date=10/10 16:25:15, mem=2238.1M)
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute.report_postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:23:27 2025'.
postroute.report_postroute:**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
postroute.report_postroute:Type 'man IMPOAX-124' for more detail.
postroute.report_postroute:**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
postroute.report_postroute:Type 'man IMPOAX-332' for more detail.
postroute.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postroute.report_postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
postroute.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postroute.report_postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/libs/lef/sky130_scl_9T.tlef ...
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/libs/lef/sky130_scl_9T.lef ...
postroute.report_postroute:Set DBUPerIGU to M2 pitch 460.
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postroute.report_postroute:To increase the message display limit, refer to the product command reference manual.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postroute.report_postroute:To increase the message display limit, refer to the product command reference manual.
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/viewDefinition.tcl
postroute.report_postroute:% Begin Load netlist data ... (date=10/10 16:25:19, mem=2255.8M)
postroute.report_postroute:*** Begin netlist parsing (mem=2255.8M) ***
postroute.report_postroute:Created 110 new cells from 2 timing libraries.
postroute.report_postroute:Reading netlist ...
postroute.report_postroute:Backslashed names will retain backslash and a trailing blank character.
postroute.report_postroute:Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.v.bin'
postroute.report_postroute:
postroute.report_postroute:*** Memory Usage v#1 (Current mem = 2263.766M, initial mem = 966.242M) ***
postroute.report_postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2263.8M) ***
postroute.report_postroute:% End Load netlist data ... (date=10/10 16:25:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2263.7M, current mem=2263.7M)
postroute.report_postroute:Top level cell is top_lvl.
postroute.report_postroute:Hooked 110 DB cells to tlib cells.
postroute.report_postroute:Starting recursive module instantiation check.
postroute.report_postroute:No recursion found.
postroute.report_postroute:Building hierarchical netlist for Cell top_lvl ...
postroute.report_postroute:***** UseNewTieNetMode *****.
postroute.report_postroute:*** Netlist is unique.
postroute.report_postroute:** info: there are 119 modules.
postroute.report_postroute:** info: there are 1033 stdCell insts.
postroute.report_postroute:** info: there are 1033 stdCell insts with at least one signal pin.
postroute.report_postroute:** info: there are 2 macros.
postroute.report_postroute:
postroute.report_postroute:*** Memory Usage v#1 (Current mem = 2295.469M, initial mem = 966.242M) ***
postroute.report_postroute:*info: set bottom ioPad orient R0
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:Start create_tracks
postroute.report_postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postroute.report_postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postroute.report_postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postroute.report_postroute:Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/gui.pref.tcl ...
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
postroute.report_postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postroute.report_postroute:**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
postroute.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute.report_postroute:*Info: initialize multi-corner CTS.
postroute.report_postroute:Total number of combinational cells: 87
postroute.report_postroute:Total number of sequential cells: 19
postroute.report_postroute:Total number of tristate cells: 3
postroute.report_postroute:Total number of level shifter cells: 0
postroute.report_postroute:Total number of power gating cells: 0
postroute.report_postroute:Total number of isolation cells: 0
postroute.report_postroute:Total number of power switch cells: 0
postroute.report_postroute:Total number of pulse generator cells: 0
postroute.report_postroute:Total number of always on buffers: 0
postroute.report_postroute:Total number of retention cells: 0
postroute.report_postroute:Total number of physical cells: 0
postroute.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute.report_postroute:Total number of usable buffers: 7
postroute.report_postroute:List of unusable buffers:
postroute.report_postroute:Total number of unusable buffers: 0
postroute.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute.report_postroute:Total number of usable inverters: 9
postroute.report_postroute:List of unusable inverters:
postroute.report_postroute:Total number of unusable inverters: 0
postroute.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute.report_postroute:Total number of identified usable delay cells: 4
postroute.report_postroute:List of identified unusable delay cells:
postroute.report_postroute:Total number of identified unusable delay cells: 0
postroute.report_postroute:Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.fp.gz (mem = 2608.1M).
postroute.report_postroute:% Begin Load floorplan data ... (date=10/10 16:25:21, mem=2608.8M)
postroute.report_postroute:*info: reset 1519 existing net BottomPreferredLayer and AvoidDetour
postroute.report_postroute:Deleting old partition specification.
postroute.report_postroute:Set FPlanBox to (0 0 1025800 1301800)
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute: ... processed partition successfully.
postroute.report_postroute:Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:23:25 2025, version: 1)
postroute.report_postroute:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2610.4M, current mem=2610.4M)
postroute.report_postroute:There are 9 nets with weight being set
postroute.report_postroute:There are 9 nets with bottomPreferredRoutingLayer being set
postroute.report_postroute:There are 25 nets with avoidDetour being set
postroute.report_postroute:Extracting standard cell pins and blockage ...... 
postroute.report_postroute:Pin and blockage extraction finished
postroute.report_postroute:Delete all existing relative floorplan constraints.
postroute.report_postroute:% End Load floorplan data ... (date=10/10 16:25:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2611.1M, current mem=2611.1M)
postroute.report_postroute:Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.route.congmap.gz ...
postroute.report_postroute:% Begin Load SymbolTable ... (date=10/10 16:25:21, mem=2611.1M)
postroute.report_postroute:Suppress "**WARN ..." messages.
postroute.report_postroute:Un-suppress "**WARN ..." messages.
postroute.report_postroute:% End Load SymbolTable ... (date=10/10 16:25:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2613.4M, current mem=2613.4M)
postroute.report_postroute:Loading place ...
postroute.report_postroute:% Begin Load placement data ... (date=10/10 16:25:21, mem=2613.4M)
postroute.report_postroute:Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.place.gz.
postroute.report_postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:23:26 2025, version# 2) ...
postroute.report_postroute:Read Views for adaptive view pruning ...
postroute.report_postroute:Read 0 views from Binary DB for adaptive view pruning
postroute.report_postroute:*** applyConnectGlobalNets disabled.
postroute.report_postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2616.2M) ***
postroute.report_postroute:Total net length = 1.142e+05 (4.264e+04 7.154e+04) (ext = 2.632e+04)
postroute.report_postroute:% End Load placement data ... (date=10/10 16:25:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2616.5M, current mem=2615.6M)
postroute.report_postroute:Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:23:25 2025)
postroute.report_postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2615.7M) ***
postroute.report_postroute:% Begin Load routing data ... (date=10/10 16:25:22, mem=2615.6M)
postroute.report_postroute:Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.route.gz.
postroute.report_postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:23:26 2025 Format: 23.1) ...
postroute.report_postroute:*** Total 1471 nets are successfully restored.
postroute.report_postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2616.4M) ***
postroute.report_postroute:% End Load routing data ... (date=10/10 16:25:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2615.6M, current mem=2615.4M)
postroute.report_postroute:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postroute.report_postroute:Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.prop
postroute.report_postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2618.7M) ***
postroute.report_postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:23:26 2025, version: 8).
postroute.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute.report_postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/extraction/' ...
postroute.report_postroute:Extraction setup Started for TopCell top_lvl 
postroute.report_postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute.report_postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute.report_postroute:Generating auto layer map file.
postroute.report_postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl.techData.gz' ...
postroute.report_postroute:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
postroute.report_postroute:Set Shrink Factor to 1.00000
postroute.report_postroute:Summary of Active RC-Corners : 
postroute.report_postroute: 
postroute.report_postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:    RC-Corner Name        : Nominal_25C
postroute.report_postroute:    RC-Corner Index       : 0
postroute.report_postroute:    RC-Corner Temperature : 25 Celsius
postroute.report_postroute:    RC-Corner Cap Table   : ''
postroute.report_postroute:    RC-Corner PreRoute Res Factor         : 1
postroute.report_postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute.report_postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute.report_postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute.report_postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
postroute.report_postroute:Initializing multi-corner resistance tables ...
postroute.report_postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postroute.report_postroute:Start generating vias ..
postroute.report_postroute:#Skip building auto via since it is not turned on.
postroute.report_postroute:Extracting standard cell pins and blockage ...... 
postroute.report_postroute:Pin and blockage extraction finished
postroute.report_postroute:Via generation completed.
postroute.report_postroute:% Begin Load power constraints ... (date=10/10 16:25:23, mem=2635.7M)
postroute.report_postroute:source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postroute.enc_2/top_lvl_power_constraints.tcl
postroute.report_postroute:'set_default_switching_activity' finished successfully.
postroute.report_postroute:% End Load power constraints ... (date=10/10 16:25:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2659.5M, current mem=2659.5M)
postroute.report_postroute:% Begin load AAE data ... (date=10/10 16:25:23, mem=2675.0M)
postroute.report_postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postroute.report_postroute:AAE DB initialization (MEM=2692.226562 CPU=0:00:00.0 REAL=0:00:00.0) 
postroute.report_postroute:% End load AAE data ... (date=10/10 16:25:24, total cpu=0:00:00.6, real=0:00:00.0, peak res=2692.2M, current mem=2692.2M)
postroute.report_postroute:Restoring CCOpt config...
postroute.report_postroute:  Extracting original clock gating for core_clock...
postroute.report_postroute:    clock_tree core_clock contains 90 sinks and 0 clock gates.
postroute.report_postroute:  Extracting original clock gating for core_clock done.
postroute.report_postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postroute.report_postroute:  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
postroute.report_postroute:Restoring CCOpt config done.
postroute.report_postroute:Total number of combinational cells: 87
postroute.report_postroute:Total number of sequential cells: 19
postroute.report_postroute:Total number of tristate cells: 3
postroute.report_postroute:Total number of level shifter cells: 0
postroute.report_postroute:Total number of power gating cells: 0
postroute.report_postroute:Total number of isolation cells: 0
postroute.report_postroute:Total number of power switch cells: 0
postroute.report_postroute:Total number of pulse generator cells: 0
postroute.report_postroute:Total number of always on buffers: 0
postroute.report_postroute:Total number of retention cells: 0
postroute.report_postroute:Total number of physical cells: 0
postroute.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute.report_postroute:Total number of usable buffers: 7
postroute.report_postroute:List of unusable buffers:
postroute.report_postroute:Total number of unusable buffers: 0
postroute.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute.report_postroute:Total number of usable inverters: 9
postroute.report_postroute:List of unusable inverters:
postroute.report_postroute:Total number of unusable inverters: 0
postroute.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute.report_postroute:Total number of identified usable delay cells: 4
postroute.report_postroute:List of identified unusable delay cells:
postroute.report_postroute:Total number of identified unusable delay cells: 0
postroute.report_postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postroute.report_postroute:timing_aocv_enable_gba_combine_launch_capture
postroute.report_postroute:timing_enable_backward_compatible_latch_thru_mt_mode
postroute.report_postroute:timing_enable_separate_device_slew_effect_sensitivities
postroute.report_postroute:#% End load design ... (date=10/10 16:25:24, total cpu=0:00:07.8, real=0:00:09.0, peak res=2705.5M, current mem=2697.0M)
postroute.report_postroute:
postroute.report_postroute:*** Summary of all messages that are not suppressed in this session:
postroute.report_postroute:Severity  ID               Count  Summary                                  
postroute.report_postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postroute.report_postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postroute.report_postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postroute.report_postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postroute.report_postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postroute.report_postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postroute.report_postroute:ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
postroute.report_postroute:ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
postroute.report_postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postroute.report_postroute:WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
postroute.report_postroute:*** Message Summary: 148 warning(s), 2 error(s)
postroute.report_postroute:
postroute.report_postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   read_db
postroute.report_postroute:Sourcing flow scripts...
postroute.report_postroute:Sourcing flow scripts done.
postroute.report_postroute:reading previous metrics...
postroute.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute.report_postroute:#@ Begin verbose flow_step activate_views
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set db [get_db flow_starting_db]
postroute.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute.report_postroute:  
postroute.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute.report_postroute:        set cmd "set_analysis_view"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup [list $setup_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold [list $hold_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage [list $leakage_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute.report_postroute:        set cmd "set_flowkit_read_db_args"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup_views [list $setup_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold_views [list $hold_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } else {
postroute.report_postroute:      }
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:#@ End verbose flow_step activate_views
postroute.report_postroute:#@ Begin verbose flow_step init_mcpu
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    # Multi host/cpu attributes
postroute.report_postroute:    #-----------------------------------------------------------------------------
postroute.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute.report_postroute:    # a typical environment variable exported by distribution platforms and is
postroute.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute.report_postroute:    } else {
postroute.report_postroute:      set max_cpus 1
postroute.report_postroute:    }
postroute.report_postroute:    switch -glob [get_db program_short_name] {
postroute.report_postroute:      default       {}
postroute.report_postroute:      joules*       -
postroute.report_postroute:      genus*        -
postroute.report_postroute:      innovus*      -
postroute.report_postroute:      tempus*       -
postroute.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute.report_postroute:    }
postroute.report_postroute:if {[get_feature opt_signoff]} {
postroute.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute.report_postroute:        set_distributed_hosts -local
postroute.report_postroute:      }
postroute.report_postroute:}
postroute.report_postroute:  }}
postroute.report_postroute:set_multi_cpu_usage -local_cpu 1
postroute.report_postroute:#@ End verbose flow_step init_mcpu
postroute.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   init_flow
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   report_postroute
postroute.report_postroute:#@ Begin verbose flow_step report_start
postroute.report_postroute:#@ End verbose flow_step report_start
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          48.63             52                                      report_start
postroute.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
postroute.report_postroute:@flow 2: if {[get_feature report_lec]} {...}
postroute.report_postroute:@flow 8: # Design attributes  [get_db -category design]
postroute.report_postroute:@flow 9: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 10: set_db design_process_node 130
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:@@flow 11: set_db design_top_routing_layer met5
postroute.report_postroute:@@flow 12: set_db design_bottom_routing_layer met1
postroute.report_postroute:@@flow 13: set_db design_flow_effort standard
postroute.report_postroute:@@flow 14: set_db design_power_effort none
postroute.report_postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postroute.report_postroute:@flow 17: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 18: set_db timing_analysis_cppr           both
postroute.report_postroute:@@flow 19: set_db timing_analysis_type           ocv
postroute.report_postroute:@@flow 20: set_db timing_analysis_aocv 0
postroute.report_postroute:@@flow 21: set_db timing_analysis_socv 0
postroute.report_postroute:@flow 22: if {[get_feature report_pba]} {...}
postroute.report_postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postroute.report_postroute:@flow 27: #-------------------------------------------------------------------------------
postroute.report_postroute:@flow 28: if {[is_flow -after route.block_finish]} {
postroute.report_postroute:@@flow 29: set_db delaycal_enable_si           true
postroute.report_postroute:@@flow 30: set_db extract_rc_engine            post_route
postroute.report_postroute:@flow 31: }
postroute.report_postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postroute.report_postroute:@flow 34: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postroute.report_postroute:@flow 37: # Optimization attributes  [get_db -category opt]
postroute.report_postroute:@flow 38: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postroute.report_postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postroute.report_postroute:@flow 42: # Clock attributes  [get_db -category cts]
postroute.report_postroute:@flow 43: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 44: set_db cts_target_skew auto
postroute.report_postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
postroute.report_postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postroute.report_postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postroute.report_postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postroute.report_postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute.report_postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
postroute.report_postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute.report_postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
postroute.report_postroute:@flow 55: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute.report_postroute:@flow 58: # Routing attributes  [get_db -category route]
postroute.report_postroute:@flow 59: #-------------------------------------------------------------------------------
postroute.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_yaml
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.59              7                                      init_innovus_yaml
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   init_innovus
postroute.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_user
postroute.report_postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postroute.report_postroute:@flow 3: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postroute.report_postroute:@flow 6: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postroute.report_postroute:@flow 9: #-----------------------------------------------------------------------------
postroute.report_postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postroute.report_postroute:@flow 12: # Placement attributes  [get_db -category place]
postroute.report_postroute:@flow 13: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 15: # Optimization attributes  [get_db -category opt]
postroute.report_postroute:@flow 16: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 18: # Clock attributes  [get_db -category cts]
postroute.report_postroute:@flow 19: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 21: # Routing attributes  [get_db -category route]
postroute.report_postroute:@flow 22: #-----------------------------------------------------------------------------
postroute.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_user
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           7.18              7                                      init_innovus_user
postroute.report_postroute:#@ Begin verbose flow_step report_check_design
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set check_list [list timing place opt]
postroute.report_postroute:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
postroute.report_postroute:      lappend check_list power_intent
postroute.report_postroute:    }
postroute.report_postroute:    if {[is_flow -inside flow:report_postroute]} {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
postroute.report_postroute:    } elseif {[is_flow -inside flow:report_postcts]} {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
postroute.report_postroute:    } else {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:Begin: Design checking
postroute.report_postroute:        Checking 'timing' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:-----------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                           |
postroute.report_postroute:-----------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| CHKTIM-4          | warning   | 152         | Clock pin %s of instance %s has no clock constraint for view name %s. |
postroute.report_postroute:-----------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:00.0, Memory: 2860.5M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'place' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                  |
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| CHKPLC-11         | error     | 1           | Macro cell <%s> should have a fully covered obstruction.     |
postroute.report_postroute:| IMPFP-10119       | error     | 2           | %s has been chosen to fit to %s but it's %s NOT fit to grid. |
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:01.0, Memory: 2863.7M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'opt' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                   |
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:09.0, Memory: 3059.3M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'cts' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                        |
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
postroute.report_postroute:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
postroute.report_postroute:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
postroute.report_postroute:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
postroute.report_postroute:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
postroute.report_postroute:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:02.0, Memory: 3076.7M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'route' category...
postroute.report_postroute:        No issues found during checks.
postroute.report_postroute:		(Real time: 0:00:00.0, Memory: 3085.9M)
postroute.report_postroute:
postroute.report_postroute:**INFO: Identified 4 error(s) and 160 warning(s) during 'check_design -type {timing place opt cts route}'.
postroute.report_postroute:        The details of the error(s) and warning(s) can be found in report 'reports/postroute/check.design.tcl'
postroute.report_postroute:End: Design checking
postroute.report_postroute:#@ End verbose flow_step report_check_design
postroute.report_postroute:UM: Running design category ...
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          20.37             20                                      report_check_design
postroute.report_postroute:#@ Begin verbose flow_step report_area_innovus
postroute.report_postroute:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
postroute.report_postroute:Start to collect the design information.
postroute.report_postroute:Build netlist information for Cell top_lvl.
postroute.report_postroute:Finished collecting the design information.
postroute.report_postroute:Generating macro cells used in the design report.
postroute.report_postroute:Generating standard cells used in the design report.
postroute.report_postroute:Analyze library ... 
postroute.report_postroute:Analyze netlist ... 
postroute.report_postroute:Generate no-driven nets information report.
postroute.report_postroute:Analyze timing ... 
postroute.report_postroute:Analyze floorplan/placement ... 
postroute.report_postroute:Analysis Routing ...
postroute.report_postroute:Report saved in file reports/postroute/qor.rpt
postroute.report_postroute:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
postroute.report_postroute:#@ End verbose flow_step report_area_innovus
postroute.report_postroute:UM: Running design category ...
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.55              8                                      report_area_innovus
postroute.report_postroute:#@ Begin verbose flow_step report_early_summary_innovus
postroute.report_postroute:@flow 2: #- Update the timer for hold and write reports
postroute.report_postroute:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postroute.report_postroute:*** time_design #1 [begin] () : totSession cpu/real = 0:01:41.3/0:01:43.6 (1.0), mem = 3191.7M
postroute.report_postroute: Reset EOS DB
postroute.report_postroute:Ignoring AAE DB Resetting ...
postroute.report_postroute:Saving timing graph ...
postroute.report_postroute:Done save timing graph
postroute.report_postroute:Starting delay calculation for Hold views
postroute.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute.report_postroute:#################################################################################
postroute.report_postroute:# Design Stage: PostRoute
postroute.report_postroute:# Design Name: top_lvl
postroute.report_postroute:# Design Mode: 130nm
postroute.report_postroute:# Analysis Mode: MMMC OCV 
postroute.report_postroute:# Parasitics Mode: SPEF/RCDB 
postroute.report_postroute:# Signoff Settings: SI On 
postroute.report_postroute:#################################################################################
postroute.report_postroute:AAE_INFO: 1 threads acquired from CTE.
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3202.32)
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3216.37 CPU=0:00:00.6 REAL=0:00:01.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3216.37 CPU=0:00:00.6 REAL=0:00:01.0)
postroute.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a_ece-rschsrv.ece.gatech.edu_dkhalil8_OWBiGp/.AAE_jVByCM/.AAE_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a/waveform.data...
postroute.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3216.3M)
postroute.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3216.3M)
postroute.report_postroute:Starting SI iteration 2
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3175.57)
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3184.39 CPU=0:00:00.3 REAL=0:00:00.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3184.39 CPU=0:00:00.3 REAL=0:00:01.0)
postroute.report_postroute:*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:01:44 mem=3166.8M)
postroute.report_postroute:Restoring timing graph ...
postroute.report_postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute.report_postroute:Done restore timing graph
postroute.report_postroute:
postroute.report_postroute:OptSummary:
postroute.report_postroute:
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:         time_design Summary
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Hold views included:
postroute.report_postroute: tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|     Hold mode      |   all   | reg2reg | default |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|           WNS (ns):|  0.001  |  0.128  |  0.001  |
postroute.report_postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute.report_postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute.report_postroute:|          All Paths:|   120   |   117   |   103   |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:|                    |  0.001  |  0.128  |  0.001  |
postroute.report_postroute:|                    |  0.000  |  0.000  |  0.000  |
postroute.report_postroute:|                    |    0    |    0    |    0    |
postroute.report_postroute:|                    |   120   |   117   |   103   |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:
postroute.report_postroute:Density: 2.843%
postroute.report_postroute:       (98.976% with Fillers)
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:Reported timing to dir debug
postroute.report_postroute:Total CPU time: 3.36 sec
postroute.report_postroute:Total Real time: 4.0 sec
postroute.report_postroute:Total Memory Usage: 3187.402344 Mbytes
postroute.report_postroute:Reset AAE Options
postroute.report_postroute:*** time_design #1 [finish] () : cpu/real = 0:00:03.4/0:00:03.6 (0.9), totSession cpu/real = 0:01:44.7/0:01:47.2 (1.0), mem = 3187.4M
postroute.report_postroute:@flow 5: #- Reports that describe timing health
postroute.report_postroute:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
postroute.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute.report_postroute:#################################################################################
postroute.report_postroute:# Design Stage: PostRoute
postroute.report_postroute:# Design Name: top_lvl
postroute.report_postroute:# Design Mode: 130nm
postroute.report_postroute:# Analysis Mode: MMMC OCV 
postroute.report_postroute:# Parasitics Mode: SPEF/RCDB 
postroute.report_postroute:# Signoff Settings: SI On 
postroute.report_postroute:#################################################################################
postroute.report_postroute:AAE_INFO: 1 threads acquired from CTE.
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3160.4)
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3177.81 CPU=0:00:00.6 REAL=0:00:00.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3177.81 CPU=0:00:00.6 REAL=0:00:00.0)
postroute.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a_ece-rschsrv.ece.gatech.edu_dkhalil8_OWBiGp/.AAE_jVByCM/.AAE_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a/waveform.data...
postroute.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
postroute.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
postroute.report_postroute:Starting SI iteration 2
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3181.26)
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  17.9 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3186.46 CPU=0:00:00.3 REAL=0:00:00.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3186.46 CPU=0:00:00.3 REAL=0:00:00.0)
postroute.report_postroute:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
postroute.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postroute.report_postroute:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
postroute.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postroute.report_postroute:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
postroute.report_postroute:@@flow 10: set_metric -name timing.hold.type -value gba
postroute.report_postroute:#@ End verbose flow_step report_early_summary_innovus
postroute.report_postroute:UM: Running hold category ...
postroute.report_postroute:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          13.87             14                                      report_early_summary_innovus
postroute.report_postroute:#@ Begin verbose flow_step report_early_paths
postroute.report_postroute:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
postroute.report_postroute:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
postroute.report_postroute:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
postroute.report_postroute:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
postroute.report_postroute:@flow 6: if {![get_feature report_pba]} {
postroute.report_postroute:@flow 7:
postroute.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postroute.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postroute.report_postroute:@flow 12: }
postroute.report_postroute:#@ End verbose flow_step report_early_paths
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.49              7                                      report_early_paths
postroute.report_postroute:#@ Begin verbose flow_step report_late_summary_innovus
postroute.report_postroute:@flow 2: #- Update the timer for setup and write reports
postroute.report_postroute:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postroute.report_postroute:*** time_design #2 [begin] () : totSession cpu/real = 0:02:04.0/0:02:06.7 (1.0), mem = 3235.6M
postroute.report_postroute: Reset EOS DB
postroute.report_postroute:Ignoring AAE DB Resetting ...
postroute.report_postroute:Starting delay calculation for Setup views
postroute.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute.report_postroute:#################################################################################
postroute.report_postroute:# Design Stage: PostRoute
postroute.report_postroute:# Design Name: top_lvl
postroute.report_postroute:# Design Mode: 130nm
postroute.report_postroute:# Analysis Mode: MMMC OCV 
postroute.report_postroute:# Parasitics Mode: SPEF/RCDB 
postroute.report_postroute:# Signoff Settings: SI On 
postroute.report_postroute:#################################################################################
postroute.report_postroute:AAE_INFO: 1 threads acquired from CTE.
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3220.58)
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  100.0 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3241.6 CPU=0:00:00.6 REAL=0:00:01.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3241.6 CPU=0:00:00.6 REAL=0:00:01.0)
postroute.report_postroute:Save waveform /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a_ece-rschsrv.ece.gatech.edu_dkhalil8_OWBiGp/.AAE_jVByCM/.AAE_3349134_e1acf855-96fd-43e1-ae1b-b58188273e4a/waveform.data...
postroute.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3240.8M)
postroute.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3240.8M)
postroute.report_postroute:Starting SI iteration 2
postroute.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3208.12)
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 41. 
postroute.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 1469. 
postroute.report_postroute:Total number of fetched objects 1469
postroute.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute.report_postroute:AAE_INFO-618: Total number of nets in the design is 1519,  16.7 percent of the nets selected for SI analysis
postroute.report_postroute:End delay calculation. (MEM=3215.68 CPU=0:00:00.3 REAL=0:00:00.0)
postroute.report_postroute:End delay calculation (fullDC). (MEM=3215.68 CPU=0:00:00.3 REAL=0:00:00.0)
postroute.report_postroute:*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:02:06 mem=3203.9M)
postroute.report_postroute:** INFO: Initializing Glitch Interface
postroute.report_postroute:** INFO: Initializing Glitch Interface
postroute.report_postroute:
postroute.report_postroute:OptSummary:
postroute.report_postroute:
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:         time_design Summary
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Setup views included:
postroute.report_postroute: tt_v1.8_25C_Nominal_25_func 
postroute.report_postroute:
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|     Setup mode     |   all   | reg2reg | default |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|           WNS (ns):|  0.040  |  0.040  |  0.065  |
postroute.report_postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute.report_postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute.report_postroute:|          All Paths:|   120   |   117   |   103   |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:|tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:|                    |  0.040  |  0.040  |  0.065  |
postroute.report_postroute:|                    |  0.000  |  0.000  |  0.000  |
postroute.report_postroute:|                    |    0    |    0    |    0    |
postroute.report_postroute:|                    |   120   |   117   |   103   |
postroute.report_postroute:+--------------------+---------+---------+---------+
postroute.report_postroute:
postroute.report_postroute:+----------------+-------------------------------+------------------+
postroute.report_postroute:|                |              Real             |       Total      |
postroute.report_postroute:|    DRVs        +------------------+------------+------------------|
postroute.report_postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute.report_postroute:+----------------+------------------+------------+------------------+
postroute.report_postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute.report_postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute.report_postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute.report_postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute.report_postroute:+----------------+------------------+------------+------------------+
postroute.report_postroute:
postroute.report_postroute:Density: 2.843%
postroute.report_postroute:       (98.976% with Fillers)
postroute.report_postroute:------------------------------------------------------------------
postroute.report_postroute:Reported timing to dir debug
postroute.report_postroute:Total CPU time: 2.45 sec
postroute.report_postroute:Total Real time: 3.0 sec
postroute.report_postroute:Total Memory Usage: 3204.796875 Mbytes
postroute.report_postroute:Reset AAE Options
postroute.report_postroute:*** time_design #2 [finish] () : cpu/real = 0:00:02.5/0:00:03.7 (0.7), totSession cpu/real = 0:02:06.4/0:02:10.5 (1.0), mem = 3204.8M
postroute.report_postroute:@flow 5: #- Reports that describe timing health
postroute.report_postroute:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
postroute.report_postroute:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
postroute.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postroute.report_postroute:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
postroute.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postroute.report_postroute:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postroute.report_postroute:@@flow 10: set_metric -name timing.setup.type -value gba
postroute.report_postroute:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postroute.report_postroute:#@ End verbose flow_step report_late_summary_innovus
postroute.report_postroute:UM: Running setup category ...
postroute.report_postroute:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          11.34             12          0.000 ns          0.040 ns  report_late_summary_innovus
postroute.report_postroute:#@ Begin verbose flow_step report_late_paths
postroute.report_postroute:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
postroute.report_postroute:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
postroute.report_postroute:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
postroute.report_postroute:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
postroute.report_postroute:@flow 6: if {![get_feature report_pba]} {
postroute.report_postroute:@flow 7:
postroute.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postroute.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postroute.report_postroute:@flow 12: }
postroute.report_postroute:#@ End verbose flow_step report_late_paths
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.77              8                                      report_late_paths
postroute.report_postroute:#@ Begin verbose flow_step report_clock_timing
postroute.report_postroute:@flow 2: #- Reports that check clock implementation
postroute.report_postroute:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
postroute.report_postroute:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
postroute.report_postroute:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
postroute.report_postroute:#@ End verbose flow_step report_clock_timing
postroute.report_postroute:UM: Running clock category ...
postroute.report_postroute:Updating ideal nets and annotations...
postroute.report_postroute:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
postroute.report_postroute:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute.report_postroute:No differences between SDC and CTS ideal net status found.
postroute.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
postroute.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postroute.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute.report_postroute:
postroute.report_postroute:Clock DAG stats:
postroute.report_postroute:================
postroute.report_postroute:
postroute.report_postroute:---------------------------------------------------------
postroute.report_postroute:Cell type                 Count    Area       Capacitance
postroute.report_postroute:---------------------------------------------------------
postroute.report_postroute:Buffers                     6      125.690       0.033
postroute.report_postroute:Inverters                   2       34.279       0.042
postroute.report_postroute:Integrated Clock Gates      0        0.000       0.000
postroute.report_postroute:Discrete Clock Gates        0        0.000       0.000
postroute.report_postroute:Clock Logic                 0        0.000       0.000
postroute.report_postroute:All                         8      159.970       0.076
postroute.report_postroute:---------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Clock DAG miscellaneous counts:
postroute.report_postroute:===============================
postroute.report_postroute:
postroute.report_postroute:------------------------------
postroute.report_postroute:Type                     Count
postroute.report_postroute:------------------------------
postroute.report_postroute:Roots                      1
postroute.report_postroute:Preserved Ports            0
postroute.report_postroute:Multiple Clock Inputs      0
postroute.report_postroute:------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG sink counts:
postroute.report_postroute:======================
postroute.report_postroute:
postroute.report_postroute:-------------------------
postroute.report_postroute:Sink type           Count
postroute.report_postroute:-------------------------
postroute.report_postroute:Regular              90
postroute.report_postroute:Enable Latch          0
postroute.report_postroute:Load Capacitance      0
postroute.report_postroute:Antenna Diode         0
postroute.report_postroute:Node Sink             0
postroute.report_postroute:Port                  0
postroute.report_postroute:Total                90
postroute.report_postroute:-------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG wire lengths:
postroute.report_postroute:=======================
postroute.report_postroute:
postroute.report_postroute:--------------------
postroute.report_postroute:Type     Wire Length
postroute.report_postroute:--------------------
postroute.report_postroute:Top          0.000
postroute.report_postroute:Trunk     1341.220
postroute.report_postroute:Leaf      2439.420
postroute.report_postroute:Total     3780.640
postroute.report_postroute:--------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG hp wire lengths:
postroute.report_postroute:==========================
postroute.report_postroute:
postroute.report_postroute:-----------------------
postroute.report_postroute:Type     hp Wire Length
postroute.report_postroute:-----------------------
postroute.report_postroute:Top            0.000
postroute.report_postroute:Trunk       1334.920
postroute.report_postroute:Leaf        1876.800
postroute.report_postroute:Total       3211.720
postroute.report_postroute:-----------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG capacitances:
postroute.report_postroute:=======================
postroute.report_postroute:
postroute.report_postroute:--------------------------------
postroute.report_postroute:Type     Gate     Wire     Total
postroute.report_postroute:--------------------------------
postroute.report_postroute:Top      0.000    0.000    0.000
postroute.report_postroute:Trunk    0.109    0.195    0.305
postroute.report_postroute:Leaf     0.190    0.415    0.606
postroute.report_postroute:Total    0.300    0.611    0.910
postroute.report_postroute:--------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG sink capacitances:
postroute.report_postroute:============================
postroute.report_postroute:
postroute.report_postroute:-----------------------------------------------
postroute.report_postroute:Total    Average    Std. Dev.    Min      Max
postroute.report_postroute:-----------------------------------------------
postroute.report_postroute:0.190     0.002       0.001      0.002    0.007
postroute.report_postroute:-----------------------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG net violations:
postroute.report_postroute:=========================
postroute.report_postroute:
postroute.report_postroute:None
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG primary half-corner transition distribution:
postroute.report_postroute:======================================================
postroute.report_postroute:
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Trunk       0.600       4       0.047       0.044      0.010    0.110    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
postroute.report_postroute:Leaf        0.150       4       0.112       0.033      0.083    0.144    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}         -
postroute.report_postroute:Leaf        0.500       1       0.168       0.000      0.168    0.168    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Clock DAG library cell distribution:
postroute.report_postroute:====================================
postroute.report_postroute:
postroute.report_postroute:-------------------------------------------
postroute.report_postroute:Name        Type        Inst     Inst Area 
postroute.report_postroute:                        Count    (um^2)
postroute.report_postroute:-------------------------------------------
postroute.report_postroute:CLKBUFX8    buffer        6       125.690
postroute.report_postroute:CLKINVX8    inverter      2        34.279
postroute.report_postroute:-------------------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
postroute.report_postroute:
postroute.report_postroute:Clock Tree Summary:
postroute.report_postroute:===================
postroute.report_postroute:
postroute.report_postroute:---------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
postroute.report_postroute:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
postroute.report_postroute:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
postroute.report_postroute:                                                                (Ohms)                                
postroute.report_postroute:---------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:core_clock    0     6     2      0       5        41    821.16    1634.91     159.970   0.611  0.300  clk
postroute.report_postroute:---------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Clock Sink Summary:
postroute.report_postroute:===================
postroute.report_postroute:
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postroute.report_postroute:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postroute.report_postroute:                                                                                                          Pins    Sinks   Sinks       
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:core_clock       0             0             0            0           0          0        86        0       4       0         0         0
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Summary across all clock trees:
postroute.report_postroute:===============================
postroute.report_postroute:
postroute.report_postroute:------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
postroute.report_postroute:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
postroute.report_postroute:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
postroute.report_postroute:                                                                        (Ohms)                         
postroute.report_postroute:------------------------------------------------------------------------------------------------------------
postroute.report_postroute:  0     6     2      0       5         2        41      18     821.160    163.491     159.970   0.611  0.300
postroute.report_postroute:------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Clock Sink Summary across all clock trees:
postroute.report_postroute:==========================================
postroute.report_postroute:
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postroute.report_postroute:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postroute.report_postroute:                                                                                              Pins    Sinks   Sinks       
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:     0             0             0            0           0          0        86        0       4       0         0         0
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Physical metrics across all clock trees:
postroute.report_postroute:========================================
postroute.report_postroute:
postroute.report_postroute:-----------------------------------------------------------------------
postroute.report_postroute:Metric                               Minimum  Average  Maximum  Std.dev
postroute.report_postroute:-----------------------------------------------------------------------
postroute.report_postroute:Source-sink routed net length (um)    3.220   348.947  821.160  271.071
postroute.report_postroute:Source-sink manhattan distance (um)   3.220   336.924  815.120  260.061
postroute.report_postroute:Source-sink resistance (Ohm)         11.610    80.506  163.491   45.375
postroute.report_postroute:-----------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
postroute.report_postroute:=========================================================================
postroute.report_postroute:
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Trunk       0.600       4       0.047       0.044      0.010    0.110    {4 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
postroute.report_postroute:Leaf        0.150       4       0.112       0.033      0.083    0.144    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}         -
postroute.report_postroute:Leaf        0.500       1       0.168       0.000      0.168    0.168    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Count of violations across all clock trees:
postroute.report_postroute:===========================================
postroute.report_postroute:
postroute.report_postroute:---------------------------------------------------------------------------------------
postroute.report_postroute:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
postroute.report_postroute:Name        violations         violations        violations    violations    violations
postroute.report_postroute:---------------------------------------------------------------------------------------
postroute.report_postroute:core_clock          0                 0               0             0            0
postroute.report_postroute:---------------------------------------------------------------------------------------
postroute.report_postroute:Total               0                 0               0             0            0
postroute.report_postroute:---------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
postroute.report_postroute:
postroute.report_postroute:Found a total of 0 clock tree pins with max capacitance violations.
postroute.report_postroute:Found a total of 0 clock tree nets with max resistance violations.
postroute.report_postroute:Found a total of 0 clock tree nets with max length violations.
postroute.report_postroute:Found a total of 0 clock tree nets with max fanout violations.
postroute.report_postroute:Found a total of 0 clock tree pins with a slew violation.
postroute.report_postroute:
postroute.report_postroute:Clock Timing Summary:
postroute.report_postroute:=====================
postroute.report_postroute:
postroute.report_postroute:Target and measured clock slews (in ns):
postroute.report_postroute:
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
postroute.report_postroute:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.212          0.130         0.105          0.068      ignored          -      ignored          -
postroute.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.219          0.134         0.110          0.070      explicit      100.000   explicit      100.000
postroute.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:* - indicates that target was not met.
postroute.report_postroute:
postroute.report_postroute:auto extracted - target was extracted from SDC.
postroute.report_postroute:auto computed - target was computed when balancing trees.
postroute.report_postroute:
postroute.report_postroute:Total Transition Slacks Summary:
postroute.report_postroute:================================
postroute.report_postroute:
postroute.report_postroute:-------------------------------------------------------------------------------------------------
postroute.report_postroute:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
postroute.report_postroute:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
postroute.report_postroute:-------------------------------------------------------------------------------------------------
postroute.report_postroute: 0.000        0.000        -2.699        -0.485       0.000       0.000       0.000       0.000
postroute.report_postroute:-------------------------------------------------------------------------------------------------
postroute.report_postroute:
postroute.report_postroute:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
postroute.report_postroute:
postroute.report_postroute:Top Underslews:
postroute.report_postroute:
postroute.report_postroute:-------------------------------------
postroute.report_postroute:Driving node           Underslew (ns)
postroute.report_postroute:-------------------------------------
postroute.report_postroute:core_clock                 -0.590
postroute.report_postroute:cts_FE_USKC43_CTS_2        -0.572
postroute.report_postroute:CTS_ccl_a_buf_00002        -0.560
postroute.report_postroute:CTS_ccl_buf_00006          -0.490
postroute.report_postroute:CTS_ccl_a_buf_00005        -0.332
postroute.report_postroute:CTS_ccl_a_buf_00004        -0.067
postroute.report_postroute:cts_FE_USKC44_CTS_2        -0.066
postroute.report_postroute:CTS_ccl_a_buf_00001        -0.015
postroute.report_postroute:CTS_ccl_a_buf_00003        -0.006
postroute.report_postroute:-------------------------------------
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.56              8                                      report_clock_timing
postroute.report_postroute:#@ Begin verbose flow_step report_power_innovus
postroute.report_postroute:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
postroute.report_postroute:
postroute.report_postroute:Power Net Detected:
postroute.report_postroute:        Voltage	    Name
postroute.report_postroute:             0V	    VSS
postroute.report_postroute:           1.8V	    VDD
postroute.report_postroute:             0V	    VSS
postroute.report_postroute:           1.8V	    VDD
postroute.report_postroute:Using Power View tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:.
postroute.report_postroute:Load RC corner of view tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:
postroute.report_postroute:Begin Power Analysis
postroute.report_postroute:
postroute.report_postroute:             0V	    VSS
postroute.report_postroute:           1.8V	    VDD
postroute.report_postroute:
postroute.report_postroute:Begin Processing Timing Library for Power Calculation
postroute.report_postroute:
postroute.report_postroute:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3262.25MB/6271.03MB/3262.25MB)
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Begin Processing Power Net/Grid for Power Calculation
postroute.report_postroute:
postroute.report_postroute:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3262.25MB/6271.03MB/3262.25MB)
postroute.report_postroute:
postroute.report_postroute:Begin Processing Timing Window Data for Power Calculation
postroute.report_postroute:
postroute.report_postroute:core_clock(769.231MHz) CK: assigning clock core_clock to net clk
postroute.report_postroute:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3262.31MB/6271.03MB/3262.31MB)
postroute.report_postroute:
postroute.report_postroute:Begin Processing User Attributes
postroute.report_postroute:
postroute.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3262.31MB/6271.03MB/3262.31MB)
postroute.report_postroute:
postroute.report_postroute:Begin Processing Signal Activity
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Starting Levelizing
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 10%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 20%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 30%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 40%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 50%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 60%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 70%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 80%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 90%
postroute.report_postroute:
postroute.report_postroute:Finished Levelizing
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute:
postroute.report_postroute:Starting Activity Propagation
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
postroute.report_postroute:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
postroute.report_postroute:
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 10%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 20%
postroute.report_postroute:
postroute.report_postroute:Finished Activity Propagation
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3262.50MB/6271.03MB/3262.50MB)
postroute.report_postroute:
postroute.report_postroute:Begin Power Computation
postroute.report_postroute:
postroute.report_postroute:      ----------------------------------------------------------
postroute.report_postroute:      # of cell(s) missing both power/leakage table: 0
postroute.report_postroute:      # of cell(s) missing power table: 1
postroute.report_postroute:      # of cell(s) missing leakage table: 0
postroute.report_postroute:      ----------------------------------------------------------
postroute.report_postroute:CellName                                  Missing Table(s)
postroute.report_postroute:TIEHI                                     internal power, 
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Starting Calculating power
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute: ... Calculating switching power
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 10%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 20%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 30%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 40%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 50%
postroute.report_postroute: ... Calculating internal and leakage power
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 60%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 70%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 80%
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT): 90%
postroute.report_postroute:
postroute.report_postroute:Finished Calculating power
postroute.report_postroute:2025-Oct-10 16:27:18 (2025-Oct-10 20:27:18 GMT)
postroute.report_postroute:      # of MSMV cell(s) missing power_level: 0
postroute.report_postroute:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3263.32MB/6271.03MB/3263.62MB)
postroute.report_postroute:
postroute.report_postroute:Begin Processing User Attributes
postroute.report_postroute:
postroute.report_postroute:Begin Processing set_power
postroute.report_postroute:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
postroute.report_postroute:mem(process/total/peak)=3263.62MB/6271.03MB/3263.62MB)
postroute.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3263.62MB/6271.03MB/3263.62MB)
postroute.report_postroute:
postroute.report_postroute:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3263.62MB/6271.03MB/3263.62MB)
postroute.report_postroute:
postroute.report_postroute:Begin Boundary Leakage Calculation
postroute.report_postroute:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
postroute.report_postroute:mem(process/total/peak)=3263.75MB/6271.03MB/3263.75MB)
postroute.report_postroute:Begin Static Power Report Generation
postroute.report_postroute:*
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Total Power
postroute.report_postroute:-----------------------------------------------------------------------------------------
postroute.report_postroute:Total Internal Power:       92.57625677 	   92.0930%
postroute.report_postroute:Total Switching Power:       7.91221366 	    7.8709%
postroute.report_postroute:Total Leakage Power:         0.03629110 	    0.0361%
postroute.report_postroute:Total Power:               100.52476153
postroute.report_postroute:-----------------------------------------------------------------------------------------
postroute.report_postroute:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
postroute.report_postroute:
postroute.report_postroute:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
postroute.report_postroute:mem(process/total/peak)=3264.49MB/6271.03MB/3264.49MB)
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Output file is reports/postroute/power.all.rpt
postroute.report_postroute:#@ End verbose flow_step report_power_innovus
postroute.report_postroute:UM: Running power category ...
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.77              8                                      report_power_innovus
postroute.report_postroute:#@ Begin verbose flow_step report_route_drc
postroute.report_postroute:@flow 2: #- Reports that check signal routing
postroute.report_postroute:@flow 3: if {[is_flow -inside flow:report_floorplan]} {...
postroute.report_postroute:@flow 5: } else {
postroute.report_postroute:@@flow 6: check_drc -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
postroute.report_postroute:#-check_same_via_cell true               # bool, default=false, user setting
postroute.report_postroute:#-report reports/postroute/route.drc.rpt # string, default="", user setting
postroute.report_postroute: *** Starting Verify DRC (MEM: 3268.5) ***
postroute.report_postroute:
postroute.report_postroute:  VERIFY DRC ...... Starting Verification
postroute.report_postroute:  VERIFY DRC ...... Initializing
postroute.report_postroute:  VERIFY DRC ...... Deleting Existing Violations
postroute.report_postroute:  VERIFY DRC ...... Creating Sub-Areas
postroute.report_postroute:  VERIFY DRC ...... Using new threading
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
postroute.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
postroute.report_postroute:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
postroute.report_postroute:
postroute.report_postroute:  Verification Complete : 0 Viols.
postroute.report_postroute:
postroute.report_postroute: *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:02.0  MEM: 0.8M) ***
postroute.report_postroute:
postroute.report_postroute:@@flow 7: check_connectivity -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.open.rpt]
postroute.report_postroute:VERIFY_CONNECTIVITY use new engine.
postroute.report_postroute:
postroute.report_postroute:******** Start: VERIFY CONNECTIVITY ********
postroute.report_postroute:Start Time: Fri Oct 10 16:27:29 2025
postroute.report_postroute:
postroute.report_postroute:Design Name: top_lvl
postroute.report_postroute:Database Units: 1000
postroute.report_postroute:Design Boundary: (0.0000, 0.0000) (1025.8000, 1301.8000)
postroute.report_postroute:Error Limit = 1000; Warning Limit = 50
postroute.report_postroute:Check all nets
postroute.report_postroute:Net VDD: dangling Wire.
postroute.report_postroute:Net VSS: dangling Wire.
postroute.report_postroute:
postroute.report_postroute:Begin Summary 
postroute.report_postroute:    516 Problem(s) (IMPVFC-94): The net has dangling wire(s).
postroute.report_postroute:    516 total info(s) created.
postroute.report_postroute:End Summary
postroute.report_postroute:
postroute.report_postroute:End Time: Fri Oct 10 16:27:29 2025
postroute.report_postroute:Time Elapsed: 0:00:00.0
postroute.report_postroute:
postroute.report_postroute:******** End: VERIFY CONNECTIVITY ********
postroute.report_postroute:  Verification Complete : 516 Viols.  0 Wrngs.
postroute.report_postroute:  (CPU Time: 0:00:00.1  MEM: 0.727M)
postroute.report_postroute:
postroute.report_postroute:@flow 8: }
postroute.report_postroute:@@flow 9: set_metric -name check.drc.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
postroute.report_postroute:#@ End verbose flow_step report_route_drc
postroute.report_postroute:UM: Running route category ...
postroute.report_postroute:UM: No route DRC markers present ... skipping
postroute.report_postroute:UM: No route DRC markers present ... skipping
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           9.09             10                                      report_route_drc
postroute.report_postroute:#@ Begin verbose flow_step report_route_density
postroute.report_postroute:@@flow 2: check_metal_density -report [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.metal_density.rpt]
postroute.report_postroute:
postroute.report_postroute:******** Start: VERIFY DENSITY ********
postroute.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met1" is missing. Using default value 20.0.
postroute.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met1" is missing. Using default value 80.0.
postroute.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met1" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met1" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met1" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met1" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met2" is missing. Using default value 20.0.
postroute.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met2" is missing. Using default value 80.0.
postroute.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met2" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met2" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met2" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met2" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met3" is missing. Using default value 20.0.
postroute.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met3" is missing. Using default value 80.0.
postroute.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met3" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met3" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met3" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met3" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met4" is missing. Using default value 20.0.
postroute.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met4" is missing. Using default value 80.0.
postroute.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met4" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met4" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met4" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met4" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met5" is missing. Using default value 20.0.
postroute.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met5" is missing. Using default value 80.0.
postroute.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met5" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met5" is missing. Using default value 100.
postroute.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met5" is missing. Using default value 50.
postroute.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met5" is missing. Using default value 50.
postroute.report_postroute:Density calculation ...... Slot :   1 of   2
postroute.report_postroute:Density calculation ...... Slot :   2 of   2
postroute.report_postroute:
postroute.report_postroute:Densities of non-overlapping windows have been saved in FE DB.
postroute.report_postroute:
postroute.report_postroute:A total of 1603 density violation(s).
postroute.report_postroute:Windows < Min. Density = 1603
postroute.report_postroute:Windows > Max. Density = 0
postroute.report_postroute:Windows < Min. Union. Density = 0
postroute.report_postroute:Windows > Max. Union. Density = 0
postroute.report_postroute:
postroute.report_postroute:******** End: VERIFY DENSITY ********
postroute.report_postroute:VMD: elapsed time: 0.00
postroute.report_postroute:     (CPU Time: 0:00:00.1  MEM: 0.262M)
postroute.report_postroute:
postroute.report_postroute:@@flow 3: check_cut_density -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.cut_density.rpt]
postroute.report_postroute:
postroute.report_postroute:******** Start: VERIFY CUT DENSITY ********
postroute.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "mcon" is missing. Using default value 30.0.
postroute.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "mcon" is missing. Using default value 0.000000.
postroute.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "mcon" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "mcon" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "mcon" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "mcon" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via" is missing. Using default value 30.0.
postroute.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via" is missing. Using default value 0.045000.
postroute.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via2" is missing. Using default value 30.0.
postroute.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via2" is missing. Using default value 0.080000.
postroute.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via2" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via2" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via2" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via2" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via3" is missing. Using default value 30.0.
postroute.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via3" is missing. Using default value 0.080000.
postroute.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via3" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via3" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via3" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via3" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via4" is missing. Using default value 30.0.
postroute.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via4" is missing. Using default value 1.280000.
postroute.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via4" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via4" is missing. Using default value 10.
postroute.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via4" is missing. Using default value 5.
postroute.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via4" is missing. Using default value 5.
postroute.report_postroute:***
postroute.report_postroute:
postroute.report_postroute:A total of 164457 density violation(s).
postroute.report_postroute:Windows < Min. Density = 164457
postroute.report_postroute:Windows > Max. Density = 0
postroute.report_postroute:Windows < Min. Union. Density = 0
postroute.report_postroute:Windows > Max. Union. Density = 0
postroute.report_postroute:
postroute.report_postroute:******** End: VERIFY CUT DENSITY ********
postroute.report_postroute:VCD: elapsed time: 1.00
postroute.report_postroute:     (CPU Time: 0:00:00.8  MEM: 0.863M)
postroute.report_postroute:
postroute.report_postroute:#@ End verbose flow_step report_route_density
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           9.39              9                                      report_route_density
postroute.report_postroute:#@ Begin verbose flow_step report_finish
postroute.report_postroute:#@ End verbose flow_step report_finish
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.25              7                                      report_finish
postroute.report_postroute:
postroute.report_postroute:Program version = 25.11-s102_1
postroute.report_postroute:Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
postroute.report_postroute:Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
postroute.report_postroute:Starting time = Oct 10, 2025 16:25:28
postroute.report_postroute:Ending time = Oct 10, 2025 16:27:55
postroute.report_postroute:
postroute.report_postroute:Run Flow Summary
postroute.report_postroute:---------------------
postroute.report_postroute:
postroute.report_postroute:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_route_drc report_route_density report_finish
postroute.report_postroute:
postroute.report_postroute:Step status:
postroute.report_postroute:     report_start                           success
postroute.report_postroute:     init_innovus.init_innovus_yaml         success
postroute.report_postroute:     init_innovus.init_innovus_user         success
postroute.report_postroute:     report_check_design                    success
postroute.report_postroute:     report_area_innovus                    success
postroute.report_postroute:     report_early_summary_innovus           success
postroute.report_postroute:     report_early_paths                     success
postroute.report_postroute:     report_late_summary_innovus            success
postroute.report_postroute:     report_late_paths                      success
postroute.report_postroute:     report_clock_timing                    success
postroute.report_postroute:     report_power_innovus                   success
postroute.report_postroute:     report_route_drc                       success
postroute.report_postroute:     report_route_density                   success
postroute.report_postroute:     report_finish                          success
postroute.report_postroute:
postroute.report_postroute: ---------------------------------------------------------------------------------------------------- 
postroute.report_postroute:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postroute.report_postroute:|-------------+------------------+-------------------+-----------------------+-----------------------|
postroute.report_postroute:| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
postroute.report_postroute:| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
postroute.report_postroute:| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
postroute.report_postroute:| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
postroute.report_postroute:| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
postroute.report_postroute:| cts         | 0:04:17          | 0:05:13           |                     0 |                 0.007 |
postroute.report_postroute:| postcts     | 0:02:42          | 0:02:54           |                     0 |                 0.009 |
postroute.report_postroute:| route       | 0:03:48          | 0:03:56           |                     0 |                 0.040 |
postroute.report_postroute:| postroute   | 0:05:20          | 0:05:28           |                     0 |                 0.040 |
postroute.report_postroute: ---------------------------------------------------------------------------------------------------- 
postroute.report_postroute:*** Message Summary: 730 warning(s), 8 error(s)
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:*** Memory Usage v#1 (Current mem = 3261.645M, initial mem = 966.242M) ***
postroute.report_postroute:--- Ending "Innovus" (totcpu=0:03:09, real=0:03:17, mem=3261.6M) ---
postroute.report_postroute:
  report_postroute @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/postroute.report_postroute.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

 --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot    | WNS (ns) | TNS (ns) | FEPS | WNS(R) (ns) | TNS(R) (ns) | FEPS(R) | DRV(T) (ns) | DRV(C) (pF) | Power(L) (mW) | Density (%) | Insts | Area (um^2) | DRC | Wall (s) |
|-------------+----------+----------+------+-------------+-------------+---------+-------------+-------------+---------------+-------------+-------+-------------+-----+----------|
| syn_generic |   -0.205 |       -3 |   18 |      -0.205 |          -3 |      18 |             | ff          |          0.04 |        0.00 |   916 |      584187 |     | 0:03:10  |
| syn_map     |   -0.069 |       -0 |   14 |      -0.069 |          -0 |      14 |          -5 | ff          |          0.04 |        0.00 |   821 |      583617 |     | 0:02:02  |
| syn_opt     |    0.000 |        0 |    0 |       0.000 |           0 |       0 |             | ff          |          0.04 |        0.00 |   842 |      583640 |     | 0:01:58  |
| floorplan   |          |          |      |             |             |         |             |             |               |        2.32 |   842 |      583640 |     | 0:02:32  |
| prects      |   -0.002 |       -0 |    4 |      -0.002 |          -0 |       4 |           0 | 0           |          0.04 |        2.65 |   962 |      585702 |     | 0:04:33  |
| cts         |    0.007 |        0 |    0 |       0.007 |           0 |       0 |           4 | 0           |          0.04 |        2.81 |  1020 |      586752 |   0 | 0:05:13  |
| postcts     |    0.009 |        0 |    0 |       0.009 |           0 |       0 |           4 | 0           |          0.04 |        2.83 |  1029 |      586855 |     | 0:02:54  |
| route       |    0.040 |        0 |    0 |       0.040 |           0 |       0 |           5 | 0           |          0.04 |        2.83 |  1029 |      586855 |   0 | 0:03:56  |
| postroute   |    0.040 |        0 |    0 |       0.040 |           0 |       0 |           0 | 0           |          0.04 |        2.84 |  1035 |      586946 |   0 | 0:05:28  |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 

Error summary:
  report_floorplan @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/floorplan.report_floorplan.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
  flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects returned successfully but encountered errors
    log file:
      logs/prects.log2
    error summary:
      Severity  ID          Count  Step                                 Where             Summary
      ERROR     IMPSP-9099  2      implementation.prects.run_place_opt  .body_tcl line 3  Scan chains exist in this design but are not defined for %.2f%% flops. Placement and timing QoR can be severely impacted in this case!
  report_prects @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/prects.report_prects.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/cts.report_postcts.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/postcts.report_postcts.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.
  report_postroute @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/route.report_postroute.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10003  2      report_check_design  .body_tcl line 2  PlacementBlockage-Macro overlap between placementBlockage %s and Macro %s.
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-41    1      report_check_design  .body_tcl line 2  Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.
  report_postroute @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/postroute.report_postroute.log2
    error summary:
      Severity  ID           Count  Step                 Where             Summary
      ERROR     IMPFP-10119  2      report_check_design  .body_tcl line 2  %s has been chosen to fit to %s but it's %s NOT fit to grid.
      ERROR     CHKPLC-11    1      report_check_design  .body_tcl line 2  Macro cell <%s> should have a fully covered obstruction.
      ERROR     CHKCTS-24    1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.


Summary of flow:
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot    | WNS (ns) | TNS (ns) | FEPS | WNS(R) (ns) | TNS(R) (ns) | FEPS(R) | DRV(T) (ns) | DRV(C) (pF) | Power(L) (mW) | Density (%) | Insts | Area (um^2) | DRC | Wall (s) |
|-------------+----------+----------+------+-------------+-------------+---------+-------------+-------------+---------------+-------------+-------+-------------+-----+----------|
| syn_generic |   -0.205 |       -3 |   18 |      -0.205 |          -3 |      18 |             | ff          |          0.04 |        0.00 |   916 |      584187 |     | 0:03:10  |
| syn_map     |   -0.069 |       -0 |   14 |      -0.069 |          -0 |      14 |          -5 | ff          |          0.04 |        0.00 |   821 |      583617 |     | 0:02:02  |
| syn_opt     |    0.000 |        0 |    0 |       0.000 |           0 |       0 |             | ff          |          0.04 |        0.00 |   842 |      583640 |     | 0:01:58  |
| floorplan   |          |          |      |             |             |         |             |             |               |        2.32 |   842 |      583640 |     | 0:02:32  |
| prects      |   -0.002 |       -0 |    4 |      -0.002 |          -0 |       4 |           0 | 0           |          0.04 |        2.65 |   962 |      585702 |     | 0:04:33  |
| cts         |    0.007 |        0 |    0 |       0.007 |           0 |       0 |           4 | 0           |          0.04 |        2.81 |  1020 |      586752 |   0 | 0:05:13  |
| postcts     |    0.009 |        0 |    0 |       0.009 |           0 |       0 |           4 | 0           |          0.04 |        2.83 |  1029 |      586855 |     | 0:02:54  |
| route       |    0.040 |        0 |    0 |       0.040 |           0 |       0 |           5 | 0           |          0.04 |        2.83 |  1029 |      586855 |   0 | 0:03:56  |
| postroute   |    0.040 |        0 |    0 |       0.040 |           0 |       0 |           0 | 0           |          0.04 |        2.84 |  1035 |      586946 |   0 | 0:05:28  |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 


Flow ran to completion
