<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110')">rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.09</td>
<td class="s10 cl rt"><a href="mod2406.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2406.html#Toggle" > 37.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206605"  onclick="showContent('inst_tag_206605')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206605_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206605_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206605_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206607"  onclick="showContent('inst_tag_206607')">config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206607_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206607_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206607_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206608"  onclick="showContent('inst_tag_206608')">config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206608_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206608_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206608_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206610"  onclick="showContent('inst_tag_206610')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206610_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206610_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206610_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206614"  onclick="showContent('inst_tag_206614')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206614_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206614_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206614_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206617"  onclick="showContent('inst_tag_206617')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206617_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206617_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206617_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206619"  onclick="showContent('inst_tag_206619')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206619_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206619_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206619_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206621"  onclick="showContent('inst_tag_206621')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206621_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206621_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206621_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206623"  onclick="showContent('inst_tag_206623')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206623_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206623_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206623_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206603"  onclick="showContent('inst_tag_206603')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206603_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206603_Toggle" >  1.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206603_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206604"  onclick="showContent('inst_tag_206604')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206604_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206604_Toggle" >  1.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206604_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206609"  onclick="showContent('inst_tag_206609')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.25</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206609_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206609_Toggle" >  6.37</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206609_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206616"  onclick="showContent('inst_tag_206616')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206616_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206616_Toggle" >  6.52</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206616_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206622"  onclick="showContent('inst_tag_206622')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.40</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206622_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206622_Toggle" >  6.83</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206622_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206618"  onclick="showContent('inst_tag_206618')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.66</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206618_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206618_Toggle" >  7.61</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206618_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206611"  onclick="showContent('inst_tag_206611')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.08</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206611_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206611_Toggle" >  8.85</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206611_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206612"  onclick="showContent('inst_tag_206612')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206612_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206612_Toggle" >  9.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206612_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206620"  onclick="showContent('inst_tag_206620')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.23</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206620_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206620_Toggle" >  9.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206620_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206615"  onclick="showContent('inst_tag_206615')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206615_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206624"  onclick="showContent('inst_tag_206624')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.38</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206624_Toggle" > 14.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206606"  onclick="showContent('inst_tag_206606')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></td>
<td class="s7 cl rt"> 73.29</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206606_Toggle" > 19.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2406.html#inst_tag_206613"  onclick="showContent('inst_tag_206613')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 76.92</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2406.html#inst_tag_206613_Toggle" > 30.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_206605'>
<hr>
<a name="inst_tag_206605"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206605" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206605_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206605_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206605_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168860" >ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206607'>
<hr>
<a name="inst_tag_206607"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206607" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206607_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206607_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206607_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168861" >ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206608'>
<hr>
<a name="inst_tag_206608"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206608" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206608_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206608_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206608_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168862" >ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206610'>
<hr>
<a name="inst_tag_206610"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206610" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206610_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206610_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206610_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168864" >ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206614'>
<hr>
<a name="inst_tag_206614"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206614" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206614_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206614_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206614_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168868" >ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206617'>
<hr>
<a name="inst_tag_206617"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206617" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206617_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206617_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206617_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168871" >ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206619'>
<hr>
<a name="inst_tag_206619"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206619" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206619_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206619_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206619_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168873" >ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206621'>
<hr>
<a name="inst_tag_206621"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206621" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206621_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206621_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206621_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168875" >ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206623'>
<hr>
<a name="inst_tag_206623"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206623" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206623_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206623_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206623_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168877" >ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206603'>
<hr>
<a name="inst_tag_206603"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206603" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206603_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206603_Toggle" >  1.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206603_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1067.html#inst_tag_74583" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206604'>
<hr>
<a name="inst_tag_206604"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206604" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206604_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206604_Toggle" >  1.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206604_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1067.html#inst_tag_74584" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206609'>
<hr>
<a name="inst_tag_206609"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206609" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.25</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206609_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206609_Toggle" >  6.37</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206609_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.25</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.37</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168863" >ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206616'>
<hr>
<a name="inst_tag_206616"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206616" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206616_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206616_Toggle" >  6.52</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206616_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.52</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168870" >ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206622'>
<hr>
<a name="inst_tag_206622"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206622" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.40</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206622_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206622_Toggle" >  6.83</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206622_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.40</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.83</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168876" >ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206618'>
<hr>
<a name="inst_tag_206618"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206618" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.66</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206618_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206618_Toggle" >  7.61</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206618_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.66</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.61</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168872" >ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206611'>
<hr>
<a name="inst_tag_206611"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206611" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.08</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206611_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206611_Toggle" >  8.85</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206611_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.08</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.85</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168865" >ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206612'>
<hr>
<a name="inst_tag_206612"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206612" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206612_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206612_Toggle" >  9.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206612_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168866" >ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206620'>
<hr>
<a name="inst_tag_206620"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206620" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.23</td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206620_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2406.html#inst_tag_206620_Toggle" >  9.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2406.html#inst_tag_206620_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.23</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168874" >ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206615'>
<hr>
<a name="inst_tag_206615"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206615" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206615_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 12.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168869" >ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206624'>
<hr>
<a name="inst_tag_206624"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206624" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.38</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206624_Toggle" > 14.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.38</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.13</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168878" >ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206606'>
<hr>
<a name="inst_tag_206606"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206606" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.29</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2406.html#inst_tag_206606_Toggle" > 19.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1067.html#inst_tag_74585" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_206613'>
<hr>
<a name="inst_tag_206613"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206613" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.92</td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2406.html#inst_tag_206613_Toggle" > 30.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2406.html#inst_tag_206613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1910.html#inst_tag_168867" >ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2406.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2406.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">240</td>
<td class="rt">37.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">138</td>
<td class="rt">42.86 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">102</td>
<td class="rt">31.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">240</td>
<td class="rt">37.27 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">138</td>
<td class="rt">42.86 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">102</td>
<td class="rt">31.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2406.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206605'>
<a name="inst_tag_206605_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206605" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206605_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206605" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206605_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206605" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206607'>
<a name="inst_tag_206607_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206607" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206607_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206607" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206607_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206607" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206608'>
<a name="inst_tag_206608_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206608" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206608_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206608" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206608_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206608" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206610'>
<a name="inst_tag_206610_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206610" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206610_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206610" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206610_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206610" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206614'>
<a name="inst_tag_206614_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206614" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206614_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206614" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206614_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206614" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206617'>
<a name="inst_tag_206617_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206617" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206617_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206617" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206617_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206617" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206619'>
<a name="inst_tag_206619_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206619" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206619_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206619" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206619_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206619" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206621'>
<a name="inst_tag_206621_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206621" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206621_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206621" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206621_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206621" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206623'>
<a name="inst_tag_206623_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206623" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206623_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206623" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206623_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206623" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206603'>
<a name="inst_tag_206603_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206603" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206603_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206603" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">11</td>
<td class="rt">1.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">11</td>
<td class="rt">1.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206603_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206603" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206604'>
<a name="inst_tag_206604_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206604" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206604_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206604" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">12</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">12</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206604_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206604" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206609'>
<a name="inst_tag_206609_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206609" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206609_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206609" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">41</td>
<td class="rt">6.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">41</td>
<td class="rt">6.37  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206609_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206609" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206616'>
<a name="inst_tag_206616_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206616" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206616_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206616" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">42</td>
<td class="rt">6.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">26</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">16</td>
<td class="rt">4.97  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">42</td>
<td class="rt">6.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">26</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">16</td>
<td class="rt">4.97  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206616_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206616" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206622'>
<a name="inst_tag_206622_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206622" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206622_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206622" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">44</td>
<td class="rt">6.83  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">44</td>
<td class="rt">6.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206622_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206622" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206618'>
<a name="inst_tag_206618_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206618" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206618_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206618" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">49</td>
<td class="rt">7.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">29</td>
<td class="rt">9.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">49</td>
<td class="rt">7.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">29</td>
<td class="rt">9.01  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206618_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206618" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206611'>
<a name="inst_tag_206611_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206611" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206611_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206611" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">57</td>
<td class="rt">8.85  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">23</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">57</td>
<td class="rt">8.85  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">23</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206611_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206611" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206612'>
<a name="inst_tag_206612_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206612" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206612_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206612" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">59</td>
<td class="rt">9.16  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">59</td>
<td class="rt">9.16  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206612_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206612" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206620'>
<a name="inst_tag_206620_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206620" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206620_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206620" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">60</td>
<td class="rt">9.32  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">25</td>
<td class="rt">7.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">60</td>
<td class="rt">9.32  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">25</td>
<td class="rt">7.76  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206620_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206620" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206615'>
<a name="inst_tag_206615_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206615" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206615_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206615" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">65</td>
<td class="rt">20.19 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">65</td>
<td class="rt">20.19 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206615_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206615" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206624'>
<a name="inst_tag_206624_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206624" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206624_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206624" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">91</td>
<td class="rt">14.13 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">57</td>
<td class="rt">17.70 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">91</td>
<td class="rt">14.13 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">57</td>
<td class="rt">17.70 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206624_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206624" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206606'>
<a name="inst_tag_206606_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206606" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206606_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206606" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">128</td>
<td class="rt">19.88 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">83</td>
<td class="rt">25.78 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">45</td>
<td class="rt">13.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">128</td>
<td class="rt">19.88 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">83</td>
<td class="rt">25.78 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">45</td>
<td class="rt">13.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206606_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206606" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_206613'>
<a name="inst_tag_206613_Line"></a>
<b>Line Coverage for Instance : <a href="mod2406.html#inst_tag_206613" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_206613_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2406.html#inst_tag_206613" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">198</td>
<td class="rt">30.75 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">108</td>
<td class="rt">33.54 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">90</td>
<td class="rt">27.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">198</td>
<td class="rt">30.75 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">108</td>
<td class="rt">33.54 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">90</td>
<td class="rt">27.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_206613_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2406.html#inst_tag_206613" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_206603">
    <li>
      <a href="#inst_tag_206603_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206603_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206603_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206604">
    <li>
      <a href="#inst_tag_206604_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206604_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206604_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206605">
    <li>
      <a href="#inst_tag_206605_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206605_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206605_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206606">
    <li>
      <a href="#inst_tag_206606_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206606_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206606_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206607">
    <li>
      <a href="#inst_tag_206607_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206607_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206607_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206608">
    <li>
      <a href="#inst_tag_206608_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206608_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206608_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206609">
    <li>
      <a href="#inst_tag_206609_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206609_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206609_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206610">
    <li>
      <a href="#inst_tag_206610_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206610_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206610_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206611">
    <li>
      <a href="#inst_tag_206611_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206611_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206611_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206612">
    <li>
      <a href="#inst_tag_206612_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206612_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206612_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206613">
    <li>
      <a href="#inst_tag_206613_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206613_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206613_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206614">
    <li>
      <a href="#inst_tag_206614_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206614_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206614_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206615">
    <li>
      <a href="#inst_tag_206615_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206615_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206615_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206616">
    <li>
      <a href="#inst_tag_206616_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206616_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206616_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206617">
    <li>
      <a href="#inst_tag_206617_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206617_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206617_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206618">
    <li>
      <a href="#inst_tag_206618_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206618_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206618_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206619">
    <li>
      <a href="#inst_tag_206619_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206619_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206619_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206620">
    <li>
      <a href="#inst_tag_206620_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206620_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206620_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206621">
    <li>
      <a href="#inst_tag_206621_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206621_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206621_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206622">
    <li>
      <a href="#inst_tag_206622_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206622_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206622_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206623">
    <li>
      <a href="#inst_tag_206623_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206623_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206623_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_206624">
    <li>
      <a href="#inst_tag_206624_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_206624_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_206624_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
