<dec f='llvm/llvm/include/llvm/IR/Instructions.h' l='3442' type='Optional&lt;SmallVector&lt;uint32_t, 8&gt; &gt;'/>
<offset>64</offset>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3952' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3955' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3959' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3961' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3964' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3990' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper4initEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3995' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='3996' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4002' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4002' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4003' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4016' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4018' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4019' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4020' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4022' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4024' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4025' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4034' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper15eraseFromParentEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4035' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper15eraseFromParentEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4042' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18getSuccessorWeightEj'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4044' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18getSuccessorWeightEj'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4052' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4053' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4055' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4056' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
