

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps'
================================================================
* Date:           Tue Oct 28 17:29:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  2.900 us|  2.900 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv1_outftmaps  |      288|      288|        37|          4|          3|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 4, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 40 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_105 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_106 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_107 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_108 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_109 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_110 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_111 = alloca i32 1"   --->   Operation 47 'alloca' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_112 = alloca i32 1"   --->   Operation 48 'alloca' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_113 = alloca i32 1"   --->   Operation 49 'alloca' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_114 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_115 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_116 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_117 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_118 = alloca i32 1"   --->   Operation 54 'alloca' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_119 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_120 = alloca i32 1"   --->   Operation 56 'alloca' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_121 = alloca i32 1"   --->   Operation 57 'alloca' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_122 = alloca i32 1"   --->   Operation 58 'alloca' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_123 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_124 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_125 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_126 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_127 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_128 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_129 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_130 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_131 = alloca i32 1"   --->   Operation 67 'alloca' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_132 = alloca i32 1"   --->   Operation 68 'alloca' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_133 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_134 = alloca i32 1"   --->   Operation 70 'alloca' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_135 = alloca i32 1"   --->   Operation 71 'alloca' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%c1 = alloca i32 1"   --->   Operation 72 'alloca' 'c1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_136 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_63_s"   --->   Operation 73 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_62_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_62_s"   --->   Operation 74 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_62_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc"   --->   Operation 75 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_60_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_60_s"   --->   Operation 76 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_59_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_59_s"   --->   Operation 77 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_59_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_58_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_58_s"   --->   Operation 78 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_57_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_57_s"   --->   Operation 79 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_57_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_56_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_56_s"   --->   Operation 80 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_55_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_55_s"   --->   Operation 81 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_54_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_54_s"   --->   Operation 82 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_137 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_53_s"   --->   Operation 83 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_52_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_52_s"   --->   Operation 84 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_75"   --->   Operation 85 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_50_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_50_s"   --->   Operation 86 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_49_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_49_s"   --->   Operation 87 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_48_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_48_s"   --->   Operation 88 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_48_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_47_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_47_s"   --->   Operation 89 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_47_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_46_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_46_s"   --->   Operation 90 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_45_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_45_s"   --->   Operation 91 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_44_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_44_s"   --->   Operation 92 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_43_s"   --->   Operation 93 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_42_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_42_s"   --->   Operation 94 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_140 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_74"   --->   Operation 95 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_40_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_40_s"   --->   Operation 96 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_39_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_39_s"   --->   Operation 97 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_38_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_38_s"   --->   Operation 98 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_37_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_37_s"   --->   Operation 99 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_37_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_36_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_36_s"   --->   Operation 100 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_35_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_35_s"   --->   Operation 101 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_34_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_34_s"   --->   Operation 102 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_141 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_33_s"   --->   Operation 103 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_32_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_32_s"   --->   Operation 104 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_142 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_73"   --->   Operation 105 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_30_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_30_s"   --->   Operation 106 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_29_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_29_s"   --->   Operation 107 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_28_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_28_s"   --->   Operation 108 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_27_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_27_s"   --->   Operation 109 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_26_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_26_s"   --->   Operation 110 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_25_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_25_s"   --->   Operation 111 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_24_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_24_s"   --->   Operation 112 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_23_s"   --->   Operation 113 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_22_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_22_s"   --->   Operation 114 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_144 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_72"   --->   Operation 115 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_20_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_20_s"   --->   Operation 116 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_19_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_19_s"   --->   Operation 117 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_18_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_18_s"   --->   Operation 118 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_17_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_17_s"   --->   Operation 119 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_16_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_16_s"   --->   Operation 120 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_15_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_15_s"   --->   Operation 121 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_14_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_14_s"   --->   Operation 122 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_13_s"   --->   Operation 123 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_12_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_12_s"   --->   Operation 124 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_71"   --->   Operation 125 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_10_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_10_s"   --->   Operation 126 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"   --->   Operation 127 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55"   --->   Operation 128 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54"   --->   Operation 129 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53"   --->   Operation 130 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52"   --->   Operation 131 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51"   --->   Operation 132 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50"   --->   Operation 133 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49"   --->   Operation 134 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48"   --->   Operation 135 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47"   --->   Operation 136 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv7_i535_8_8_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_8_i_cast"   --->   Operation 137 'read' 'conv7_i535_8_8_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv7_i535_8_7_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_7_i_cast"   --->   Operation 138 'read' 'conv7_i535_8_7_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv7_i535_8_6_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_6_i_cast"   --->   Operation 139 'read' 'conv7_i535_8_6_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv7_i535_8_5_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_5_i_cast"   --->   Operation 140 'read' 'conv7_i535_8_5_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv7_i535_8_4_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_4_i_cast"   --->   Operation 141 'read' 'conv7_i535_8_4_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv7_i535_8_3_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_3_i_cast"   --->   Operation 142 'read' 'conv7_i535_8_3_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv7_i535_8_2_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_2_i_cast"   --->   Operation 143 'read' 'conv7_i535_8_2_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv7_i535_8_1_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_1_i_cast"   --->   Operation 144 'read' 'conv7_i535_8_1_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv7_i535_8_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8_i_cast"   --->   Operation 145 'read' 'conv7_i535_8_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv7_i535_7_8_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_8_i_cast"   --->   Operation 146 'read' 'conv7_i535_7_8_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv7_i535_7_7_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_7_i_cast"   --->   Operation 147 'read' 'conv7_i535_7_7_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv7_i535_7_6_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_6_i_cast"   --->   Operation 148 'read' 'conv7_i535_7_6_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv7_i535_7_5_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_5_i_cast"   --->   Operation 149 'read' 'conv7_i535_7_5_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv7_i535_7_4_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_4_i_cast"   --->   Operation 150 'read' 'conv7_i535_7_4_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv7_i535_7_3_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_3_i_cast"   --->   Operation 151 'read' 'conv7_i535_7_3_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv7_i535_7_2_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_2_i_cast"   --->   Operation 152 'read' 'conv7_i535_7_2_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv7_i535_7_1_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_1_i_cast"   --->   Operation 153 'read' 'conv7_i535_7_1_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv7_i535_7_i_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7_i_cast"   --->   Operation 154 'read' 'conv7_i535_7_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv7_i535_6_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_8_i"   --->   Operation 155 'read' 'conv7_i535_6_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv7_i535_6_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_7_i"   --->   Operation 156 'read' 'conv7_i535_6_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv7_i535_6_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_6_i"   --->   Operation 157 'read' 'conv7_i535_6_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv7_i535_6_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_5_i"   --->   Operation 158 'read' 'conv7_i535_6_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv7_i535_6_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_4_i"   --->   Operation 159 'read' 'conv7_i535_6_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv7_i535_6_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_3_i"   --->   Operation 160 'read' 'conv7_i535_6_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv7_i535_6_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_2_i"   --->   Operation 161 'read' 'conv7_i535_6_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv7_i535_6_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_1_i"   --->   Operation 162 'read' 'conv7_i535_6_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv7_i535_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6_i"   --->   Operation 163 'read' 'conv7_i535_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv7_i535_5_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_8_i"   --->   Operation 164 'read' 'conv7_i535_5_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv7_i535_5_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_7_i"   --->   Operation 165 'read' 'conv7_i535_5_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv7_i535_5_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_6_i"   --->   Operation 166 'read' 'conv7_i535_5_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv7_i535_5_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_5_i"   --->   Operation 167 'read' 'conv7_i535_5_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv7_i535_5_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_4_i"   --->   Operation 168 'read' 'conv7_i535_5_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv7_i535_5_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_3_i"   --->   Operation 169 'read' 'conv7_i535_5_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv7_i535_5_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_2_i"   --->   Operation 170 'read' 'conv7_i535_5_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv7_i535_5_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_1_i"   --->   Operation 171 'read' 'conv7_i535_5_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv7_i535_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5_i"   --->   Operation 172 'read' 'conv7_i535_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv7_i535_4_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_8_i"   --->   Operation 173 'read' 'conv7_i535_4_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv7_i535_4_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_7_i"   --->   Operation 174 'read' 'conv7_i535_4_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv7_i535_4_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_6_i"   --->   Operation 175 'read' 'conv7_i535_4_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv7_i535_4_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_5_i"   --->   Operation 176 'read' 'conv7_i535_4_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv7_i535_4_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_4_i"   --->   Operation 177 'read' 'conv7_i535_4_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv7_i535_4_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_3_i"   --->   Operation 178 'read' 'conv7_i535_4_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv7_i535_4_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_2_i"   --->   Operation 179 'read' 'conv7_i535_4_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv7_i535_4_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_1_i"   --->   Operation 180 'read' 'conv7_i535_4_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv7_i535_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4_i"   --->   Operation 181 'read' 'conv7_i535_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv7_i535_3_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_8_i"   --->   Operation 182 'read' 'conv7_i535_3_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv7_i535_3_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_7_i"   --->   Operation 183 'read' 'conv7_i535_3_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv7_i535_3_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_6_i"   --->   Operation 184 'read' 'conv7_i535_3_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv7_i535_3_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_5_i"   --->   Operation 185 'read' 'conv7_i535_3_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv7_i535_3_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_4_i"   --->   Operation 186 'read' 'conv7_i535_3_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv7_i535_3_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_3_i"   --->   Operation 187 'read' 'conv7_i535_3_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%conv7_i535_3_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_2_i"   --->   Operation 188 'read' 'conv7_i535_3_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%conv7_i535_3_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_1_i"   --->   Operation 189 'read' 'conv7_i535_3_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv7_i535_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3_i"   --->   Operation 190 'read' 'conv7_i535_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%conv7_i535_2_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_8_i"   --->   Operation 191 'read' 'conv7_i535_2_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%conv7_i535_2_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_7_i"   --->   Operation 192 'read' 'conv7_i535_2_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv7_i535_2_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_6_i"   --->   Operation 193 'read' 'conv7_i535_2_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%conv7_i535_2_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_5_i"   --->   Operation 194 'read' 'conv7_i535_2_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%conv7_i535_2_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_4_i"   --->   Operation 195 'read' 'conv7_i535_2_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv7_i535_2_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_3_i"   --->   Operation 196 'read' 'conv7_i535_2_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%conv7_i535_2_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_2_i"   --->   Operation 197 'read' 'conv7_i535_2_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv7_i535_2_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_1_i"   --->   Operation 198 'read' 'conv7_i535_2_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv7_i535_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2_i"   --->   Operation 199 'read' 'conv7_i535_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%conv7_i535_1_8_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_8_i"   --->   Operation 200 'read' 'conv7_i535_1_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%conv7_i535_1_7_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_7_i"   --->   Operation 201 'read' 'conv7_i535_1_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%conv7_i535_1_6_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_6_i"   --->   Operation 202 'read' 'conv7_i535_1_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%conv7_i535_1_5_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_5_i"   --->   Operation 203 'read' 'conv7_i535_1_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%conv7_i535_1_4_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_4_i"   --->   Operation 204 'read' 'conv7_i535_1_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%conv7_i535_1_3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_3_i"   --->   Operation 205 'read' 'conv7_i535_1_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%conv7_i535_1_2_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_2_i"   --->   Operation 206 'read' 'conv7_i535_1_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%conv7_i535_1_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_1_i"   --->   Operation 207 'read' 'conv7_i535_1_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv7_i535_1_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_1_i"   --->   Operation 208 'read' 'conv7_i535_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%conv7_i535_8615_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_8615_i"   --->   Operation 209 'read' 'conv7_i535_8615_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%conv7_i535_7530_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_7530_i"   --->   Operation 210 'read' 'conv7_i535_7530_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%conv7_i535_6445_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_6445_i"   --->   Operation 211 'read' 'conv7_i535_6445_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%conv7_i535_5360_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_5360_i"   --->   Operation 212 'read' 'conv7_i535_5360_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%conv7_i535_4275_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_4275_i"   --->   Operation 213 'read' 'conv7_i535_4275_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%conv7_i535_3190_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_3190_i"   --->   Operation 214 'read' 'conv7_i535_3190_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv7_i535_2105_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_2105_i"   --->   Operation 215 'read' 'conv7_i535_2105_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%conv7_i535_120_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_120_i"   --->   Operation 216 'read' 'conv7_i535_120_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%conv7_i535_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i535_i"   --->   Operation 217 'read' 'conv7_i535_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%acc2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_load"   --->   Operation 218 'read' 'acc2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%acc2_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_1_load"   --->   Operation 219 'read' 'acc2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%acc2_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_2_load"   --->   Operation 220 'read' 'acc2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%acc2_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_3_load"   --->   Operation 221 'read' 'acc2_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%acc2_4_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_4_load"   --->   Operation 222 'read' 'acc2_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%acc2_5_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_5_load"   --->   Operation 223 'read' 'acc2_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%acc2_6_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_6_load"   --->   Operation 224 'read' 'acc2_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%acc2_7_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_7_load"   --->   Operation 225 'read' 'acc2_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%acc2_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_load_1"   --->   Operation 226 'read' 'acc2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%acc2_1_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_1_load_1"   --->   Operation 227 'read' 'acc2_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%acc2_2_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_2_load_1"   --->   Operation 228 'read' 'acc2_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%acc2_3_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_3_load_1"   --->   Operation 229 'read' 'acc2_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%acc2_4_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_4_load_1"   --->   Operation 230 'read' 'acc2_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%acc2_5_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_5_load_1"   --->   Operation 231 'read' 'acc2_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%acc2_6_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_6_load_1"   --->   Operation 232 'read' 'acc2_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%acc2_7_load_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_7_load_1"   --->   Operation 233 'read' 'acc2_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%acc2_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_load_2"   --->   Operation 234 'read' 'acc2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%acc2_1_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_1_load_2"   --->   Operation 235 'read' 'acc2_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%acc2_2_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_2_load_2"   --->   Operation 236 'read' 'acc2_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%acc2_3_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_3_load_2"   --->   Operation 237 'read' 'acc2_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%acc2_4_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_4_load_2"   --->   Operation 238 'read' 'acc2_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%acc2_5_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_5_load_2"   --->   Operation 239 'read' 'acc2_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%acc2_6_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_6_load_2"   --->   Operation 240 'read' 'acc2_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%acc2_7_load_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_7_load_2"   --->   Operation 241 'read' 'acc2_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%acc2_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_load_3"   --->   Operation 242 'read' 'acc2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%acc2_1_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_1_load_3"   --->   Operation 243 'read' 'acc2_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%acc2_2_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_2_load_3"   --->   Operation 244 'read' 'acc2_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%acc2_3_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_3_load_3"   --->   Operation 245 'read' 'acc2_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%acc2_4_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_4_load_3"   --->   Operation 246 'read' 'acc2_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%acc2_5_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_5_load_3"   --->   Operation 247 'read' 'acc2_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%acc2_6_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_6_load_3"   --->   Operation 248 'read' 'acc2_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%acc2_7_load_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %acc2_7_load_3"   --->   Operation 249 'read' 'acc2_7_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%conv7_i535_8_8_i_cast_cast = zext i16 %conv7_i535_8_8_i_cast_read"   --->   Operation 250 'zext' 'conv7_i535_8_8_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%conv7_i535_8_7_i_cast_cast = zext i16 %conv7_i535_8_7_i_cast_read"   --->   Operation 251 'zext' 'conv7_i535_8_7_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%conv7_i535_8_6_i_cast_cast = zext i16 %conv7_i535_8_6_i_cast_read"   --->   Operation 252 'zext' 'conv7_i535_8_6_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%conv7_i535_8_5_i_cast_cast = zext i16 %conv7_i535_8_5_i_cast_read"   --->   Operation 253 'zext' 'conv7_i535_8_5_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%conv7_i535_8_4_i_cast_cast = zext i16 %conv7_i535_8_4_i_cast_read"   --->   Operation 254 'zext' 'conv7_i535_8_4_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%conv7_i535_8_3_i_cast_cast = zext i16 %conv7_i535_8_3_i_cast_read"   --->   Operation 255 'zext' 'conv7_i535_8_3_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%conv7_i535_8_2_i_cast_cast = zext i16 %conv7_i535_8_2_i_cast_read"   --->   Operation 256 'zext' 'conv7_i535_8_2_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%conv7_i535_8_1_i_cast_cast = zext i16 %conv7_i535_8_1_i_cast_read"   --->   Operation 257 'zext' 'conv7_i535_8_1_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%conv7_i535_8_i_cast_cast = zext i16 %conv7_i535_8_i_cast_read"   --->   Operation 258 'zext' 'conv7_i535_8_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%conv7_i535_7_8_i_cast_cast = zext i16 %conv7_i535_7_8_i_cast_read"   --->   Operation 259 'zext' 'conv7_i535_7_8_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%conv7_i535_7_7_i_cast_cast = zext i16 %conv7_i535_7_7_i_cast_read"   --->   Operation 260 'zext' 'conv7_i535_7_7_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%conv7_i535_7_6_i_cast_cast = zext i16 %conv7_i535_7_6_i_cast_read"   --->   Operation 261 'zext' 'conv7_i535_7_6_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%conv7_i535_7_5_i_cast_cast = zext i16 %conv7_i535_7_5_i_cast_read"   --->   Operation 262 'zext' 'conv7_i535_7_5_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%conv7_i535_7_4_i_cast_cast = zext i16 %conv7_i535_7_4_i_cast_read"   --->   Operation 263 'zext' 'conv7_i535_7_4_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%conv7_i535_7_3_i_cast_cast = zext i16 %conv7_i535_7_3_i_cast_read"   --->   Operation 264 'zext' 'conv7_i535_7_3_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%conv7_i535_7_2_i_cast_cast = zext i16 %conv7_i535_7_2_i_cast_read"   --->   Operation 265 'zext' 'conv7_i535_7_2_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%conv7_i535_7_1_i_cast_cast = zext i16 %conv7_i535_7_1_i_cast_read"   --->   Operation 266 'zext' 'conv7_i535_7_1_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%conv7_i535_7_i_cast_cast = zext i16 %conv7_i535_7_i_cast_read"   --->   Operation 267 'zext' 'conv7_i535_7_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%conv7_i535_6_8_i_cast = zext i16 %conv7_i535_6_8_i_read"   --->   Operation 268 'zext' 'conv7_i535_6_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%conv7_i535_6_7_i_cast = zext i16 %conv7_i535_6_7_i_read"   --->   Operation 269 'zext' 'conv7_i535_6_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%conv7_i535_6_6_i_cast = zext i16 %conv7_i535_6_6_i_read"   --->   Operation 270 'zext' 'conv7_i535_6_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%conv7_i535_6_5_i_cast = zext i16 %conv7_i535_6_5_i_read"   --->   Operation 271 'zext' 'conv7_i535_6_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%conv7_i535_6_4_i_cast = zext i16 %conv7_i535_6_4_i_read"   --->   Operation 272 'zext' 'conv7_i535_6_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%conv7_i535_6_3_i_cast = zext i16 %conv7_i535_6_3_i_read"   --->   Operation 273 'zext' 'conv7_i535_6_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%conv7_i535_6_2_i_cast = zext i16 %conv7_i535_6_2_i_read"   --->   Operation 274 'zext' 'conv7_i535_6_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%conv7_i535_6_1_i_cast = zext i16 %conv7_i535_6_1_i_read"   --->   Operation 275 'zext' 'conv7_i535_6_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%conv7_i535_6_i_cast = zext i16 %conv7_i535_6_i_read"   --->   Operation 276 'zext' 'conv7_i535_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%conv7_i535_5_8_i_cast = zext i16 %conv7_i535_5_8_i_read"   --->   Operation 277 'zext' 'conv7_i535_5_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%conv7_i535_5_7_i_cast = zext i16 %conv7_i535_5_7_i_read"   --->   Operation 278 'zext' 'conv7_i535_5_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%conv7_i535_5_6_i_cast = zext i16 %conv7_i535_5_6_i_read"   --->   Operation 279 'zext' 'conv7_i535_5_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%conv7_i535_5_5_i_cast = zext i16 %conv7_i535_5_5_i_read"   --->   Operation 280 'zext' 'conv7_i535_5_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%conv7_i535_5_4_i_cast = zext i16 %conv7_i535_5_4_i_read"   --->   Operation 281 'zext' 'conv7_i535_5_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%conv7_i535_5_3_i_cast = zext i16 %conv7_i535_5_3_i_read"   --->   Operation 282 'zext' 'conv7_i535_5_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%conv7_i535_5_2_i_cast = zext i16 %conv7_i535_5_2_i_read"   --->   Operation 283 'zext' 'conv7_i535_5_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%conv7_i535_5_1_i_cast = zext i16 %conv7_i535_5_1_i_read"   --->   Operation 284 'zext' 'conv7_i535_5_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%conv7_i535_5_i_cast = zext i16 %conv7_i535_5_i_read"   --->   Operation 285 'zext' 'conv7_i535_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%conv7_i535_4_8_i_cast = zext i16 %conv7_i535_4_8_i_read"   --->   Operation 286 'zext' 'conv7_i535_4_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%conv7_i535_4_7_i_cast = zext i16 %conv7_i535_4_7_i_read"   --->   Operation 287 'zext' 'conv7_i535_4_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv7_i535_4_6_i_cast = zext i16 %conv7_i535_4_6_i_read"   --->   Operation 288 'zext' 'conv7_i535_4_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%conv7_i535_4_5_i_cast = zext i16 %conv7_i535_4_5_i_read"   --->   Operation 289 'zext' 'conv7_i535_4_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%conv7_i535_4_4_i_cast = zext i16 %conv7_i535_4_4_i_read"   --->   Operation 290 'zext' 'conv7_i535_4_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%conv7_i535_4_3_i_cast = zext i16 %conv7_i535_4_3_i_read"   --->   Operation 291 'zext' 'conv7_i535_4_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%conv7_i535_4_2_i_cast = zext i16 %conv7_i535_4_2_i_read"   --->   Operation 292 'zext' 'conv7_i535_4_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%conv7_i535_4_1_i_cast = zext i16 %conv7_i535_4_1_i_read"   --->   Operation 293 'zext' 'conv7_i535_4_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%conv7_i535_4_i_cast = zext i16 %conv7_i535_4_i_read"   --->   Operation 294 'zext' 'conv7_i535_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%conv7_i535_3_8_i_cast = zext i16 %conv7_i535_3_8_i_read"   --->   Operation 295 'zext' 'conv7_i535_3_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%conv7_i535_3_7_i_cast = zext i16 %conv7_i535_3_7_i_read"   --->   Operation 296 'zext' 'conv7_i535_3_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%conv7_i535_3_6_i_cast = zext i16 %conv7_i535_3_6_i_read"   --->   Operation 297 'zext' 'conv7_i535_3_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%conv7_i535_3_5_i_cast = zext i16 %conv7_i535_3_5_i_read"   --->   Operation 298 'zext' 'conv7_i535_3_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%conv7_i535_3_4_i_cast = zext i16 %conv7_i535_3_4_i_read"   --->   Operation 299 'zext' 'conv7_i535_3_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%conv7_i535_3_3_i_cast = zext i16 %conv7_i535_3_3_i_read"   --->   Operation 300 'zext' 'conv7_i535_3_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%conv7_i535_3_2_i_cast = zext i16 %conv7_i535_3_2_i_read"   --->   Operation 301 'zext' 'conv7_i535_3_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%conv7_i535_3_1_i_cast = zext i16 %conv7_i535_3_1_i_read"   --->   Operation 302 'zext' 'conv7_i535_3_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%conv7_i535_3_i_cast = zext i16 %conv7_i535_3_i_read"   --->   Operation 303 'zext' 'conv7_i535_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%conv7_i535_2_8_i_cast = zext i16 %conv7_i535_2_8_i_read"   --->   Operation 304 'zext' 'conv7_i535_2_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%conv7_i535_2_7_i_cast = zext i16 %conv7_i535_2_7_i_read"   --->   Operation 305 'zext' 'conv7_i535_2_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%conv7_i535_2_6_i_cast = zext i16 %conv7_i535_2_6_i_read"   --->   Operation 306 'zext' 'conv7_i535_2_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%conv7_i535_2_5_i_cast = zext i16 %conv7_i535_2_5_i_read"   --->   Operation 307 'zext' 'conv7_i535_2_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%conv7_i535_2_4_i_cast = zext i16 %conv7_i535_2_4_i_read"   --->   Operation 308 'zext' 'conv7_i535_2_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%conv7_i535_2_3_i_cast = zext i16 %conv7_i535_2_3_i_read"   --->   Operation 309 'zext' 'conv7_i535_2_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%conv7_i535_2_2_i_cast = zext i16 %conv7_i535_2_2_i_read"   --->   Operation 310 'zext' 'conv7_i535_2_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%conv7_i535_2_1_i_cast = zext i16 %conv7_i535_2_1_i_read"   --->   Operation 311 'zext' 'conv7_i535_2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%conv7_i535_2_i_cast = zext i16 %conv7_i535_2_i_read"   --->   Operation 312 'zext' 'conv7_i535_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%conv7_i535_1_8_i_cast = zext i16 %conv7_i535_1_8_i_read"   --->   Operation 313 'zext' 'conv7_i535_1_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%conv7_i535_1_7_i_cast = zext i16 %conv7_i535_1_7_i_read"   --->   Operation 314 'zext' 'conv7_i535_1_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%conv7_i535_1_6_i_cast = zext i16 %conv7_i535_1_6_i_read"   --->   Operation 315 'zext' 'conv7_i535_1_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%conv7_i535_1_5_i_cast = zext i16 %conv7_i535_1_5_i_read"   --->   Operation 316 'zext' 'conv7_i535_1_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%conv7_i535_1_4_i_cast = zext i16 %conv7_i535_1_4_i_read"   --->   Operation 317 'zext' 'conv7_i535_1_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%conv7_i535_1_3_i_cast = zext i16 %conv7_i535_1_3_i_read"   --->   Operation 318 'zext' 'conv7_i535_1_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%conv7_i535_1_2_i_cast = zext i16 %conv7_i535_1_2_i_read"   --->   Operation 319 'zext' 'conv7_i535_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%conv7_i535_1_1_i_cast = zext i16 %conv7_i535_1_1_i_read"   --->   Operation 320 'zext' 'conv7_i535_1_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%conv7_i535_1_i_cast = zext i16 %conv7_i535_1_i_read"   --->   Operation 321 'zext' 'conv7_i535_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%conv7_i535_8615_i_cast = zext i16 %conv7_i535_8615_i_read"   --->   Operation 322 'zext' 'conv7_i535_8615_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%conv7_i535_7530_i_cast = zext i16 %conv7_i535_7530_i_read"   --->   Operation 323 'zext' 'conv7_i535_7530_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%conv7_i535_6445_i_cast = zext i16 %conv7_i535_6445_i_read"   --->   Operation 324 'zext' 'conv7_i535_6445_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%conv7_i535_5360_i_cast = zext i16 %conv7_i535_5360_i_read"   --->   Operation 325 'zext' 'conv7_i535_5360_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%conv7_i535_4275_i_cast = zext i16 %conv7_i535_4275_i_read"   --->   Operation 326 'zext' 'conv7_i535_4275_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%conv7_i535_3190_i_cast = zext i16 %conv7_i535_3190_i_read"   --->   Operation 327 'zext' 'conv7_i535_3190_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%conv7_i535_2105_i_cast = zext i16 %conv7_i535_2105_i_read"   --->   Operation 328 'zext' 'conv7_i535_2105_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%conv7_i535_120_i_cast = zext i16 %conv7_i535_120_i_read"   --->   Operation 329 'zext' 'conv7_i535_120_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%conv7_i535_i_cast = zext i16 %conv7_i535_i_read"   --->   Operation 330 'zext' 'conv7_i535_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 331 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 332 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 333 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 334 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 335 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 336 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 337 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 338 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 339 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 340 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 341 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 342 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 343 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 344 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 345 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 346 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 347 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 348 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 349 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 350 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 351 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 352 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 353 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 354 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 355 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 356 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 357 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 358 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 359 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 360 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 361 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 362 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 363 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 364 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 365 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 366 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 367 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 368 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 369 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 370 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 371 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 372 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 373 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 374 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 375 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 376 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 377 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 378 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 379 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 380 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 381 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 382 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 383 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 384 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 385 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 386 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 387 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 388 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 389 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 390 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 391 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 392 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 393 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 394 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 395 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 396 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 397 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 398 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 399 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 400 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 401 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 402 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 403 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 404 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 405 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 406 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 407 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 408 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 409 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 410 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 411 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 412 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 413 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 414 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 415 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 416 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 417 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 418 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 419 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %c1"   --->   Operation 420 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 421 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_7_load_3_read, i24 %empty_135"   --->   Operation 421 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 422 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_6_load_3_read, i24 %empty_134"   --->   Operation 422 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 423 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_5_load_3_read, i24 %empty_133"   --->   Operation 423 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 424 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_4_load_3_read, i24 %empty_132"   --->   Operation 424 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 425 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_3_load_3_read, i24 %empty_131"   --->   Operation 425 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 426 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_2_load_3_read, i24 %empty_130"   --->   Operation 426 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 427 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_1_load_3_read, i24 %empty_129"   --->   Operation 427 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 428 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_load_3_read, i24 %empty_128"   --->   Operation 428 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 429 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_7_load_2_read, i24 %empty_127"   --->   Operation 429 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 430 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_6_load_2_read, i24 %empty_126"   --->   Operation 430 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 431 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_5_load_2_read, i24 %empty_125"   --->   Operation 431 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 432 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_4_load_2_read, i24 %empty_124"   --->   Operation 432 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 433 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_3_load_2_read, i24 %empty_123"   --->   Operation 433 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 434 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_2_load_2_read, i24 %empty_122"   --->   Operation 434 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 435 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_1_load_2_read, i24 %empty_121"   --->   Operation 435 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 436 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_load_2_read, i24 %empty_120"   --->   Operation 436 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 437 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_7_load_1_read, i24 %empty_119"   --->   Operation 437 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 438 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_6_load_1_read, i24 %empty_118"   --->   Operation 438 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 439 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_5_load_1_read, i24 %empty_117"   --->   Operation 439 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 440 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_4_load_1_read, i24 %empty_116"   --->   Operation 440 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 441 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_3_load_1_read, i24 %empty_115"   --->   Operation 441 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 442 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_2_load_1_read, i24 %empty_114"   --->   Operation 442 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 443 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_1_load_1_read, i24 %empty_113"   --->   Operation 443 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 444 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_load_1_read, i24 %empty_112"   --->   Operation 444 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 445 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_7_load_read, i24 %empty_111"   --->   Operation 445 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 446 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_6_load_read, i24 %empty_110"   --->   Operation 446 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 447 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_5_load_read, i24 %empty_109"   --->   Operation 447 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 448 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_4_load_read, i24 %empty_108"   --->   Operation 448 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 449 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_3_load_read, i24 %empty_107"   --->   Operation 449 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 450 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_2_load_read, i24 %empty_106"   --->   Operation 450 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 451 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_1_load_read, i24 %empty_105"   --->   Operation 451 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 452 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %acc2_load_read, i24 %empty"   --->   Operation 452 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17.i"   --->   Operation 453 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%c1_2 = load i7 %c1" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 454 'load' 'c1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.77ns)   --->   "%icmp_ln219 = icmp_eq  i7 %c1_2, i7 64" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 455 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.77ns)   --->   "%add_ln219 = add i7 %c1_2, i7 1" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 456 'add' 'add_ln219' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %for.body17.split.i_ifconv, void %Push_conv2pix_out.i.exitStub" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 457 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i7 %c1_2" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 458 'zext' 'zext_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 459 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 460 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 461 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 462 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 463 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 464 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 465 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 466 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 467 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 468 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 469 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 470 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 471 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 472 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 473 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 474 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 475 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 476 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 477 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 478 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 479 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 480 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 481 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 482 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 483 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 484 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 485 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 486 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 487 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 488 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 489 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 490 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 491 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 492 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 493 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 494 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 495 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 496 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 497 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 498 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 499 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 500 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 501 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 502 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 503 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 504 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 505 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 506 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 507 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 508 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 509 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 510 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 511 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 512 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 513 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 514 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 515 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 516 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 517 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 518 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 519 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 520 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 521 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 522 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 523 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 524 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 525 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 526 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 527 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 528 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 529 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 530 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 531 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 532 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 533 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 534 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 535 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 536 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 537 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 538 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8, i64 0, i64 %zext_ln219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 539 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 540 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 541 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 542 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 543 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 544 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 545 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 546 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln219" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 547 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i7 %c1_2" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 548 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 549 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 549 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 550 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 550 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 551 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 551 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 552 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 552 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 553 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 553 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 554 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 554 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 555 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 555 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 556 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 556 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 557 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 557 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 558 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 558 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 559 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 559 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 560 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 560 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 561 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 561 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 562 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 562 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 563 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 563 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 564 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 564 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 565 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 565 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 566 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 566 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 567 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 567 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 568 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 568 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 569 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 569 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 570 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 570 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 571 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 571 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 572 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 572 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 573 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 573 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 574 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 574 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 575 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 575 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 576 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 576 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 577 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 577 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 578 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 578 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 579 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 579 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 580 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 580 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 581 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 581 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 582 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 582 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 583 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 583 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 584 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 584 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 585 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 585 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 586 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 586 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 587 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 587 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 588 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 588 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 589 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 589 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 590 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 590 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 591 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 591 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 592 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 592 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 593 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 593 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 594 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 594 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 595 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 595 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 596 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 596 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 597 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 597 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 598 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 598 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 599 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 599 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 600 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 600 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 601 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 601 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 602 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 602 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 603 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 603 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 604 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 604 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 605 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 605 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 606 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 606 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 607 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 607 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 608 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 608 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 609 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 609 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 610 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 610 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 611 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 611 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 612 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 612 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 613 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 613 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 614 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 614 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 615 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 615 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 616 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 616 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 617 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 617 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 618 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 618 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 619 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 619 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 620 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 620 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 621 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 621 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 622 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 622 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 623 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 623 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 624 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 624 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 625 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 625 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 626 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 626 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 627 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 627 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 628 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 628 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 629 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 629 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 630 [1/1] (0.85ns)   --->   "%tmp_432_i = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i6, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_10_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_146, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_12_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_145, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_14_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_15_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_16_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_17_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_18_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_19_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_20_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_144, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_22_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_143, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_24_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_25_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_26_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_27_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_28_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_29_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_30_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_142, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_32_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_141, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_34_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_35_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_36_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_37_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_38_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_39_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_40_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_140, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_42_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_139, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_44_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_45_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_46_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_47_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_48_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_49_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_50_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1_138, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_52_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_137, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_54_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_55_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_56_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_57_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_58_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_59_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_60_1, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_1, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_62_1, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b1_loc_136, i6 %trunc_ln219" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 630 'mux' 'tmp_432_i' <Predicate = (!icmp_ln219)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 631 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 632 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 632 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 633 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 633 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 634 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 634 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 635 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 635 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 636 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 636 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 637 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 637 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 638 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 638 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 639 [1/1] (0.42ns)   --->   "%store_ln219 = store i7 %add_ln219, i7 %c1" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 639 'store' 'store_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.64>
ST_2 : Operation 640 [1/1] (0.35ns)   --->   "%xor_ln242_160 = xor i7 %c1_2, i7 64" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 640 'xor' 'xor_ln242_160' <Predicate = (!icmp_ln219)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln242_33 = zext i7 %xor_ln242_160" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 641 'zext' 'zext_ln242_33' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 642 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 643 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 644 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 645 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 646 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 647 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 648 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 649 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 650 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 650 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 651 'sext' 'sext_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (2.38ns)   --->   "%mul_ln231 = mul i32 %sext_ln231, i32 %conv7_i535_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 652 'mul' 'mul_ln231' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231, i32 31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 653 'bitselect' 'tmp' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%sum1 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %mul_ln231, i32 10, i32 31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 654 'partselect' 'sum1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%sext_ln224 = sext i22 %sum1" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 655 'sext' 'sext_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 656 'bitselect' 'tmp_962' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 657 'bitselect' 'tmp_963' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i32 %mul_ln231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 658 'trunc' 'trunc_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.77ns)   --->   "%icmp_ln231 = icmp_ne  i9 %trunc_ln231, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 659 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231, i32 31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 660 'bitselect' 'tmp_964' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%or_ln231 = or i1 %tmp_962, i1 %icmp_ln231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 661 'or' 'or_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%and_ln231 = and i1 %or_ln231, i1 %tmp_963" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 662 'and' 'and_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sum1_1)   --->   "%zext_ln231 = zext i1 %and_ln231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 663 'zext' 'zext_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.91ns) (out node of the LUT)   --->   "%sum1_1 = add i23 %sext_ln224, i23 %zext_ln231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 664 'add' 'sum1_1' <Predicate = (!icmp_ln219)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_3)   --->   "%sext_ln224_1 = sext i23 %sum1_1" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 665 'sext' 'sext_ln224_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sum1_1, i32 22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 666 'bitselect' 'tmp_965' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_1)   --->   "%xor_ln231 = xor i1 %tmp_965, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 667 'xor' 'xor_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_1 = and i1 %tmp_964, i1 %xor_ln231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 668 'and' 'and_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.28ns)   --->   "%xor_ln231_1 = xor i1 %tmp, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 669 'xor' 'xor_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%select_ln231 = select i1 %and_ln231_1, i1 %tmp, i1 %xor_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 670 'select' 'select_ln231' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_4)   --->   "%select_ln231_1 = select i1 %and_ln231_1, i1 %xor_ln231_1, i1 %tmp" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 671 'select' 'select_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_4)   --->   "%xor_ln231_2 = xor i1 %tmp_964, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 672 'xor' 'xor_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_4)   --->   "%or_ln231_1 = or i1 %tmp_965, i1 %xor_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 673 'or' 'or_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%xor_ln231_3 = xor i1 %select_ln231, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 674 'xor' 'xor_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%or_ln231_2 = or i1 %tmp_965, i1 %xor_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 675 'or' 'or_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_2 = and i1 %or_ln231_2, i1 %xor_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 676 'and' 'and_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_4)   --->   "%and_ln231_3 = and i1 %tmp_965, i1 %select_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 677 'and' 'and_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_4 = xor i1 %and_ln231_3, i1 %or_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 678 'xor' 'xor_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_3)   --->   "%and_ln231_4 = and i1 %xor_ln231_4, i1 %tmp" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 679 'and' 'and_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_3)   --->   "%or_ln231_3 = or i1 %and_ln231_2, i1 %and_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 680 'or' 'or_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 681 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln231_1 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 682 'sext' 'sext_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (2.38ns)   --->   "%mul_ln231_1 = mul i32 %sext_ln231_1, i32 %conv7_i535_120_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 683 'mul' 'mul_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_3)   --->   "%select_ln231_2 = select i1 %and_ln231_2, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 684 'select' 'select_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_3 = select i1 %or_ln231_3, i24 %select_ln231_2, i24 %sext_ln224_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 685 'select' 'select_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln231_1 = trunc i32 %mul_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 686 'trunc' 'trunc_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.77ns)   --->   "%icmp_ln231_1 = icmp_ne  i9 %trunc_ln231_1, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 687 'icmp' 'icmp_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 688 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln231_4 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 689 'sext' 'sext_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (2.38ns)   --->   "%mul_ln231_2 = mul i32 %sext_ln231_4, i32 %conv7_i535_2105_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 690 'mul' 'mul_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln231_2 = trunc i32 %mul_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 691 'trunc' 'trunc_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.77ns)   --->   "%icmp_ln231_2 = icmp_ne  i9 %trunc_ln231_2, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 692 'icmp' 'icmp_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 693 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln231_7 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 694 'sext' 'sext_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (2.38ns)   --->   "%mul_ln231_3 = mul i32 %sext_ln231_7, i32 %conv7_i535_3190_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 695 'mul' 'mul_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln231_3 = trunc i32 %mul_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 696 'trunc' 'trunc_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.77ns)   --->   "%icmp_ln231_3 = icmp_ne  i9 %trunc_ln231_3, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 697 'icmp' 'icmp_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 698 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln231_10 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 699 'sext' 'sext_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (2.38ns)   --->   "%mul_ln231_4 = mul i32 %sext_ln231_10, i32 %conv7_i535_4275_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 700 'mul' 'mul_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln231_4 = trunc i32 %mul_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 701 'trunc' 'trunc_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.77ns)   --->   "%icmp_ln231_4 = icmp_ne  i9 %trunc_ln231_4, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 702 'icmp' 'icmp_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 703 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln231_13 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 704 'sext' 'sext_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (2.38ns)   --->   "%mul_ln231_5 = mul i32 %sext_ln231_13, i32 %conv7_i535_5360_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 705 'mul' 'mul_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln231_5 = trunc i32 %mul_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 706 'trunc' 'trunc_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.77ns)   --->   "%icmp_ln231_5 = icmp_ne  i9 %trunc_ln231_5, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 707 'icmp' 'icmp_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 708 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln231_16 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 709 'sext' 'sext_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (2.38ns)   --->   "%mul_ln231_6 = mul i32 %sext_ln231_16, i32 %conv7_i535_6445_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 710 'mul' 'mul_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln231_6 = trunc i32 %mul_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 711 'trunc' 'trunc_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.77ns)   --->   "%icmp_ln231_6 = icmp_ne  i9 %trunc_ln231_6, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 712 'icmp' 'icmp_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 713 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln231_19 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 714 'sext' 'sext_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (2.38ns)   --->   "%mul_ln231_7 = mul i32 %sext_ln231_19, i32 %conv7_i535_7530_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 715 'mul' 'mul_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln231_7 = trunc i32 %mul_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 716 'trunc' 'trunc_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.77ns)   --->   "%icmp_ln231_7 = icmp_ne  i9 %trunc_ln231_7, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 717 'icmp' 'icmp_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 718 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln231_22 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 719 'sext' 'sext_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (2.38ns)   --->   "%mul_ln231_8 = mul i32 %sext_ln231_22, i32 %conv7_i535_8615_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 720 'mul' 'mul_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln231_8 = trunc i32 %mul_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 721 'trunc' 'trunc_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.77ns)   --->   "%icmp_ln231_8 = icmp_ne  i9 %trunc_ln231_8, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 722 'icmp' 'icmp_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 723 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln231_25 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 724 'sext' 'sext_ln231_25' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (2.38ns)   --->   "%mul_ln231_9 = mul i32 %sext_ln231_25, i32 %conv7_i535_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 725 'mul' 'mul_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln231_9 = trunc i32 %mul_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 726 'trunc' 'trunc_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.77ns)   --->   "%icmp_ln231_9 = icmp_ne  i9 %trunc_ln231_9, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 727 'icmp' 'icmp_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 728 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln231_28 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 729 'sext' 'sext_ln231_28' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (2.38ns)   --->   "%mul_ln231_10 = mul i32 %sext_ln231_28, i32 %conv7_i535_1_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 730 'mul' 'mul_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln231_10 = trunc i32 %mul_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 731 'trunc' 'trunc_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.77ns)   --->   "%icmp_ln231_10 = icmp_ne  i9 %trunc_ln231_10, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 732 'icmp' 'icmp_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 733 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln231_31 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 734 'sext' 'sext_ln231_31' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (2.38ns)   --->   "%mul_ln231_11 = mul i32 %sext_ln231_31, i32 %conv7_i535_1_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 735 'mul' 'mul_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln231_11 = trunc i32 %mul_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 736 'trunc' 'trunc_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.77ns)   --->   "%icmp_ln231_11 = icmp_ne  i9 %trunc_ln231_11, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 737 'icmp' 'icmp_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 738 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln231_34 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 739 'sext' 'sext_ln231_34' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (2.38ns)   --->   "%mul_ln231_12 = mul i32 %sext_ln231_34, i32 %conv7_i535_1_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 740 'mul' 'mul_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln231_12 = trunc i32 %mul_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 741 'trunc' 'trunc_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.77ns)   --->   "%icmp_ln231_12 = icmp_ne  i9 %trunc_ln231_12, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 742 'icmp' 'icmp_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 743 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln231_37 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 744 'sext' 'sext_ln231_37' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (2.38ns)   --->   "%mul_ln231_13 = mul i32 %sext_ln231_37, i32 %conv7_i535_1_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 745 'mul' 'mul_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln231_13 = trunc i32 %mul_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 746 'trunc' 'trunc_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.77ns)   --->   "%icmp_ln231_13 = icmp_ne  i9 %trunc_ln231_13, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 747 'icmp' 'icmp_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 748 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln231_40 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 749 'sext' 'sext_ln231_40' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (2.38ns)   --->   "%mul_ln231_14 = mul i32 %sext_ln231_40, i32 %conv7_i535_1_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 750 'mul' 'mul_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln231_14 = trunc i32 %mul_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 751 'trunc' 'trunc_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.77ns)   --->   "%icmp_ln231_14 = icmp_ne  i9 %trunc_ln231_14, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 752 'icmp' 'icmp_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 753 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln231_43 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 754 'sext' 'sext_ln231_43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (2.38ns)   --->   "%mul_ln231_15 = mul i32 %sext_ln231_43, i32 %conv7_i535_1_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 755 'mul' 'mul_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln231_15 = trunc i32 %mul_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 756 'trunc' 'trunc_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.77ns)   --->   "%icmp_ln231_15 = icmp_ne  i9 %trunc_ln231_15, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 757 'icmp' 'icmp_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 758 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln231_46 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 759 'sext' 'sext_ln231_46' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (2.38ns)   --->   "%mul_ln231_16 = mul i32 %sext_ln231_46, i32 %conv7_i535_1_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 760 'mul' 'mul_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln231_16 = trunc i32 %mul_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 761 'trunc' 'trunc_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.77ns)   --->   "%icmp_ln231_16 = icmp_ne  i9 %trunc_ln231_16, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 762 'icmp' 'icmp_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 763 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln231_49 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 764 'sext' 'sext_ln231_49' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (2.38ns)   --->   "%mul_ln231_17 = mul i32 %sext_ln231_49, i32 %conv7_i535_1_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 765 'mul' 'mul_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln231_17 = trunc i32 %mul_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 766 'trunc' 'trunc_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.77ns)   --->   "%icmp_ln231_17 = icmp_ne  i9 %trunc_ln231_17, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 767 'icmp' 'icmp_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 768 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln231_52 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 769 'sext' 'sext_ln231_52' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (2.38ns)   --->   "%mul_ln231_18 = mul i32 %sext_ln231_52, i32 %conv7_i535_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 770 'mul' 'mul_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln231_18 = trunc i32 %mul_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 771 'trunc' 'trunc_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.77ns)   --->   "%icmp_ln231_18 = icmp_ne  i9 %trunc_ln231_18, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 772 'icmp' 'icmp_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 773 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln231_55 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 774 'sext' 'sext_ln231_55' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (2.38ns)   --->   "%mul_ln231_19 = mul i32 %sext_ln231_55, i32 %conv7_i535_2_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 775 'mul' 'mul_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln231_19 = trunc i32 %mul_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 776 'trunc' 'trunc_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.77ns)   --->   "%icmp_ln231_19 = icmp_ne  i9 %trunc_ln231_19, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 777 'icmp' 'icmp_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 778 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln231_58 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 779 'sext' 'sext_ln231_58' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (2.38ns)   --->   "%mul_ln231_20 = mul i32 %sext_ln231_58, i32 %conv7_i535_2_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 780 'mul' 'mul_ln231_20' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln231_20 = trunc i32 %mul_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 781 'trunc' 'trunc_ln231_20' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.77ns)   --->   "%icmp_ln231_20 = icmp_ne  i9 %trunc_ln231_20, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 782 'icmp' 'icmp_ln231_20' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 783 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln231_61 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 784 'sext' 'sext_ln231_61' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (2.38ns)   --->   "%mul_ln231_21 = mul i32 %sext_ln231_61, i32 %conv7_i535_2_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 785 'mul' 'mul_ln231_21' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln231_21 = trunc i32 %mul_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 786 'trunc' 'trunc_ln231_21' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.77ns)   --->   "%icmp_ln231_21 = icmp_ne  i9 %trunc_ln231_21, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 787 'icmp' 'icmp_ln231_21' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 788 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln231_64 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 789 'sext' 'sext_ln231_64' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (2.38ns)   --->   "%mul_ln231_22 = mul i32 %sext_ln231_64, i32 %conv7_i535_2_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 790 'mul' 'mul_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln231_22 = trunc i32 %mul_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 791 'trunc' 'trunc_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.77ns)   --->   "%icmp_ln231_22 = icmp_ne  i9 %trunc_ln231_22, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 792 'icmp' 'icmp_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 793 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln231_67 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 794 'sext' 'sext_ln231_67' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (2.38ns)   --->   "%mul_ln231_23 = mul i32 %sext_ln231_67, i32 %conv7_i535_2_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 795 'mul' 'mul_ln231_23' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln231_23 = trunc i32 %mul_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 796 'trunc' 'trunc_ln231_23' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.77ns)   --->   "%icmp_ln231_23 = icmp_ne  i9 %trunc_ln231_23, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 797 'icmp' 'icmp_ln231_23' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 798 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln231_70 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 799 'sext' 'sext_ln231_70' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (2.38ns)   --->   "%mul_ln231_24 = mul i32 %sext_ln231_70, i32 %conv7_i535_2_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 800 'mul' 'mul_ln231_24' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln231_24 = trunc i32 %mul_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 801 'trunc' 'trunc_ln231_24' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.77ns)   --->   "%icmp_ln231_24 = icmp_ne  i9 %trunc_ln231_24, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 802 'icmp' 'icmp_ln231_24' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 803 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln231_73 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 804 'sext' 'sext_ln231_73' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (2.38ns)   --->   "%mul_ln231_25 = mul i32 %sext_ln231_73, i32 %conv7_i535_2_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 805 'mul' 'mul_ln231_25' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln231_25 = trunc i32 %mul_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 806 'trunc' 'trunc_ln231_25' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.77ns)   --->   "%icmp_ln231_25 = icmp_ne  i9 %trunc_ln231_25, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 807 'icmp' 'icmp_ln231_25' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 808 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln231_76 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 809 'sext' 'sext_ln231_76' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (2.38ns)   --->   "%mul_ln231_26 = mul i32 %sext_ln231_76, i32 %conv7_i535_2_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 810 'mul' 'mul_ln231_26' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln231_26 = trunc i32 %mul_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 811 'trunc' 'trunc_ln231_26' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.77ns)   --->   "%icmp_ln231_26 = icmp_ne  i9 %trunc_ln231_26, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 812 'icmp' 'icmp_ln231_26' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 813 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln231_79 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 814 'sext' 'sext_ln231_79' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (2.38ns)   --->   "%mul_ln231_27 = mul i32 %sext_ln231_79, i32 %conv7_i535_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 815 'mul' 'mul_ln231_27' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln231_27 = trunc i32 %mul_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 816 'trunc' 'trunc_ln231_27' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.77ns)   --->   "%icmp_ln231_27 = icmp_ne  i9 %trunc_ln231_27, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 817 'icmp' 'icmp_ln231_27' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 818 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln231_82 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 819 'sext' 'sext_ln231_82' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (2.38ns)   --->   "%mul_ln231_28 = mul i32 %sext_ln231_82, i32 %conv7_i535_3_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 820 'mul' 'mul_ln231_28' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln231_28 = trunc i32 %mul_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 821 'trunc' 'trunc_ln231_28' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.77ns)   --->   "%icmp_ln231_28 = icmp_ne  i9 %trunc_ln231_28, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 822 'icmp' 'icmp_ln231_28' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 823 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 824 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 824 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 825 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 825 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 826 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 826 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 827 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 827 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 828 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 828 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 829 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 829 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 830 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 830 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 831 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 831 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 832 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 832 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 833 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 833 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 834 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 834 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 835 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 835 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 836 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 836 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 837 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 837 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 838 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 838 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 839 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 839 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 840 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 840 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 841 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 841 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 842 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 842 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 843 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 843 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 844 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 844 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 845 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 845 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 846 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 846 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 847 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 847 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 848 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 848 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 849 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 849 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 850 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 850 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 851 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 851 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 852 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 852 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 853 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 853 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 854 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 854 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 855 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 855 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 856 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 856 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 857 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 857 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 858 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 858 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 859 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 859 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 860 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 860 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 861 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 861 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 862 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 862 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 863 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 863 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 864 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 864 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 865 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 865 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 866 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 866 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 867 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 867 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 868 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 868 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 869 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 869 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 870 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 870 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 871 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 871 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 872 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 872 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 873 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 873 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 874 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_3 = load i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 874 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_3' <Predicate = (!icmp_ln219)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 875 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 875 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 876 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 876 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 877 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 877 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 878 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 878 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 879 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 879 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 880 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 880 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 881 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 881 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 882 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 882 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 883 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 883 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 884 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 884 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 885 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 885 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 886 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 886 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 887 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 887 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 888 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 888 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 889 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 889 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 890 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 890 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.69>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %c1_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 891 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln242_34 = zext i8 %tmp_cast" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 892 'zext' 'zext_ln242_34' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 893 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 894 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 895 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 896 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 897 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 898 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 899 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 900 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_3, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 901 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln231_2 = sext i34 %shl_ln2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 902 'sext' 'sext_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln231_3 = sext i32 %mul_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 903 'sext' 'sext_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln231_241 = sext i32 %mul_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 904 'sext' 'sext_ln231_241' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (1.02ns)   --->   "%add_ln231 = add i35 %sext_ln231_2, i35 %sext_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 905 'add' 'add_ln231' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (1.02ns)   --->   "%add_ln231_3 = add i34 %shl_ln2, i34 %sext_ln231_241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 906 'add' 'add_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 907 'bitselect' 'tmp_966' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%sum1_2 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_3, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 908 'partselect' 'sum1_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_3, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 909 'bitselect' 'tmp_967' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_1, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 910 'bitselect' 'tmp_968' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_3, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 911 'bitselect' 'tmp_969' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%or_ln231_4 = or i1 %tmp_967, i1 %icmp_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 912 'or' 'or_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%and_ln231_5 = and i1 %or_ln231_4, i1 %tmp_968" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 913 'and' 'and_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node sum1_3)   --->   "%zext_ln231_1 = zext i1 %and_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 914 'zext' 'zext_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_3 = add i24 %sum1_2, i24 %zext_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 915 'add' 'sum1_3' <Predicate = (!icmp_ln219)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_3, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 916 'bitselect' 'tmp_970' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_6)   --->   "%xor_ln231_5 = xor i1 %tmp_970, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 917 'xor' 'xor_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_6 = and i1 %tmp_969, i1 %xor_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 918 'and' 'and_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.28ns)   --->   "%xor_ln231_6 = xor i1 %tmp_966, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 919 'xor' 'xor_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_7)   --->   "%select_ln231_4 = select i1 %and_ln231_6, i1 %tmp_966, i1 %xor_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 920 'select' 'select_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_9)   --->   "%select_ln231_5 = select i1 %and_ln231_6, i1 %xor_ln231_6, i1 %tmp_966" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 921 'select' 'select_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_9)   --->   "%xor_ln231_7 = xor i1 %tmp_969, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 922 'xor' 'xor_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_9)   --->   "%or_ln231_5 = or i1 %tmp_970, i1 %xor_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 923 'or' 'or_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_7)   --->   "%xor_ln231_8 = xor i1 %select_ln231_4, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 924 'xor' 'xor_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_7)   --->   "%or_ln231_6 = or i1 %tmp_970, i1 %xor_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 925 'or' 'or_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_7 = and i1 %or_ln231_6, i1 %xor_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 926 'and' 'and_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_9)   --->   "%and_ln231_8 = and i1 %tmp_970, i1 %select_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 927 'and' 'and_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_9 = xor i1 %and_ln231_8, i1 %or_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 928 'xor' 'xor_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_7)   --->   "%and_ln231_9 = and i1 %xor_ln231_9, i1 %tmp_966" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 929 'and' 'and_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_7)   --->   "%or_ln231_7 = or i1 %and_ln231_7, i1 %and_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 930 'or' 'or_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_7)   --->   "%select_ln231_6 = select i1 %and_ln231_7, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 931 'select' 'select_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_7 = select i1 %or_ln231_7, i24 %select_ln231_6, i24 %sum1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 932 'select' 'select_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln231_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_7, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 933 'bitconcatenate' 'shl_ln231_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln231_5 = sext i34 %shl_ln231_1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 934 'sext' 'sext_ln231_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln231_6 = sext i32 %mul_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 935 'sext' 'sext_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln231_242 = sext i32 %mul_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 936 'sext' 'sext_ln231_242' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (1.02ns)   --->   "%add_ln231_2 = add i35 %sext_ln231_5, i35 %sext_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 937 'add' 'add_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (1.02ns)   --->   "%add_ln231_7 = add i34 %shl_ln231_1, i34 %sext_ln231_242" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 938 'add' 'add_ln231_7' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_2, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 939 'bitselect' 'tmp_971' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%sum1_4 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_7, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 940 'partselect' 'sum1_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_7, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 941 'bitselect' 'tmp_972' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_2, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 942 'bitselect' 'tmp_973' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_7, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 943 'bitselect' 'tmp_974' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%or_ln231_8 = or i1 %tmp_972, i1 %icmp_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 944 'or' 'or_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%and_ln231_10 = and i1 %or_ln231_8, i1 %tmp_973" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 945 'and' 'and_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node sum1_5)   --->   "%zext_ln231_2 = zext i1 %and_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 946 'zext' 'zext_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_5 = add i24 %sum1_4, i24 %zext_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 947 'add' 'sum1_5' <Predicate = (!icmp_ln219)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_5, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 948 'bitselect' 'tmp_975' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_11)   --->   "%xor_ln231_10 = xor i1 %tmp_975, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 949 'xor' 'xor_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_11 = and i1 %tmp_974, i1 %xor_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 950 'and' 'and_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.28ns)   --->   "%xor_ln231_11 = xor i1 %tmp_971, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 951 'xor' 'xor_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_12)   --->   "%select_ln231_8 = select i1 %and_ln231_11, i1 %tmp_971, i1 %xor_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 952 'select' 'select_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_14)   --->   "%select_ln231_9 = select i1 %and_ln231_11, i1 %xor_ln231_11, i1 %tmp_971" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 953 'select' 'select_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_14)   --->   "%xor_ln231_12 = xor i1 %tmp_974, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 954 'xor' 'xor_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_14)   --->   "%or_ln231_9 = or i1 %tmp_975, i1 %xor_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 955 'or' 'or_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_12)   --->   "%xor_ln231_13 = xor i1 %select_ln231_8, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 956 'xor' 'xor_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_12)   --->   "%or_ln231_10 = or i1 %tmp_975, i1 %xor_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 957 'or' 'or_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_12 = and i1 %or_ln231_10, i1 %xor_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 958 'and' 'and_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_14)   --->   "%and_ln231_13 = and i1 %tmp_975, i1 %select_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 959 'and' 'and_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_14 = xor i1 %and_ln231_13, i1 %or_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 960 'xor' 'xor_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_11)   --->   "%and_ln231_14 = and i1 %xor_ln231_14, i1 %tmp_971" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 961 'and' 'and_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_11)   --->   "%or_ln231_11 = or i1 %and_ln231_12, i1 %and_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 962 'or' 'or_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_11)   --->   "%select_ln231_10 = select i1 %and_ln231_12, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 963 'select' 'select_ln231_10' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_11 = select i1 %or_ln231_11, i24 %select_ln231_10, i24 %sum1_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 964 'select' 'select_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln231_85 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 965 'sext' 'sext_ln231_85' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (2.38ns)   --->   "%mul_ln231_29 = mul i32 %sext_ln231_85, i32 %conv7_i535_3_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 966 'mul' 'mul_ln231_29' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln231_29 = trunc i32 %mul_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 967 'trunc' 'trunc_ln231_29' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.77ns)   --->   "%icmp_ln231_29 = icmp_ne  i9 %trunc_ln231_29, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 968 'icmp' 'icmp_ln231_29' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln231_88 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 969 'sext' 'sext_ln231_88' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (2.38ns)   --->   "%mul_ln231_30 = mul i32 %sext_ln231_88, i32 %conv7_i535_3_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 970 'mul' 'mul_ln231_30' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln231_30 = trunc i32 %mul_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 971 'trunc' 'trunc_ln231_30' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.77ns)   --->   "%icmp_ln231_30 = icmp_ne  i9 %trunc_ln231_30, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 972 'icmp' 'icmp_ln231_30' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln231_91 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 973 'sext' 'sext_ln231_91' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (2.38ns)   --->   "%mul_ln231_31 = mul i32 %sext_ln231_91, i32 %conv7_i535_3_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 974 'mul' 'mul_ln231_31' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln231_31 = trunc i32 %mul_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 975 'trunc' 'trunc_ln231_31' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.77ns)   --->   "%icmp_ln231_31 = icmp_ne  i9 %trunc_ln231_31, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 976 'icmp' 'icmp_ln231_31' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln231_94 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 977 'sext' 'sext_ln231_94' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (2.38ns)   --->   "%mul_ln231_32 = mul i32 %sext_ln231_94, i32 %conv7_i535_3_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 978 'mul' 'mul_ln231_32' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln231_32 = trunc i32 %mul_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 979 'trunc' 'trunc_ln231_32' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.77ns)   --->   "%icmp_ln231_32 = icmp_ne  i9 %trunc_ln231_32, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 980 'icmp' 'icmp_ln231_32' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln231_97 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 981 'sext' 'sext_ln231_97' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (2.38ns)   --->   "%mul_ln231_33 = mul i32 %sext_ln231_97, i32 %conv7_i535_3_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 982 'mul' 'mul_ln231_33' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln231_33 = trunc i32 %mul_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 983 'trunc' 'trunc_ln231_33' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.77ns)   --->   "%icmp_ln231_33 = icmp_ne  i9 %trunc_ln231_33, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 984 'icmp' 'icmp_ln231_33' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln231_100 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 985 'sext' 'sext_ln231_100' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 986 [1/1] (2.38ns)   --->   "%mul_ln231_34 = mul i32 %sext_ln231_100, i32 %conv7_i535_3_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 986 'mul' 'mul_ln231_34' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln231_34 = trunc i32 %mul_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 987 'trunc' 'trunc_ln231_34' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.77ns)   --->   "%icmp_ln231_34 = icmp_ne  i9 %trunc_ln231_34, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 988 'icmp' 'icmp_ln231_34' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln231_103 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 989 'sext' 'sext_ln231_103' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (2.38ns)   --->   "%mul_ln231_35 = mul i32 %sext_ln231_103, i32 %conv7_i535_3_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 990 'mul' 'mul_ln231_35' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln231_35 = trunc i32 %mul_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 991 'trunc' 'trunc_ln231_35' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.77ns)   --->   "%icmp_ln231_35 = icmp_ne  i9 %trunc_ln231_35, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 992 'icmp' 'icmp_ln231_35' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln231_106 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 993 'sext' 'sext_ln231_106' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (2.38ns)   --->   "%mul_ln231_36 = mul i32 %sext_ln231_106, i32 %conv7_i535_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 994 'mul' 'mul_ln231_36' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln231_36 = trunc i32 %mul_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 995 'trunc' 'trunc_ln231_36' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.77ns)   --->   "%icmp_ln231_36 = icmp_ne  i9 %trunc_ln231_36, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 996 'icmp' 'icmp_ln231_36' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln231_109 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 997 'sext' 'sext_ln231_109' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (2.38ns)   --->   "%mul_ln231_37 = mul i32 %sext_ln231_109, i32 %conv7_i535_4_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 998 'mul' 'mul_ln231_37' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln231_37 = trunc i32 %mul_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 999 'trunc' 'trunc_ln231_37' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.77ns)   --->   "%icmp_ln231_37 = icmp_ne  i9 %trunc_ln231_37, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1000 'icmp' 'icmp_ln231_37' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln231_112 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1001 'sext' 'sext_ln231_112' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1002 [1/1] (2.38ns)   --->   "%mul_ln231_38 = mul i32 %sext_ln231_112, i32 %conv7_i535_4_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1002 'mul' 'mul_ln231_38' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln231_38 = trunc i32 %mul_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1003 'trunc' 'trunc_ln231_38' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.77ns)   --->   "%icmp_ln231_38 = icmp_ne  i9 %trunc_ln231_38, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1004 'icmp' 'icmp_ln231_38' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln231_115 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1005 'sext' 'sext_ln231_115' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (2.38ns)   --->   "%mul_ln231_39 = mul i32 %sext_ln231_115, i32 %conv7_i535_4_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1006 'mul' 'mul_ln231_39' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln231_39 = trunc i32 %mul_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1007 'trunc' 'trunc_ln231_39' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.77ns)   --->   "%icmp_ln231_39 = icmp_ne  i9 %trunc_ln231_39, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1008 'icmp' 'icmp_ln231_39' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln231_118 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1009 'sext' 'sext_ln231_118' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (2.38ns)   --->   "%mul_ln231_40 = mul i32 %sext_ln231_118, i32 %conv7_i535_4_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1010 'mul' 'mul_ln231_40' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln231_40 = trunc i32 %mul_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1011 'trunc' 'trunc_ln231_40' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.77ns)   --->   "%icmp_ln231_40 = icmp_ne  i9 %trunc_ln231_40, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1012 'icmp' 'icmp_ln231_40' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln231_121 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1013 'sext' 'sext_ln231_121' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (2.38ns)   --->   "%mul_ln231_41 = mul i32 %sext_ln231_121, i32 %conv7_i535_4_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1014 'mul' 'mul_ln231_41' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln231_41 = trunc i32 %mul_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1015 'trunc' 'trunc_ln231_41' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.77ns)   --->   "%icmp_ln231_41 = icmp_ne  i9 %trunc_ln231_41, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1016 'icmp' 'icmp_ln231_41' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln231_124 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1017 'sext' 'sext_ln231_124' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (2.38ns)   --->   "%mul_ln231_42 = mul i32 %sext_ln231_124, i32 %conv7_i535_4_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1018 'mul' 'mul_ln231_42' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln231_42 = trunc i32 %mul_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1019 'trunc' 'trunc_ln231_42' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.77ns)   --->   "%icmp_ln231_42 = icmp_ne  i9 %trunc_ln231_42, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1020 'icmp' 'icmp_ln231_42' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln231_127 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1021 'sext' 'sext_ln231_127' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (2.38ns)   --->   "%mul_ln231_43 = mul i32 %sext_ln231_127, i32 %conv7_i535_4_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1022 'mul' 'mul_ln231_43' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln231_43 = trunc i32 %mul_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1023 'trunc' 'trunc_ln231_43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.77ns)   --->   "%icmp_ln231_43 = icmp_ne  i9 %trunc_ln231_43, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1024 'icmp' 'icmp_ln231_43' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln231_130 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1025 'sext' 'sext_ln231_130' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (2.38ns)   --->   "%mul_ln231_44 = mul i32 %sext_ln231_130, i32 %conv7_i535_4_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1026 'mul' 'mul_ln231_44' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln231_44 = trunc i32 %mul_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1027 'trunc' 'trunc_ln231_44' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.77ns)   --->   "%icmp_ln231_44 = icmp_ne  i9 %trunc_ln231_44, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1028 'icmp' 'icmp_ln231_44' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln231_133 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1029 'sext' 'sext_ln231_133' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (2.38ns)   --->   "%mul_ln231_45 = mul i32 %sext_ln231_133, i32 %conv7_i535_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1030 'mul' 'mul_ln231_45' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln231_45 = trunc i32 %mul_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1031 'trunc' 'trunc_ln231_45' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.77ns)   --->   "%icmp_ln231_45 = icmp_ne  i9 %trunc_ln231_45, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1032 'icmp' 'icmp_ln231_45' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln231_136 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1033 'sext' 'sext_ln231_136' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (2.38ns)   --->   "%mul_ln231_46 = mul i32 %sext_ln231_136, i32 %conv7_i535_5_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1034 'mul' 'mul_ln231_46' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln231_46 = trunc i32 %mul_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1035 'trunc' 'trunc_ln231_46' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.77ns)   --->   "%icmp_ln231_46 = icmp_ne  i9 %trunc_ln231_46, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1036 'icmp' 'icmp_ln231_46' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln231_139 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1037 'sext' 'sext_ln231_139' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (2.38ns)   --->   "%mul_ln231_47 = mul i32 %sext_ln231_139, i32 %conv7_i535_5_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1038 'mul' 'mul_ln231_47' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln231_47 = trunc i32 %mul_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1039 'trunc' 'trunc_ln231_47' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.77ns)   --->   "%icmp_ln231_47 = icmp_ne  i9 %trunc_ln231_47, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1040 'icmp' 'icmp_ln231_47' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln231_142 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1041 'sext' 'sext_ln231_142' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (2.38ns)   --->   "%mul_ln231_48 = mul i32 %sext_ln231_142, i32 %conv7_i535_5_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1042 'mul' 'mul_ln231_48' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln231_48 = trunc i32 %mul_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1043 'trunc' 'trunc_ln231_48' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.77ns)   --->   "%icmp_ln231_48 = icmp_ne  i9 %trunc_ln231_48, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1044 'icmp' 'icmp_ln231_48' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln231_145 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1045 'sext' 'sext_ln231_145' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (2.38ns)   --->   "%mul_ln231_49 = mul i32 %sext_ln231_145, i32 %conv7_i535_5_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1046 'mul' 'mul_ln231_49' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln231_49 = trunc i32 %mul_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1047 'trunc' 'trunc_ln231_49' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.77ns)   --->   "%icmp_ln231_49 = icmp_ne  i9 %trunc_ln231_49, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1048 'icmp' 'icmp_ln231_49' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln231_148 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1049 'sext' 'sext_ln231_148' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (2.38ns)   --->   "%mul_ln231_50 = mul i32 %sext_ln231_148, i32 %conv7_i535_5_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1050 'mul' 'mul_ln231_50' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln231_50 = trunc i32 %mul_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1051 'trunc' 'trunc_ln231_50' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.77ns)   --->   "%icmp_ln231_50 = icmp_ne  i9 %trunc_ln231_50, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1052 'icmp' 'icmp_ln231_50' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln231_151 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1053 'sext' 'sext_ln231_151' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (2.38ns)   --->   "%mul_ln231_51 = mul i32 %sext_ln231_151, i32 %conv7_i535_5_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1054 'mul' 'mul_ln231_51' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln231_51 = trunc i32 %mul_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1055 'trunc' 'trunc_ln231_51' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.77ns)   --->   "%icmp_ln231_51 = icmp_ne  i9 %trunc_ln231_51, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1056 'icmp' 'icmp_ln231_51' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln231_154 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1057 'sext' 'sext_ln231_154' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (2.38ns)   --->   "%mul_ln231_52 = mul i32 %sext_ln231_154, i32 %conv7_i535_5_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1058 'mul' 'mul_ln231_52' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln231_52 = trunc i32 %mul_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1059 'trunc' 'trunc_ln231_52' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.77ns)   --->   "%icmp_ln231_52 = icmp_ne  i9 %trunc_ln231_52, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1060 'icmp' 'icmp_ln231_52' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln231_157 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1061 'sext' 'sext_ln231_157' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (2.38ns)   --->   "%mul_ln231_53 = mul i32 %sext_ln231_157, i32 %conv7_i535_5_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1062 'mul' 'mul_ln231_53' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln231_53 = trunc i32 %mul_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1063 'trunc' 'trunc_ln231_53' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.77ns)   --->   "%icmp_ln231_53 = icmp_ne  i9 %trunc_ln231_53, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1064 'icmp' 'icmp_ln231_53' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln231_160 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1065 'sext' 'sext_ln231_160' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (2.38ns)   --->   "%mul_ln231_54 = mul i32 %sext_ln231_160, i32 %conv7_i535_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1066 'mul' 'mul_ln231_54' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln231_54 = trunc i32 %mul_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1067 'trunc' 'trunc_ln231_54' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.77ns)   --->   "%icmp_ln231_54 = icmp_ne  i9 %trunc_ln231_54, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1068 'icmp' 'icmp_ln231_54' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln231_163 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1069 'sext' 'sext_ln231_163' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (2.38ns)   --->   "%mul_ln231_55 = mul i32 %sext_ln231_163, i32 %conv7_i535_6_1_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1070 'mul' 'mul_ln231_55' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln231_55 = trunc i32 %mul_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1071 'trunc' 'trunc_ln231_55' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.77ns)   --->   "%icmp_ln231_55 = icmp_ne  i9 %trunc_ln231_55, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1072 'icmp' 'icmp_ln231_55' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln231_166 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1073 'sext' 'sext_ln231_166' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (2.38ns)   --->   "%mul_ln231_56 = mul i32 %sext_ln231_166, i32 %conv7_i535_6_2_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1074 'mul' 'mul_ln231_56' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln231_56 = trunc i32 %mul_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1075 'trunc' 'trunc_ln231_56' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.77ns)   --->   "%icmp_ln231_56 = icmp_ne  i9 %trunc_ln231_56, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1076 'icmp' 'icmp_ln231_56' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln231_169 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1077 'sext' 'sext_ln231_169' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (2.38ns)   --->   "%mul_ln231_57 = mul i32 %sext_ln231_169, i32 %conv7_i535_6_3_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1078 'mul' 'mul_ln231_57' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln231_57 = trunc i32 %mul_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1079 'trunc' 'trunc_ln231_57' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.77ns)   --->   "%icmp_ln231_57 = icmp_ne  i9 %trunc_ln231_57, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1080 'icmp' 'icmp_ln231_57' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1081 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1082 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1082 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1083 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1083 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1084 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1084 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1085 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1085 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1086 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1086 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1087 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1087 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1088 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1088 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1089 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1089 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1090 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1090 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1091 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1091 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1092 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1092 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1093 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1093 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1094 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1094 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1095 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1095 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 1096 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1096 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.69>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln242_128 = sext i7 %xor_ln242_160" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1097 'sext' 'sext_ln242_128' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln242_35 = zext i8 %sext_ln242_128" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1098 'zext' 'zext_ln242_35' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1099 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1100 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1101 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1102 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1103 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1104 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1105 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1106 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln231_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_11, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1107 'bitconcatenate' 'shl_ln231_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln231_8 = sext i34 %shl_ln231_2" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1108 'sext' 'sext_ln231_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln231_9 = sext i32 %mul_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1109 'sext' 'sext_ln231_9' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln231_243 = sext i32 %mul_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1110 'sext' 'sext_ln231_243' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (1.02ns)   --->   "%add_ln231_4 = add i35 %sext_ln231_8, i35 %sext_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1111 'add' 'add_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1112 [1/1] (1.02ns)   --->   "%add_ln231_11 = add i34 %shl_ln231_2, i34 %sext_ln231_243" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1112 'add' 'add_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_4, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1113 'bitselect' 'tmp_976' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%sum1_6 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_11, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1114 'partselect' 'sum1_6' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_11, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1115 'bitselect' 'tmp_977' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_3, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1116 'bitselect' 'tmp_978' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_11, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1117 'bitselect' 'tmp_979' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%or_ln231_12 = or i1 %tmp_977, i1 %icmp_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1118 'or' 'or_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%and_ln231_15 = and i1 %or_ln231_12, i1 %tmp_978" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1119 'and' 'and_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node sum1_7)   --->   "%zext_ln231_3 = zext i1 %and_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1120 'zext' 'zext_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_7 = add i24 %sum1_6, i24 %zext_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1121 'add' 'sum1_7' <Predicate = (!icmp_ln219)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_7, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1122 'bitselect' 'tmp_980' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_16)   --->   "%xor_ln231_15 = xor i1 %tmp_980, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1123 'xor' 'xor_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_16 = and i1 %tmp_979, i1 %xor_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1124 'and' 'and_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.28ns)   --->   "%xor_ln231_16 = xor i1 %tmp_976, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1125 'xor' 'xor_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_17)   --->   "%select_ln231_12 = select i1 %and_ln231_16, i1 %tmp_976, i1 %xor_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1126 'select' 'select_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_19)   --->   "%select_ln231_13 = select i1 %and_ln231_16, i1 %xor_ln231_16, i1 %tmp_976" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1127 'select' 'select_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_19)   --->   "%xor_ln231_17 = xor i1 %tmp_979, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1128 'xor' 'xor_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_19)   --->   "%or_ln231_13 = or i1 %tmp_980, i1 %xor_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1129 'or' 'or_ln231_13' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_17)   --->   "%xor_ln231_18 = xor i1 %select_ln231_12, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1130 'xor' 'xor_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_17)   --->   "%or_ln231_14 = or i1 %tmp_980, i1 %xor_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1131 'or' 'or_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_17 = and i1 %or_ln231_14, i1 %xor_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1132 'and' 'and_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_19)   --->   "%and_ln231_18 = and i1 %tmp_980, i1 %select_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1133 'and' 'and_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1134 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_19 = xor i1 %and_ln231_18, i1 %or_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1134 'xor' 'xor_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_15)   --->   "%and_ln231_19 = and i1 %xor_ln231_19, i1 %tmp_976" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1135 'and' 'and_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_15)   --->   "%or_ln231_15 = or i1 %and_ln231_17, i1 %and_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1136 'or' 'or_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_15)   --->   "%select_ln231_14 = select i1 %and_ln231_17, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1137 'select' 'select_ln231_14' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1138 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_15 = select i1 %or_ln231_15, i24 %select_ln231_14, i24 %sum1_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1138 'select' 'select_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln231_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_15, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1139 'bitconcatenate' 'shl_ln231_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln231_11 = sext i34 %shl_ln231_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1140 'sext' 'sext_ln231_11' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln231_12 = sext i32 %mul_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1141 'sext' 'sext_ln231_12' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln231_244 = sext i32 %mul_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1142 'sext' 'sext_ln231_244' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (1.02ns)   --->   "%add_ln231_6 = add i35 %sext_ln231_11, i35 %sext_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1143 'add' 'add_ln231_6' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (1.02ns)   --->   "%add_ln231_15 = add i34 %shl_ln231_3, i34 %sext_ln231_244" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1144 'add' 'add_ln231_15' <Predicate = (!icmp_ln219)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_6, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1145 'bitselect' 'tmp_981' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%sum1_8 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_15, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1146 'partselect' 'sum1_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_15, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1147 'bitselect' 'tmp_982' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_4, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1148 'bitselect' 'tmp_983' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_15, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1149 'bitselect' 'tmp_984' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%or_ln231_16 = or i1 %tmp_982, i1 %icmp_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1150 'or' 'or_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%and_ln231_20 = and i1 %or_ln231_16, i1 %tmp_983" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1151 'and' 'and_ln231_20' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node sum1_9)   --->   "%zext_ln231_4 = zext i1 %and_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1152 'zext' 'zext_ln231_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_9 = add i24 %sum1_8, i24 %zext_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1153 'add' 'sum1_9' <Predicate = (!icmp_ln219)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_9, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1154 'bitselect' 'tmp_985' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_21)   --->   "%xor_ln231_20 = xor i1 %tmp_985, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1155 'xor' 'xor_ln231_20' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1156 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_21 = and i1 %tmp_984, i1 %xor_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1156 'and' 'and_ln231_21' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.28ns)   --->   "%xor_ln231_21 = xor i1 %tmp_981, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1157 'xor' 'xor_ln231_21' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_22)   --->   "%select_ln231_16 = select i1 %and_ln231_21, i1 %tmp_981, i1 %xor_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1158 'select' 'select_ln231_16' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_24)   --->   "%select_ln231_17 = select i1 %and_ln231_21, i1 %xor_ln231_21, i1 %tmp_981" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1159 'select' 'select_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_24)   --->   "%xor_ln231_22 = xor i1 %tmp_984, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1160 'xor' 'xor_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_24)   --->   "%or_ln231_17 = or i1 %tmp_985, i1 %xor_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1161 'or' 'or_ln231_17' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_22)   --->   "%xor_ln231_23 = xor i1 %select_ln231_16, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1162 'xor' 'xor_ln231_23' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_22)   --->   "%or_ln231_18 = or i1 %tmp_985, i1 %xor_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1163 'or' 'or_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1164 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_22 = and i1 %or_ln231_18, i1 %xor_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1164 'and' 'and_ln231_22' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_24)   --->   "%and_ln231_23 = and i1 %tmp_985, i1 %select_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1165 'and' 'and_ln231_23' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1166 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_24 = xor i1 %and_ln231_23, i1 %or_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1166 'xor' 'xor_ln231_24' <Predicate = (!icmp_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_19)   --->   "%and_ln231_24 = and i1 %xor_ln231_24, i1 %tmp_981" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1167 'and' 'and_ln231_24' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_19)   --->   "%or_ln231_19 = or i1 %and_ln231_22, i1 %and_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1168 'or' 'or_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_19)   --->   "%select_ln231_18 = select i1 %and_ln231_22, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1169 'select' 'select_ln231_18' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_19 = select i1 %or_ln231_19, i24 %select_ln231_18, i24 %sum1_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1170 'select' 'select_ln231_19' <Predicate = (!icmp_ln219)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln231_172 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1171 'sext' 'sext_ln231_172' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (2.38ns)   --->   "%mul_ln231_58 = mul i32 %sext_ln231_172, i32 %conv7_i535_6_4_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1172 'mul' 'mul_ln231_58' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln231_58 = trunc i32 %mul_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1173 'trunc' 'trunc_ln231_58' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.77ns)   --->   "%icmp_ln231_58 = icmp_ne  i9 %trunc_ln231_58, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1174 'icmp' 'icmp_ln231_58' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln231_175 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1175 'sext' 'sext_ln231_175' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (2.38ns)   --->   "%mul_ln231_59 = mul i32 %sext_ln231_175, i32 %conv7_i535_6_5_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1176 'mul' 'mul_ln231_59' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln231_59 = trunc i32 %mul_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1177 'trunc' 'trunc_ln231_59' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.77ns)   --->   "%icmp_ln231_59 = icmp_ne  i9 %trunc_ln231_59, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1178 'icmp' 'icmp_ln231_59' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln231_178 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1179 'sext' 'sext_ln231_178' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (2.38ns)   --->   "%mul_ln231_60 = mul i32 %sext_ln231_178, i32 %conv7_i535_6_6_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1180 'mul' 'mul_ln231_60' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln231_60 = trunc i32 %mul_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1181 'trunc' 'trunc_ln231_60' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.77ns)   --->   "%icmp_ln231_60 = icmp_ne  i9 %trunc_ln231_60, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1182 'icmp' 'icmp_ln231_60' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln231_181 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1183 'sext' 'sext_ln231_181' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (2.38ns)   --->   "%mul_ln231_61 = mul i32 %sext_ln231_181, i32 %conv7_i535_6_7_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1184 'mul' 'mul_ln231_61' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln231_61 = trunc i32 %mul_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1185 'trunc' 'trunc_ln231_61' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.77ns)   --->   "%icmp_ln231_61 = icmp_ne  i9 %trunc_ln231_61, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1186 'icmp' 'icmp_ln231_61' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln231_184 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1187 'sext' 'sext_ln231_184' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (2.38ns)   --->   "%mul_ln231_62 = mul i32 %sext_ln231_184, i32 %conv7_i535_6_8_i_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1188 'mul' 'mul_ln231_62' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln231_62 = trunc i32 %mul_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1189 'trunc' 'trunc_ln231_62' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.77ns)   --->   "%icmp_ln231_62 = icmp_ne  i9 %trunc_ln231_62, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1190 'icmp' 'icmp_ln231_62' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln231_187 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1191 'sext' 'sext_ln231_187' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (2.38ns)   --->   "%mul_ln231_63 = mul i32 %sext_ln231_187, i32 %conv7_i535_7_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1192 'mul' 'mul_ln231_63' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln231_63 = trunc i32 %mul_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1193 'trunc' 'trunc_ln231_63' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.77ns)   --->   "%icmp_ln231_63 = icmp_ne  i9 %trunc_ln231_63, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1194 'icmp' 'icmp_ln231_63' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln231_190 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1195 'sext' 'sext_ln231_190' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (2.38ns)   --->   "%mul_ln231_64 = mul i32 %sext_ln231_190, i32 %conv7_i535_7_1_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1196 'mul' 'mul_ln231_64' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln231_64 = trunc i32 %mul_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1197 'trunc' 'trunc_ln231_64' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.77ns)   --->   "%icmp_ln231_64 = icmp_ne  i9 %trunc_ln231_64, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1198 'icmp' 'icmp_ln231_64' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln231_193 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1199 'sext' 'sext_ln231_193' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (2.38ns)   --->   "%mul_ln231_65 = mul i32 %sext_ln231_193, i32 %conv7_i535_7_2_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1200 'mul' 'mul_ln231_65' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln231_65 = trunc i32 %mul_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1201 'trunc' 'trunc_ln231_65' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.77ns)   --->   "%icmp_ln231_65 = icmp_ne  i9 %trunc_ln231_65, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1202 'icmp' 'icmp_ln231_65' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln231_196 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1203 'sext' 'sext_ln231_196' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (2.38ns)   --->   "%mul_ln231_66 = mul i32 %sext_ln231_196, i32 %conv7_i535_7_3_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1204 'mul' 'mul_ln231_66' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln231_66 = trunc i32 %mul_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1205 'trunc' 'trunc_ln231_66' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.77ns)   --->   "%icmp_ln231_66 = icmp_ne  i9 %trunc_ln231_66, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1206 'icmp' 'icmp_ln231_66' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln231_199 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1207 'sext' 'sext_ln231_199' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (2.38ns)   --->   "%mul_ln231_67 = mul i32 %sext_ln231_199, i32 %conv7_i535_7_4_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1208 'mul' 'mul_ln231_67' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln231_67 = trunc i32 %mul_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1209 'trunc' 'trunc_ln231_67' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.77ns)   --->   "%icmp_ln231_67 = icmp_ne  i9 %trunc_ln231_67, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1210 'icmp' 'icmp_ln231_67' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln231_202 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1211 'sext' 'sext_ln231_202' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (2.38ns)   --->   "%mul_ln231_68 = mul i32 %sext_ln231_202, i32 %conv7_i535_7_5_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1212 'mul' 'mul_ln231_68' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln231_68 = trunc i32 %mul_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1213 'trunc' 'trunc_ln231_68' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.77ns)   --->   "%icmp_ln231_68 = icmp_ne  i9 %trunc_ln231_68, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1214 'icmp' 'icmp_ln231_68' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln231_205 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1215 'sext' 'sext_ln231_205' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (2.38ns)   --->   "%mul_ln231_69 = mul i32 %sext_ln231_205, i32 %conv7_i535_7_6_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1216 'mul' 'mul_ln231_69' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln231_69 = trunc i32 %mul_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1217 'trunc' 'trunc_ln231_69' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.77ns)   --->   "%icmp_ln231_69 = icmp_ne  i9 %trunc_ln231_69, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1218 'icmp' 'icmp_ln231_69' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln231_208 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1219 'sext' 'sext_ln231_208' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (2.38ns)   --->   "%mul_ln231_70 = mul i32 %sext_ln231_208, i32 %conv7_i535_7_7_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1220 'mul' 'mul_ln231_70' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln231_70 = trunc i32 %mul_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1221 'trunc' 'trunc_ln231_70' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.77ns)   --->   "%icmp_ln231_70 = icmp_ne  i9 %trunc_ln231_70, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1222 'icmp' 'icmp_ln231_70' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln231_211 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1223 'sext' 'sext_ln231_211' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (2.38ns)   --->   "%mul_ln231_71 = mul i32 %sext_ln231_211, i32 %conv7_i535_7_8_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1224 'mul' 'mul_ln231_71' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln231_71 = trunc i32 %mul_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1225 'trunc' 'trunc_ln231_71' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.77ns)   --->   "%icmp_ln231_71 = icmp_ne  i9 %trunc_ln231_71, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1226 'icmp' 'icmp_ln231_71' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln231_214 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1227 'sext' 'sext_ln231_214' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (2.38ns)   --->   "%mul_ln231_72 = mul i32 %sext_ln231_214, i32 %conv7_i535_8_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1228 'mul' 'mul_ln231_72' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%trunc_ln231_72 = trunc i32 %mul_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1229 'trunc' 'trunc_ln231_72' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.77ns)   --->   "%icmp_ln231_72 = icmp_ne  i9 %trunc_ln231_72, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1230 'icmp' 'icmp_ln231_72' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln231_217 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1231 'sext' 'sext_ln231_217' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (2.38ns)   --->   "%mul_ln231_73 = mul i32 %sext_ln231_217, i32 %conv7_i535_8_1_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1232 'mul' 'mul_ln231_73' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln231_73 = trunc i32 %mul_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1233 'trunc' 'trunc_ln231_73' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (0.77ns)   --->   "%icmp_ln231_73 = icmp_ne  i9 %trunc_ln231_73, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1234 'icmp' 'icmp_ln231_73' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln231_220 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1235 'sext' 'sext_ln231_220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (2.38ns)   --->   "%mul_ln231_74 = mul i32 %sext_ln231_220, i32 %conv7_i535_8_2_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1236 'mul' 'mul_ln231_74' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln231_74 = trunc i32 %mul_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1237 'trunc' 'trunc_ln231_74' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.77ns)   --->   "%icmp_ln231_74 = icmp_ne  i9 %trunc_ln231_74, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1238 'icmp' 'icmp_ln231_74' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln231_223 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1239 'sext' 'sext_ln231_223' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (2.38ns)   --->   "%mul_ln231_75 = mul i32 %sext_ln231_223, i32 %conv7_i535_8_3_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1240 'mul' 'mul_ln231_75' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln231_75 = trunc i32 %mul_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1241 'trunc' 'trunc_ln231_75' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.77ns)   --->   "%icmp_ln231_75 = icmp_ne  i9 %trunc_ln231_75, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1242 'icmp' 'icmp_ln231_75' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln231_226 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1243 'sext' 'sext_ln231_226' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (2.38ns)   --->   "%mul_ln231_76 = mul i32 %sext_ln231_226, i32 %conv7_i535_8_4_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1244 'mul' 'mul_ln231_76' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln231_76 = trunc i32 %mul_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1245 'trunc' 'trunc_ln231_76' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.77ns)   --->   "%icmp_ln231_76 = icmp_ne  i9 %trunc_ln231_76, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1246 'icmp' 'icmp_ln231_76' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln231_229 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1247 'sext' 'sext_ln231_229' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1248 [1/1] (2.38ns)   --->   "%mul_ln231_77 = mul i32 %sext_ln231_229, i32 %conv7_i535_8_5_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1248 'mul' 'mul_ln231_77' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln231_77 = trunc i32 %mul_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1249 'trunc' 'trunc_ln231_77' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.77ns)   --->   "%icmp_ln231_77 = icmp_ne  i9 %trunc_ln231_77, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1250 'icmp' 'icmp_ln231_77' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln231_232 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1251 'sext' 'sext_ln231_232' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (2.38ns)   --->   "%mul_ln231_78 = mul i32 %sext_ln231_232, i32 %conv7_i535_8_6_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1252 'mul' 'mul_ln231_78' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln231_78 = trunc i32 %mul_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1253 'trunc' 'trunc_ln231_78' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.77ns)   --->   "%icmp_ln231_78 = icmp_ne  i9 %trunc_ln231_78, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1254 'icmp' 'icmp_ln231_78' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln231_235 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1255 'sext' 'sext_ln231_235' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (2.38ns)   --->   "%mul_ln231_79 = mul i32 %sext_ln231_235, i32 %conv7_i535_8_7_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1256 'mul' 'mul_ln231_79' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln231_79 = trunc i32 %mul_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1257 'trunc' 'trunc_ln231_79' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1258 [1/1] (0.77ns)   --->   "%icmp_ln231_79 = icmp_ne  i9 %trunc_ln231_79, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1258 'icmp' 'icmp_ln231_79' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln231_238 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_3" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1259 'sext' 'sext_ln231_238' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1260 [1/1] (2.38ns)   --->   "%mul_ln231_80 = mul i32 %sext_ln231_238, i32 %conv7_i535_8_8_i_cast_cast" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1260 'mul' 'mul_ln231_80' <Predicate = (!icmp_ln219)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln231_80 = trunc i32 %mul_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1261 'trunc' 'trunc_ln231_80' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 1262 [1/1] (0.77ns)   --->   "%icmp_ln231_80 = icmp_ne  i9 %trunc_ln231_80, i9 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1262 'icmp' 'icmp_ln231_80' <Predicate = (!icmp_ln219)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1263 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1263 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1264 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1264 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1265 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1265 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1266 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1266 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1267 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1267 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1268 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1268 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1269 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1269 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1270 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1270 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1271 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1271 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1272 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1272 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1273 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1273 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1274 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1274 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1275 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1275 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1276 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1276 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1277 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1277 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 1278 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1278 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = (!icmp_ln219)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 5.69>
ST_5 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln231_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_19, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1279 'bitconcatenate' 'shl_ln231_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln231_14 = sext i34 %shl_ln231_4" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1280 'sext' 'sext_ln231_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln231_15 = sext i32 %mul_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1281 'sext' 'sext_ln231_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln231_245 = sext i32 %mul_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1282 'sext' 'sext_ln231_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1283 [1/1] (1.02ns)   --->   "%add_ln231_8 = add i35 %sext_ln231_14, i35 %sext_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1283 'add' 'add_ln231_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1284 [1/1] (1.02ns)   --->   "%add_ln231_19 = add i34 %shl_ln231_4, i34 %sext_ln231_245" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1284 'add' 'add_ln231_19' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_8, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1285 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%sum1_10 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_19, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1286 'partselect' 'sum1_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_19, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1287 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_5, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1288 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_19, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1289 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%or_ln231_20 = or i1 %tmp_987, i1 %icmp_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1290 'or' 'or_ln231_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%and_ln231_25 = and i1 %or_ln231_20, i1 %tmp_988" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1291 'and' 'and_ln231_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node sum1_11)   --->   "%zext_ln231_5 = zext i1 %and_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1292 'zext' 'zext_ln231_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1293 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_11 = add i24 %sum1_10, i24 %zext_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1293 'add' 'sum1_11' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_11, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1294 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_26)   --->   "%xor_ln231_25 = xor i1 %tmp_990, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1295 'xor' 'xor_ln231_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_26 = and i1 %tmp_989, i1 %xor_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1296 'and' 'and_ln231_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1297 [1/1] (0.28ns)   --->   "%xor_ln231_26 = xor i1 %tmp_986, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1297 'xor' 'xor_ln231_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_27)   --->   "%select_ln231_20 = select i1 %and_ln231_26, i1 %tmp_986, i1 %xor_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1298 'select' 'select_ln231_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_29)   --->   "%select_ln231_21 = select i1 %and_ln231_26, i1 %xor_ln231_26, i1 %tmp_986" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1299 'select' 'select_ln231_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_29)   --->   "%xor_ln231_27 = xor i1 %tmp_989, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1300 'xor' 'xor_ln231_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_29)   --->   "%or_ln231_21 = or i1 %tmp_990, i1 %xor_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1301 'or' 'or_ln231_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_27)   --->   "%xor_ln231_28 = xor i1 %select_ln231_20, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1302 'xor' 'xor_ln231_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_27)   --->   "%or_ln231_22 = or i1 %tmp_990, i1 %xor_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1303 'or' 'or_ln231_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1304 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_27 = and i1 %or_ln231_22, i1 %xor_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1304 'and' 'and_ln231_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_29)   --->   "%and_ln231_28 = and i1 %tmp_990, i1 %select_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1305 'and' 'and_ln231_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1306 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_29 = xor i1 %and_ln231_28, i1 %or_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1306 'xor' 'xor_ln231_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_23)   --->   "%and_ln231_29 = and i1 %xor_ln231_29, i1 %tmp_986" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1307 'and' 'and_ln231_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_23)   --->   "%or_ln231_23 = or i1 %and_ln231_27, i1 %and_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1308 'or' 'or_ln231_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_23)   --->   "%select_ln231_22 = select i1 %and_ln231_27, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1309 'select' 'select_ln231_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1310 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_23 = select i1 %or_ln231_23, i24 %select_ln231_22, i24 %sum1_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1310 'select' 'select_ln231_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln231_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_23, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1311 'bitconcatenate' 'shl_ln231_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln231_17 = sext i34 %shl_ln231_5" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1312 'sext' 'sext_ln231_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln231_18 = sext i32 %mul_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1313 'sext' 'sext_ln231_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln231_246 = sext i32 %mul_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1314 'sext' 'sext_ln231_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1315 [1/1] (1.02ns)   --->   "%add_ln231_10 = add i35 %sext_ln231_17, i35 %sext_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1315 'add' 'add_ln231_10' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1316 [1/1] (1.02ns)   --->   "%add_ln231_23 = add i34 %shl_ln231_5, i34 %sext_ln231_246" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1316 'add' 'add_ln231_23' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_10, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1317 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%sum1_12 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_23, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1318 'partselect' 'sum1_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_23, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1319 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_6, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1320 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_23, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1321 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%or_ln231_24 = or i1 %tmp_992, i1 %icmp_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1322 'or' 'or_ln231_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%and_ln231_30 = and i1 %or_ln231_24, i1 %tmp_993" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1323 'and' 'and_ln231_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node sum1_13)   --->   "%zext_ln231_6 = zext i1 %and_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1324 'zext' 'zext_ln231_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1325 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_13 = add i24 %sum1_12, i24 %zext_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1325 'add' 'sum1_13' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_13, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1326 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_31)   --->   "%xor_ln231_30 = xor i1 %tmp_995, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1327 'xor' 'xor_ln231_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1328 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_31 = and i1 %tmp_994, i1 %xor_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1328 'and' 'and_ln231_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1329 [1/1] (0.28ns)   --->   "%xor_ln231_31 = xor i1 %tmp_991, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1329 'xor' 'xor_ln231_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_32)   --->   "%select_ln231_24 = select i1 %and_ln231_31, i1 %tmp_991, i1 %xor_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1330 'select' 'select_ln231_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_34)   --->   "%select_ln231_25 = select i1 %and_ln231_31, i1 %xor_ln231_31, i1 %tmp_991" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1331 'select' 'select_ln231_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_34)   --->   "%xor_ln231_32 = xor i1 %tmp_994, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1332 'xor' 'xor_ln231_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_34)   --->   "%or_ln231_25 = or i1 %tmp_995, i1 %xor_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1333 'or' 'or_ln231_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_32)   --->   "%xor_ln231_33 = xor i1 %select_ln231_24, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1334 'xor' 'xor_ln231_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_32)   --->   "%or_ln231_26 = or i1 %tmp_995, i1 %xor_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1335 'or' 'or_ln231_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1336 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_32 = and i1 %or_ln231_26, i1 %xor_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1336 'and' 'and_ln231_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_34)   --->   "%and_ln231_33 = and i1 %tmp_995, i1 %select_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1337 'and' 'and_ln231_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1338 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_34 = xor i1 %and_ln231_33, i1 %or_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1338 'xor' 'xor_ln231_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_27)   --->   "%and_ln231_34 = and i1 %xor_ln231_34, i1 %tmp_991" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1339 'and' 'and_ln231_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_27)   --->   "%or_ln231_27 = or i1 %and_ln231_32, i1 %and_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1340 'or' 'or_ln231_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_27)   --->   "%select_ln231_26 = select i1 %and_ln231_32, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1341 'select' 'select_ln231_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1342 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_27 = select i1 %or_ln231_27, i24 %select_ln231_26, i24 %sum1_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1342 'select' 'select_ln231_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1343 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1343 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1344 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1344 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1345 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1345 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1346 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1346 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1347 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1347 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1348 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1348 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1349 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1349 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 1350 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1350 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 5.69>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln231_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_27, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1351 'bitconcatenate' 'shl_ln231_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln231_20 = sext i34 %shl_ln231_6" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1352 'sext' 'sext_ln231_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln231_21 = sext i32 %mul_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1353 'sext' 'sext_ln231_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln231_247 = sext i32 %mul_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1354 'sext' 'sext_ln231_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1355 [1/1] (1.02ns)   --->   "%add_ln231_12 = add i35 %sext_ln231_20, i35 %sext_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1355 'add' 'add_ln231_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1356 [1/1] (1.02ns)   --->   "%add_ln231_27 = add i34 %shl_ln231_6, i34 %sext_ln231_247" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1356 'add' 'add_ln231_27' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_12, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1357 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%sum1_14 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_27, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1358 'partselect' 'sum1_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_27, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1359 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_7, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1360 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_27, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1361 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%or_ln231_28 = or i1 %tmp_997, i1 %icmp_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1362 'or' 'or_ln231_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%and_ln231_35 = and i1 %or_ln231_28, i1 %tmp_998" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1363 'and' 'and_ln231_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node sum1_15)   --->   "%zext_ln231_7 = zext i1 %and_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1364 'zext' 'zext_ln231_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_15 = add i24 %sum1_14, i24 %zext_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1365 'add' 'sum1_15' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_15, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1366 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_36)   --->   "%xor_ln231_35 = xor i1 %tmp_1000, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1367 'xor' 'xor_ln231_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1368 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_36 = and i1 %tmp_999, i1 %xor_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1368 'and' 'and_ln231_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1369 [1/1] (0.28ns)   --->   "%xor_ln231_36 = xor i1 %tmp_996, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1369 'xor' 'xor_ln231_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_37)   --->   "%select_ln231_28 = select i1 %and_ln231_36, i1 %tmp_996, i1 %xor_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1370 'select' 'select_ln231_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_39)   --->   "%select_ln231_29 = select i1 %and_ln231_36, i1 %xor_ln231_36, i1 %tmp_996" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1371 'select' 'select_ln231_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_39)   --->   "%xor_ln231_37 = xor i1 %tmp_999, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1372 'xor' 'xor_ln231_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_39)   --->   "%or_ln231_29 = or i1 %tmp_1000, i1 %xor_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1373 'or' 'or_ln231_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_37)   --->   "%xor_ln231_38 = xor i1 %select_ln231_28, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1374 'xor' 'xor_ln231_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_37)   --->   "%or_ln231_30 = or i1 %tmp_1000, i1 %xor_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1375 'or' 'or_ln231_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1376 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_37 = and i1 %or_ln231_30, i1 %xor_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1376 'and' 'and_ln231_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_39)   --->   "%and_ln231_38 = and i1 %tmp_1000, i1 %select_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1377 'and' 'and_ln231_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1378 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_39 = xor i1 %and_ln231_38, i1 %or_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1378 'xor' 'xor_ln231_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_31)   --->   "%and_ln231_39 = and i1 %xor_ln231_39, i1 %tmp_996" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1379 'and' 'and_ln231_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_31)   --->   "%or_ln231_31 = or i1 %and_ln231_37, i1 %and_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1380 'or' 'or_ln231_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_31)   --->   "%select_ln231_30 = select i1 %and_ln231_37, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1381 'select' 'select_ln231_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1382 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_31 = select i1 %or_ln231_31, i24 %select_ln231_30, i24 %sum1_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1382 'select' 'select_ln231_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln231_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_31, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1383 'bitconcatenate' 'shl_ln231_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln231_23 = sext i34 %shl_ln231_7" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1384 'sext' 'sext_ln231_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln231_24 = sext i32 %mul_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1385 'sext' 'sext_ln231_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln231_248 = sext i32 %mul_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1386 'sext' 'sext_ln231_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1387 [1/1] (1.02ns)   --->   "%add_ln231_14 = add i35 %sext_ln231_23, i35 %sext_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1387 'add' 'add_ln231_14' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1388 [1/1] (1.02ns)   --->   "%add_ln231_31 = add i34 %shl_ln231_7, i34 %sext_ln231_248" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1388 'add' 'add_ln231_31' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_14, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1389 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%sum1_16 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_31, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1390 'partselect' 'sum1_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_31, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1391 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_8, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1392 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_31, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1393 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%or_ln231_32 = or i1 %tmp_1002, i1 %icmp_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1394 'or' 'or_ln231_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%and_ln231_40 = and i1 %or_ln231_32, i1 %tmp_1003" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1395 'and' 'and_ln231_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node sum1_17)   --->   "%zext_ln231_8 = zext i1 %and_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1396 'zext' 'zext_ln231_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1397 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_17 = add i24 %sum1_16, i24 %zext_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1397 'add' 'sum1_17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_17, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1398 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_41)   --->   "%xor_ln231_40 = xor i1 %tmp_1005, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1399 'xor' 'xor_ln231_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1400 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_41 = and i1 %tmp_1004, i1 %xor_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1400 'and' 'and_ln231_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1401 [1/1] (0.28ns)   --->   "%xor_ln231_41 = xor i1 %tmp_1001, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1401 'xor' 'xor_ln231_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_42)   --->   "%select_ln231_32 = select i1 %and_ln231_41, i1 %tmp_1001, i1 %xor_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1402 'select' 'select_ln231_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_44)   --->   "%select_ln231_33 = select i1 %and_ln231_41, i1 %xor_ln231_41, i1 %tmp_1001" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1403 'select' 'select_ln231_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_44)   --->   "%xor_ln231_42 = xor i1 %tmp_1004, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1404 'xor' 'xor_ln231_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_44)   --->   "%or_ln231_33 = or i1 %tmp_1005, i1 %xor_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1405 'or' 'or_ln231_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_42)   --->   "%xor_ln231_43 = xor i1 %select_ln231_32, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1406 'xor' 'xor_ln231_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_42)   --->   "%or_ln231_34 = or i1 %tmp_1005, i1 %xor_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1407 'or' 'or_ln231_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1408 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_42 = and i1 %or_ln231_34, i1 %xor_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1408 'and' 'and_ln231_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_44)   --->   "%and_ln231_43 = and i1 %tmp_1005, i1 %select_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1409 'and' 'and_ln231_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1410 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_44 = xor i1 %and_ln231_43, i1 %or_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1410 'xor' 'xor_ln231_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_35)   --->   "%and_ln231_44 = and i1 %xor_ln231_44, i1 %tmp_1001" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1411 'and' 'and_ln231_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_35)   --->   "%or_ln231_35 = or i1 %and_ln231_42, i1 %and_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1412 'or' 'or_ln231_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_35)   --->   "%select_ln231_34 = select i1 %and_ln231_42, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1413 'select' 'select_ln231_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1414 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_35 = select i1 %or_ln231_35, i24 %select_ln231_34, i24 %sum1_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1414 'select' 'select_ln231_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.69>
ST_7 : Operation 1415 [1/1] (0.00ns)   --->   "%shl_ln231_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_35, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1415 'bitconcatenate' 'shl_ln231_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln231_26 = sext i34 %shl_ln231_8" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1416 'sext' 'sext_ln231_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln231_27 = sext i32 %mul_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1417 'sext' 'sext_ln231_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln231_249 = sext i32 %mul_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1418 'sext' 'sext_ln231_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1419 [1/1] (1.02ns)   --->   "%add_ln231_16 = add i35 %sext_ln231_26, i35 %sext_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1419 'add' 'add_ln231_16' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1420 [1/1] (1.02ns)   --->   "%add_ln231_35 = add i34 %shl_ln231_8, i34 %sext_ln231_249" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1420 'add' 'add_ln231_35' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_16, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1421 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%sum1_18 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_35, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1422 'partselect' 'sum1_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_35, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1423 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_9, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1424 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_35, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1425 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%or_ln231_36 = or i1 %tmp_1007, i1 %icmp_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1426 'or' 'or_ln231_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%and_ln231_45 = and i1 %or_ln231_36, i1 %tmp_1008" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1427 'and' 'and_ln231_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node sum1_19)   --->   "%zext_ln231_9 = zext i1 %and_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1428 'zext' 'zext_ln231_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1429 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_19 = add i24 %sum1_18, i24 %zext_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1429 'add' 'sum1_19' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_19, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1430 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_46)   --->   "%xor_ln231_45 = xor i1 %tmp_1010, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1431 'xor' 'xor_ln231_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1432 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_46 = and i1 %tmp_1009, i1 %xor_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1432 'and' 'and_ln231_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1433 [1/1] (0.28ns)   --->   "%xor_ln231_46 = xor i1 %tmp_1006, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1433 'xor' 'xor_ln231_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_47)   --->   "%select_ln231_36 = select i1 %and_ln231_46, i1 %tmp_1006, i1 %xor_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1434 'select' 'select_ln231_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_49)   --->   "%select_ln231_37 = select i1 %and_ln231_46, i1 %xor_ln231_46, i1 %tmp_1006" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1435 'select' 'select_ln231_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_49)   --->   "%xor_ln231_47 = xor i1 %tmp_1009, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1436 'xor' 'xor_ln231_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_49)   --->   "%or_ln231_37 = or i1 %tmp_1010, i1 %xor_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1437 'or' 'or_ln231_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_47)   --->   "%xor_ln231_48 = xor i1 %select_ln231_36, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1438 'xor' 'xor_ln231_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_47)   --->   "%or_ln231_38 = or i1 %tmp_1010, i1 %xor_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1439 'or' 'or_ln231_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1440 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_47 = and i1 %or_ln231_38, i1 %xor_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1440 'and' 'and_ln231_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_49)   --->   "%and_ln231_48 = and i1 %tmp_1010, i1 %select_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1441 'and' 'and_ln231_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1442 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_49 = xor i1 %and_ln231_48, i1 %or_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1442 'xor' 'xor_ln231_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_39)   --->   "%and_ln231_49 = and i1 %xor_ln231_49, i1 %tmp_1006" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1443 'and' 'and_ln231_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_39)   --->   "%or_ln231_39 = or i1 %and_ln231_47, i1 %and_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1444 'or' 'or_ln231_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_39)   --->   "%select_ln231_38 = select i1 %and_ln231_47, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1445 'select' 'select_ln231_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1446 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_39 = select i1 %or_ln231_39, i24 %select_ln231_38, i24 %sum1_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1446 'select' 'select_ln231_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1447 [1/1] (0.00ns)   --->   "%shl_ln231_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_39, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1447 'bitconcatenate' 'shl_ln231_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln231_29 = sext i34 %shl_ln231_9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1448 'sext' 'sext_ln231_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln231_30 = sext i32 %mul_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1449 'sext' 'sext_ln231_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln231_250 = sext i32 %mul_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1450 'sext' 'sext_ln231_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1451 [1/1] (1.02ns)   --->   "%add_ln231_18 = add i35 %sext_ln231_29, i35 %sext_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1451 'add' 'add_ln231_18' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1452 [1/1] (1.02ns)   --->   "%add_ln231_39 = add i34 %shl_ln231_9, i34 %sext_ln231_250" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1452 'add' 'add_ln231_39' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_18, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1453 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%sum1_20 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_39, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1454 'partselect' 'sum1_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_39, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1455 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_10, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1456 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_39, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1457 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%or_ln231_40 = or i1 %tmp_1012, i1 %icmp_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1458 'or' 'or_ln231_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%and_ln231_50 = and i1 %or_ln231_40, i1 %tmp_1013" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1459 'and' 'and_ln231_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node sum1_21)   --->   "%zext_ln231_10 = zext i1 %and_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1460 'zext' 'zext_ln231_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1461 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_21 = add i24 %sum1_20, i24 %zext_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1461 'add' 'sum1_21' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_21, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1462 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_51)   --->   "%xor_ln231_50 = xor i1 %tmp_1015, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1463 'xor' 'xor_ln231_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_51 = and i1 %tmp_1014, i1 %xor_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1464 'and' 'and_ln231_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1465 [1/1] (0.28ns)   --->   "%xor_ln231_51 = xor i1 %tmp_1011, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1465 'xor' 'xor_ln231_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_52)   --->   "%select_ln231_40 = select i1 %and_ln231_51, i1 %tmp_1011, i1 %xor_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1466 'select' 'select_ln231_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_54)   --->   "%select_ln231_41 = select i1 %and_ln231_51, i1 %xor_ln231_51, i1 %tmp_1011" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1467 'select' 'select_ln231_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_54)   --->   "%xor_ln231_52 = xor i1 %tmp_1014, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1468 'xor' 'xor_ln231_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_54)   --->   "%or_ln231_41 = or i1 %tmp_1015, i1 %xor_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1469 'or' 'or_ln231_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_52)   --->   "%xor_ln231_53 = xor i1 %select_ln231_40, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1470 'xor' 'xor_ln231_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_52)   --->   "%or_ln231_42 = or i1 %tmp_1015, i1 %xor_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1471 'or' 'or_ln231_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1472 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_52 = and i1 %or_ln231_42, i1 %xor_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1472 'and' 'and_ln231_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_54)   --->   "%and_ln231_53 = and i1 %tmp_1015, i1 %select_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1473 'and' 'and_ln231_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1474 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_54 = xor i1 %and_ln231_53, i1 %or_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1474 'xor' 'xor_ln231_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_43)   --->   "%and_ln231_54 = and i1 %xor_ln231_54, i1 %tmp_1011" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1475 'and' 'and_ln231_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_43)   --->   "%or_ln231_43 = or i1 %and_ln231_52, i1 %and_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1476 'or' 'or_ln231_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_43)   --->   "%select_ln231_42 = select i1 %and_ln231_52, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1477 'select' 'select_ln231_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1478 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_43 = select i1 %or_ln231_43, i24 %select_ln231_42, i24 %sum1_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1478 'select' 'select_ln231_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.69>
ST_8 : Operation 1479 [1/1] (0.00ns)   --->   "%shl_ln231_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_43, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1479 'bitconcatenate' 'shl_ln231_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln231_32 = sext i34 %shl_ln231_s" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1480 'sext' 'sext_ln231_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln231_33 = sext i32 %mul_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1481 'sext' 'sext_ln231_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln231_251 = sext i32 %mul_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1482 'sext' 'sext_ln231_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1483 [1/1] (1.02ns)   --->   "%add_ln231_20 = add i35 %sext_ln231_32, i35 %sext_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1483 'add' 'add_ln231_20' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1484 [1/1] (1.02ns)   --->   "%add_ln231_43 = add i34 %shl_ln231_s, i34 %sext_ln231_251" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1484 'add' 'add_ln231_43' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_20, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1485 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%sum1_22 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_43, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1486 'partselect' 'sum1_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_43, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1487 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_11, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1488 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_43, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1489 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%or_ln231_44 = or i1 %tmp_1017, i1 %icmp_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1490 'or' 'or_ln231_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%and_ln231_55 = and i1 %or_ln231_44, i1 %tmp_1018" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1491 'and' 'and_ln231_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node sum1_23)   --->   "%zext_ln231_11 = zext i1 %and_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1492 'zext' 'zext_ln231_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1493 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_23 = add i24 %sum1_22, i24 %zext_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1493 'add' 'sum1_23' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_23, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1494 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_56)   --->   "%xor_ln231_55 = xor i1 %tmp_1020, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1495 'xor' 'xor_ln231_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1496 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_56 = and i1 %tmp_1019, i1 %xor_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1496 'and' 'and_ln231_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1497 [1/1] (0.28ns)   --->   "%xor_ln231_56 = xor i1 %tmp_1016, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1497 'xor' 'xor_ln231_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_57)   --->   "%select_ln231_44 = select i1 %and_ln231_56, i1 %tmp_1016, i1 %xor_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1498 'select' 'select_ln231_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_59)   --->   "%select_ln231_45 = select i1 %and_ln231_56, i1 %xor_ln231_56, i1 %tmp_1016" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1499 'select' 'select_ln231_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_59)   --->   "%xor_ln231_57 = xor i1 %tmp_1019, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1500 'xor' 'xor_ln231_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_59)   --->   "%or_ln231_45 = or i1 %tmp_1020, i1 %xor_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1501 'or' 'or_ln231_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_57)   --->   "%xor_ln231_58 = xor i1 %select_ln231_44, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1502 'xor' 'xor_ln231_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_57)   --->   "%or_ln231_46 = or i1 %tmp_1020, i1 %xor_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1503 'or' 'or_ln231_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1504 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_57 = and i1 %or_ln231_46, i1 %xor_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1504 'and' 'and_ln231_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_59)   --->   "%and_ln231_58 = and i1 %tmp_1020, i1 %select_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1505 'and' 'and_ln231_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1506 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_59 = xor i1 %and_ln231_58, i1 %or_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1506 'xor' 'xor_ln231_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_47)   --->   "%and_ln231_59 = and i1 %xor_ln231_59, i1 %tmp_1016" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1507 'and' 'and_ln231_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_47)   --->   "%or_ln231_47 = or i1 %and_ln231_57, i1 %and_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1508 'or' 'or_ln231_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_47)   --->   "%select_ln231_46 = select i1 %and_ln231_57, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1509 'select' 'select_ln231_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1510 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_47 = select i1 %or_ln231_47, i24 %select_ln231_46, i24 %sum1_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1510 'select' 'select_ln231_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1511 [1/1] (0.00ns)   --->   "%shl_ln231_10 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_47, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1511 'bitconcatenate' 'shl_ln231_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln231_35 = sext i34 %shl_ln231_10" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1512 'sext' 'sext_ln231_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln231_36 = sext i32 %mul_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1513 'sext' 'sext_ln231_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln231_252 = sext i32 %mul_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1514 'sext' 'sext_ln231_252' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1515 [1/1] (1.02ns)   --->   "%add_ln231_22 = add i35 %sext_ln231_35, i35 %sext_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1515 'add' 'add_ln231_22' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1516 [1/1] (1.02ns)   --->   "%add_ln231_47 = add i34 %shl_ln231_10, i34 %sext_ln231_252" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1516 'add' 'add_ln231_47' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_22, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1517 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%sum1_24 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_47, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1518 'partselect' 'sum1_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_47, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1519 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_12, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1520 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_47, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1521 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%or_ln231_48 = or i1 %tmp_1022, i1 %icmp_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1522 'or' 'or_ln231_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%and_ln231_60 = and i1 %or_ln231_48, i1 %tmp_1023" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1523 'and' 'and_ln231_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node sum1_25)   --->   "%zext_ln231_12 = zext i1 %and_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1524 'zext' 'zext_ln231_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1525 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_25 = add i24 %sum1_24, i24 %zext_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1525 'add' 'sum1_25' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_25, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1526 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_61)   --->   "%xor_ln231_60 = xor i1 %tmp_1025, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1527 'xor' 'xor_ln231_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1528 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_61 = and i1 %tmp_1024, i1 %xor_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1528 'and' 'and_ln231_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.28ns)   --->   "%xor_ln231_61 = xor i1 %tmp_1021, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1529 'xor' 'xor_ln231_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_62)   --->   "%select_ln231_48 = select i1 %and_ln231_61, i1 %tmp_1021, i1 %xor_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1530 'select' 'select_ln231_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_64)   --->   "%select_ln231_49 = select i1 %and_ln231_61, i1 %xor_ln231_61, i1 %tmp_1021" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1531 'select' 'select_ln231_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_64)   --->   "%xor_ln231_62 = xor i1 %tmp_1024, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1532 'xor' 'xor_ln231_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_64)   --->   "%or_ln231_49 = or i1 %tmp_1025, i1 %xor_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1533 'or' 'or_ln231_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_62)   --->   "%xor_ln231_63 = xor i1 %select_ln231_48, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1534 'xor' 'xor_ln231_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_62)   --->   "%or_ln231_50 = or i1 %tmp_1025, i1 %xor_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1535 'or' 'or_ln231_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1536 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_62 = and i1 %or_ln231_50, i1 %xor_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1536 'and' 'and_ln231_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_64)   --->   "%and_ln231_63 = and i1 %tmp_1025, i1 %select_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1537 'and' 'and_ln231_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_64 = xor i1 %and_ln231_63, i1 %or_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1538 'xor' 'xor_ln231_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_51)   --->   "%and_ln231_64 = and i1 %xor_ln231_64, i1 %tmp_1021" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1539 'and' 'and_ln231_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_51)   --->   "%or_ln231_51 = or i1 %and_ln231_62, i1 %and_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1540 'or' 'or_ln231_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_51)   --->   "%select_ln231_50 = select i1 %and_ln231_62, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1541 'select' 'select_ln231_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1542 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_51 = select i1 %or_ln231_51, i24 %select_ln231_50, i24 %sum1_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1542 'select' 'select_ln231_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.72>
ST_9 : Operation 1543 [1/1] (0.00ns)   --->   "%shl_ln231_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_51, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1543 'bitconcatenate' 'shl_ln231_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln231_38 = sext i34 %shl_ln231_11" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1544 'sext' 'sext_ln231_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln231_39 = sext i32 %mul_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1545 'sext' 'sext_ln231_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln231_253 = sext i32 %mul_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1546 'sext' 'sext_ln231_253' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1547 [1/1] (1.02ns)   --->   "%add_ln231_24 = add i35 %sext_ln231_38, i35 %sext_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1547 'add' 'add_ln231_24' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1548 [1/1] (1.02ns)   --->   "%add_ln231_51 = add i34 %shl_ln231_11, i34 %sext_ln231_253" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1548 'add' 'add_ln231_51' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_24, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1549 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%sum1_26 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_51, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1550 'partselect' 'sum1_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_51, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1551 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_13, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1552 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_51, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1553 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%or_ln231_52 = or i1 %tmp_1027, i1 %icmp_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1554 'or' 'or_ln231_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%and_ln231_65 = and i1 %or_ln231_52, i1 %tmp_1028" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1555 'and' 'and_ln231_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node sum1_27)   --->   "%zext_ln231_13 = zext i1 %and_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1556 'zext' 'zext_ln231_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1557 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_27 = add i24 %sum1_26, i24 %zext_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1557 'add' 'sum1_27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_27, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1558 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_66)   --->   "%xor_ln231_65 = xor i1 %tmp_1030, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1559 'xor' 'xor_ln231_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1560 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_66 = and i1 %tmp_1029, i1 %xor_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1560 'and' 'and_ln231_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1561 [1/1] (0.28ns)   --->   "%xor_ln231_66 = xor i1 %tmp_1026, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1561 'xor' 'xor_ln231_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_67)   --->   "%select_ln231_52 = select i1 %and_ln231_66, i1 %tmp_1026, i1 %xor_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1562 'select' 'select_ln231_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_69)   --->   "%select_ln231_53 = select i1 %and_ln231_66, i1 %xor_ln231_66, i1 %tmp_1026" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1563 'select' 'select_ln231_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_69)   --->   "%xor_ln231_67 = xor i1 %tmp_1029, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1564 'xor' 'xor_ln231_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_69)   --->   "%or_ln231_53 = or i1 %tmp_1030, i1 %xor_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1565 'or' 'or_ln231_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_67)   --->   "%xor_ln231_68 = xor i1 %select_ln231_52, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1566 'xor' 'xor_ln231_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_67)   --->   "%or_ln231_54 = or i1 %tmp_1030, i1 %xor_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1567 'or' 'or_ln231_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1568 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_67 = and i1 %or_ln231_54, i1 %xor_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1568 'and' 'and_ln231_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_69)   --->   "%and_ln231_68 = and i1 %tmp_1030, i1 %select_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1569 'and' 'and_ln231_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1570 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_69 = xor i1 %and_ln231_68, i1 %or_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1570 'xor' 'xor_ln231_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_55)   --->   "%and_ln231_69 = and i1 %xor_ln231_69, i1 %tmp_1026" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1571 'and' 'and_ln231_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_55)   --->   "%or_ln231_55 = or i1 %and_ln231_67, i1 %and_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1572 'or' 'or_ln231_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_55)   --->   "%select_ln231_54 = select i1 %and_ln231_67, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1573 'select' 'select_ln231_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1574 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_55 = select i1 %or_ln231_55, i24 %select_ln231_54, i24 %sum1_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1574 'select' 'select_ln231_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln231_12 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_55, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1575 'bitconcatenate' 'shl_ln231_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln231_41 = sext i34 %shl_ln231_12" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1576 'sext' 'sext_ln231_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln231_42 = sext i32 %mul_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1577 'sext' 'sext_ln231_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln231_254 = sext i32 %mul_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1578 'sext' 'sext_ln231_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1579 [1/1] (1.02ns)   --->   "%add_ln231_26 = add i35 %sext_ln231_41, i35 %sext_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1579 'add' 'add_ln231_26' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1580 [1/1] (1.02ns)   --->   "%add_ln231_55 = add i34 %shl_ln231_12, i34 %sext_ln231_254" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1580 'add' 'add_ln231_55' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_26, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1581 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%sum1_28 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_55, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1582 'partselect' 'sum1_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_55, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1583 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_14, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1584 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_55, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1585 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%or_ln231_56 = or i1 %tmp_1032, i1 %icmp_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1586 'or' 'or_ln231_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%and_ln231_70 = and i1 %or_ln231_56, i1 %tmp_1033" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1587 'and' 'and_ln231_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node sum1_29)   --->   "%zext_ln231_14 = zext i1 %and_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1588 'zext' 'zext_ln231_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1589 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_29 = add i24 %sum1_28, i24 %zext_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1589 'add' 'sum1_29' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_29, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1590 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_71)   --->   "%xor_ln231_70 = xor i1 %tmp_1035, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1591 'xor' 'xor_ln231_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1592 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_71 = and i1 %tmp_1034, i1 %xor_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1592 'and' 'and_ln231_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1593 [1/1] (0.28ns)   --->   "%xor_ln231_71 = xor i1 %tmp_1031, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1593 'xor' 'xor_ln231_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_72)   --->   "%select_ln231_56 = select i1 %and_ln231_71, i1 %tmp_1031, i1 %xor_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1594 'select' 'select_ln231_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_74)   --->   "%select_ln231_57 = select i1 %and_ln231_71, i1 %xor_ln231_71, i1 %tmp_1031" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1595 'select' 'select_ln231_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_74)   --->   "%xor_ln231_72 = xor i1 %tmp_1034, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1596 'xor' 'xor_ln231_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_74)   --->   "%or_ln231_57 = or i1 %tmp_1035, i1 %xor_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1597 'or' 'or_ln231_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_72)   --->   "%xor_ln231_73 = xor i1 %select_ln231_56, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1598 'xor' 'xor_ln231_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_72)   --->   "%or_ln231_58 = or i1 %tmp_1035, i1 %xor_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1599 'or' 'or_ln231_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1600 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_72 = and i1 %or_ln231_58, i1 %xor_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1600 'and' 'and_ln231_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_74)   --->   "%and_ln231_73 = and i1 %tmp_1035, i1 %select_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1601 'and' 'and_ln231_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1602 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_74 = xor i1 %and_ln231_73, i1 %or_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1602 'xor' 'xor_ln231_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_59)   --->   "%and_ln231_74 = and i1 %xor_ln231_74, i1 %tmp_1031" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1603 'and' 'and_ln231_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_59)   --->   "%or_ln231_59 = or i1 %and_ln231_72, i1 %and_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1604 'or' 'or_ln231_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_59)   --->   "%select_ln231_58 = select i1 %and_ln231_72, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1605 'select' 'select_ln231_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1606 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_59 = select i1 %or_ln231_59, i24 %select_ln231_58, i24 %sum1_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1606 'select' 'select_ln231_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1607 [1/1] (0.00ns)   --->   "%shl_ln231_13 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_59, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1607 'bitconcatenate' 'shl_ln231_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln231_44 = sext i34 %shl_ln231_13" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1608 'sext' 'sext_ln231_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln231_45 = sext i32 %mul_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1609 'sext' 'sext_ln231_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln231_255 = sext i32 %mul_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1610 'sext' 'sext_ln231_255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1611 [1/1] (1.02ns)   --->   "%add_ln231_28 = add i35 %sext_ln231_44, i35 %sext_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1611 'add' 'add_ln231_28' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1612 [1/1] (1.02ns)   --->   "%add_ln231_59 = add i34 %shl_ln231_13, i34 %sext_ln231_255" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1612 'add' 'add_ln231_59' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_28, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1613 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_59, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1614 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.20>
ST_10 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%sum1_30 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_59, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1615 'partselect' 'sum1_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_59, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1616 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_15, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1617 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%or_ln231_60 = or i1 %tmp_1037, i1 %icmp_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1618 'or' 'or_ln231_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%and_ln231_75 = and i1 %or_ln231_60, i1 %tmp_1038" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1619 'and' 'and_ln231_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node sum1_31)   --->   "%zext_ln231_15 = zext i1 %and_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1620 'zext' 'zext_ln231_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1621 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_31 = add i24 %sum1_30, i24 %zext_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1621 'add' 'sum1_31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_31, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1622 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_76)   --->   "%xor_ln231_75 = xor i1 %tmp_1040, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1623 'xor' 'xor_ln231_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1624 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_76 = and i1 %tmp_1039, i1 %xor_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1624 'and' 'and_ln231_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1625 [1/1] (0.28ns)   --->   "%xor_ln231_76 = xor i1 %tmp_1036, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1625 'xor' 'xor_ln231_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_77)   --->   "%select_ln231_60 = select i1 %and_ln231_76, i1 %tmp_1036, i1 %xor_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1626 'select' 'select_ln231_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_79)   --->   "%select_ln231_61 = select i1 %and_ln231_76, i1 %xor_ln231_76, i1 %tmp_1036" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1627 'select' 'select_ln231_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_79)   --->   "%xor_ln231_77 = xor i1 %tmp_1039, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1628 'xor' 'xor_ln231_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_79)   --->   "%or_ln231_61 = or i1 %tmp_1040, i1 %xor_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1629 'or' 'or_ln231_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_77)   --->   "%xor_ln231_78 = xor i1 %select_ln231_60, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1630 'xor' 'xor_ln231_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_77)   --->   "%or_ln231_62 = or i1 %tmp_1040, i1 %xor_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1631 'or' 'or_ln231_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1632 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_77 = and i1 %or_ln231_62, i1 %xor_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1632 'and' 'and_ln231_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_79)   --->   "%and_ln231_78 = and i1 %tmp_1040, i1 %select_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1633 'and' 'and_ln231_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1634 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_79 = xor i1 %and_ln231_78, i1 %or_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1634 'xor' 'xor_ln231_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_63)   --->   "%and_ln231_79 = and i1 %xor_ln231_79, i1 %tmp_1036" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1635 'and' 'and_ln231_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_63)   --->   "%or_ln231_63 = or i1 %and_ln231_77, i1 %and_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1636 'or' 'or_ln231_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_63)   --->   "%select_ln231_62 = select i1 %and_ln231_77, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1637 'select' 'select_ln231_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_63 = select i1 %or_ln231_63, i24 %select_ln231_62, i24 %sum1_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1638 'select' 'select_ln231_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1639 [1/1] (0.00ns)   --->   "%shl_ln231_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_63, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1639 'bitconcatenate' 'shl_ln231_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln231_47 = sext i34 %shl_ln231_14" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1640 'sext' 'sext_ln231_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln231_48 = sext i32 %mul_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1641 'sext' 'sext_ln231_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln231_256 = sext i32 %mul_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1642 'sext' 'sext_ln231_256' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1643 [1/1] (1.02ns)   --->   "%add_ln231_30 = add i35 %sext_ln231_47, i35 %sext_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1643 'add' 'add_ln231_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1644 [1/1] (1.02ns)   --->   "%add_ln231_63 = add i34 %shl_ln231_14, i34 %sext_ln231_256" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1644 'add' 'add_ln231_63' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_30, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1645 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%sum1_32 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_63, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1646 'partselect' 'sum1_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_63, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1647 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_16, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1648 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_63, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1649 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%or_ln231_64 = or i1 %tmp_1042, i1 %icmp_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1650 'or' 'or_ln231_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%and_ln231_80 = and i1 %or_ln231_64, i1 %tmp_1043" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1651 'and' 'and_ln231_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node sum1_33)   --->   "%zext_ln231_16 = zext i1 %and_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1652 'zext' 'zext_ln231_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1653 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_33 = add i24 %sum1_32, i24 %zext_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1653 'add' 'sum1_33' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_33, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1654 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_81)   --->   "%xor_ln231_80 = xor i1 %tmp_1045, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1655 'xor' 'xor_ln231_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1656 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_81 = and i1 %tmp_1044, i1 %xor_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1656 'and' 'and_ln231_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1657 [1/1] (0.28ns)   --->   "%xor_ln231_81 = xor i1 %tmp_1041, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1657 'xor' 'xor_ln231_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_82)   --->   "%select_ln231_64 = select i1 %and_ln231_81, i1 %tmp_1041, i1 %xor_ln231_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1658 'select' 'select_ln231_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_84)   --->   "%select_ln231_65 = select i1 %and_ln231_81, i1 %xor_ln231_81, i1 %tmp_1041" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1659 'select' 'select_ln231_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_84)   --->   "%xor_ln231_82 = xor i1 %tmp_1044, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1660 'xor' 'xor_ln231_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_84)   --->   "%or_ln231_65 = or i1 %tmp_1045, i1 %xor_ln231_82" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1661 'or' 'or_ln231_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_82)   --->   "%xor_ln231_83 = xor i1 %select_ln231_64, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1662 'xor' 'xor_ln231_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_82)   --->   "%or_ln231_66 = or i1 %tmp_1045, i1 %xor_ln231_83" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1663 'or' 'or_ln231_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1664 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_82 = and i1 %or_ln231_66, i1 %xor_ln231_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1664 'and' 'and_ln231_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_84)   --->   "%and_ln231_83 = and i1 %tmp_1045, i1 %select_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1665 'and' 'and_ln231_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1666 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_84 = xor i1 %and_ln231_83, i1 %or_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1666 'xor' 'xor_ln231_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_67)   --->   "%and_ln231_84 = and i1 %xor_ln231_84, i1 %tmp_1041" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1667 'and' 'and_ln231_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_67)   --->   "%or_ln231_67 = or i1 %and_ln231_82, i1 %and_ln231_84" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1668 'or' 'or_ln231_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_67)   --->   "%select_ln231_66 = select i1 %and_ln231_82, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1669 'select' 'select_ln231_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1670 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_67 = select i1 %or_ln231_67, i24 %select_ln231_66, i24 %sum1_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1670 'select' 'select_ln231_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1671 [1/1] (0.00ns)   --->   "%shl_ln231_15 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_67, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1671 'bitconcatenate' 'shl_ln231_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln231_50 = sext i34 %shl_ln231_15" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1672 'sext' 'sext_ln231_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln231_51 = sext i32 %mul_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1673 'sext' 'sext_ln231_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln231_257 = sext i32 %mul_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1674 'sext' 'sext_ln231_257' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1675 [1/1] (1.02ns)   --->   "%add_ln231_32 = add i35 %sext_ln231_50, i35 %sext_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1675 'add' 'add_ln231_32' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1676 [1/1] (1.02ns)   --->   "%add_ln231_67 = add i34 %shl_ln231_15, i34 %sext_ln231_257" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1676 'add' 'add_ln231_67' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_32, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1677 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%sum1_34 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_67, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1678 'partselect' 'sum1_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_67, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1679 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_17, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1680 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_67, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1681 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%or_ln231_68 = or i1 %tmp_1047, i1 %icmp_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1682 'or' 'or_ln231_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%and_ln231_85 = and i1 %or_ln231_68, i1 %tmp_1048" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1683 'and' 'and_ln231_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node sum1_35)   --->   "%zext_ln231_17 = zext i1 %and_ln231_85" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1684 'zext' 'zext_ln231_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1685 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_35 = add i24 %sum1_34, i24 %zext_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1685 'add' 'sum1_35' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_35, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1686 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_86)   --->   "%xor_ln231_85 = xor i1 %tmp_1050, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1687 'xor' 'xor_ln231_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1688 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_86 = and i1 %tmp_1049, i1 %xor_ln231_85" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1688 'and' 'and_ln231_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1689 [1/1] (0.28ns)   --->   "%xor_ln231_86 = xor i1 %tmp_1046, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1689 'xor' 'xor_ln231_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_87)   --->   "%select_ln231_68 = select i1 %and_ln231_86, i1 %tmp_1046, i1 %xor_ln231_86" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1690 'select' 'select_ln231_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_89)   --->   "%select_ln231_69 = select i1 %and_ln231_86, i1 %xor_ln231_86, i1 %tmp_1046" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1691 'select' 'select_ln231_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_89)   --->   "%xor_ln231_87 = xor i1 %tmp_1049, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1692 'xor' 'xor_ln231_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_89)   --->   "%or_ln231_69 = or i1 %tmp_1050, i1 %xor_ln231_87" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1693 'or' 'or_ln231_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_87)   --->   "%xor_ln231_88 = xor i1 %select_ln231_68, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1694 'xor' 'xor_ln231_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_87)   --->   "%or_ln231_70 = or i1 %tmp_1050, i1 %xor_ln231_88" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1695 'or' 'or_ln231_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1696 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_87 = and i1 %or_ln231_70, i1 %xor_ln231_86" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1696 'and' 'and_ln231_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_89)   --->   "%and_ln231_88 = and i1 %tmp_1050, i1 %select_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1697 'and' 'and_ln231_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1698 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_89 = xor i1 %and_ln231_88, i1 %or_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1698 'xor' 'xor_ln231_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_71)   --->   "%and_ln231_89 = and i1 %xor_ln231_89, i1 %tmp_1046" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1699 'and' 'and_ln231_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_71)   --->   "%or_ln231_71 = or i1 %and_ln231_87, i1 %and_ln231_89" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1700 'or' 'or_ln231_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_71)   --->   "%select_ln231_70 = select i1 %and_ln231_87, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1701 'select' 'select_ln231_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1702 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_71 = select i1 %or_ln231_71, i24 %select_ln231_70, i24 %sum1_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1702 'select' 'select_ln231_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln231_16 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_71, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1703 'bitconcatenate' 'shl_ln231_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln231_53 = sext i34 %shl_ln231_16" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1704 'sext' 'sext_ln231_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln231_54 = sext i32 %mul_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1705 'sext' 'sext_ln231_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln231_258 = sext i32 %mul_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1706 'sext' 'sext_ln231_258' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1707 [1/1] (1.02ns)   --->   "%add_ln231_34 = add i35 %sext_ln231_53, i35 %sext_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1707 'add' 'add_ln231_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1708 [1/1] (1.02ns)   --->   "%add_ln231_71 = add i34 %shl_ln231_16, i34 %sext_ln231_258" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1708 'add' 'add_ln231_71' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_34, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1709 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%sum1_36 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_71, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1710 'partselect' 'sum1_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_71, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1711 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_18, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1712 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_71, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1713 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%or_ln231_72 = or i1 %tmp_1052, i1 %icmp_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1714 'or' 'or_ln231_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%and_ln231_90 = and i1 %or_ln231_72, i1 %tmp_1053" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1715 'and' 'and_ln231_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node sum1_37)   --->   "%zext_ln231_18 = zext i1 %and_ln231_90" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1716 'zext' 'zext_ln231_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1717 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_37 = add i24 %sum1_36, i24 %zext_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1717 'add' 'sum1_37' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_37, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1718 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_91)   --->   "%xor_ln231_90 = xor i1 %tmp_1055, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1719 'xor' 'xor_ln231_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1720 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_91 = and i1 %tmp_1054, i1 %xor_ln231_90" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1720 'and' 'and_ln231_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1721 [1/1] (0.28ns)   --->   "%xor_ln231_91 = xor i1 %tmp_1051, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1721 'xor' 'xor_ln231_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_92)   --->   "%select_ln231_72 = select i1 %and_ln231_91, i1 %tmp_1051, i1 %xor_ln231_91" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1722 'select' 'select_ln231_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_94)   --->   "%select_ln231_73 = select i1 %and_ln231_91, i1 %xor_ln231_91, i1 %tmp_1051" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1723 'select' 'select_ln231_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_94)   --->   "%xor_ln231_92 = xor i1 %tmp_1054, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1724 'xor' 'xor_ln231_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_94)   --->   "%or_ln231_73 = or i1 %tmp_1055, i1 %xor_ln231_92" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1725 'or' 'or_ln231_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_92)   --->   "%xor_ln231_93 = xor i1 %select_ln231_72, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1726 'xor' 'xor_ln231_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_92)   --->   "%or_ln231_74 = or i1 %tmp_1055, i1 %xor_ln231_93" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1727 'or' 'or_ln231_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1728 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_92 = and i1 %or_ln231_74, i1 %xor_ln231_91" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1728 'and' 'and_ln231_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_94)   --->   "%and_ln231_93 = and i1 %tmp_1055, i1 %select_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1729 'and' 'and_ln231_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1730 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_94 = xor i1 %and_ln231_93, i1 %or_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1730 'xor' 'xor_ln231_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_75)   --->   "%and_ln231_94 = and i1 %xor_ln231_94, i1 %tmp_1051" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1731 'and' 'and_ln231_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_75)   --->   "%or_ln231_75 = or i1 %and_ln231_92, i1 %and_ln231_94" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1732 'or' 'or_ln231_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_75)   --->   "%select_ln231_74 = select i1 %and_ln231_92, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1733 'select' 'select_ln231_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1734 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_75 = select i1 %or_ln231_75, i24 %select_ln231_74, i24 %sum1_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1734 'select' 'select_ln231_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1735 [1/1] (0.00ns)   --->   "%shl_ln231_17 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_75, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1735 'bitconcatenate' 'shl_ln231_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln231_56 = sext i34 %shl_ln231_17" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1736 'sext' 'sext_ln231_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln231_57 = sext i32 %mul_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1737 'sext' 'sext_ln231_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln231_259 = sext i32 %mul_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1738 'sext' 'sext_ln231_259' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1739 [1/1] (1.02ns)   --->   "%add_ln231_36 = add i35 %sext_ln231_56, i35 %sext_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1739 'add' 'add_ln231_36' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1740 [1/1] (1.02ns)   --->   "%add_ln231_75 = add i34 %shl_ln231_17, i34 %sext_ln231_259" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1740 'add' 'add_ln231_75' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_36, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1741 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%sum1_38 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_75, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1742 'partselect' 'sum1_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_75, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1743 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_19, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1744 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_75, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1745 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%or_ln231_76 = or i1 %tmp_1057, i1 %icmp_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1746 'or' 'or_ln231_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%and_ln231_95 = and i1 %or_ln231_76, i1 %tmp_1058" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1747 'and' 'and_ln231_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node sum1_39)   --->   "%zext_ln231_19 = zext i1 %and_ln231_95" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1748 'zext' 'zext_ln231_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1749 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_39 = add i24 %sum1_38, i24 %zext_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1749 'add' 'sum1_39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_39, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1750 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_96)   --->   "%xor_ln231_95 = xor i1 %tmp_1060, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1751 'xor' 'xor_ln231_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1752 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_96 = and i1 %tmp_1059, i1 %xor_ln231_95" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1752 'and' 'and_ln231_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1753 [1/1] (0.28ns)   --->   "%xor_ln231_96 = xor i1 %tmp_1056, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1753 'xor' 'xor_ln231_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_97)   --->   "%select_ln231_76 = select i1 %and_ln231_96, i1 %tmp_1056, i1 %xor_ln231_96" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1754 'select' 'select_ln231_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_99)   --->   "%select_ln231_77 = select i1 %and_ln231_96, i1 %xor_ln231_96, i1 %tmp_1056" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1755 'select' 'select_ln231_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_99)   --->   "%xor_ln231_97 = xor i1 %tmp_1059, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1756 'xor' 'xor_ln231_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_99)   --->   "%or_ln231_77 = or i1 %tmp_1060, i1 %xor_ln231_97" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1757 'or' 'or_ln231_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_97)   --->   "%xor_ln231_98 = xor i1 %select_ln231_76, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1758 'xor' 'xor_ln231_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_97)   --->   "%or_ln231_78 = or i1 %tmp_1060, i1 %xor_ln231_98" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1759 'or' 'or_ln231_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1760 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_97 = and i1 %or_ln231_78, i1 %xor_ln231_96" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1760 'and' 'and_ln231_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_99)   --->   "%and_ln231_98 = and i1 %tmp_1060, i1 %select_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1761 'and' 'and_ln231_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1762 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_99 = xor i1 %and_ln231_98, i1 %or_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1762 'xor' 'xor_ln231_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_79)   --->   "%and_ln231_99 = and i1 %xor_ln231_99, i1 %tmp_1056" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1763 'and' 'and_ln231_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_79)   --->   "%or_ln231_79 = or i1 %and_ln231_97, i1 %and_ln231_99" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1764 'or' 'or_ln231_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_79)   --->   "%select_ln231_78 = select i1 %and_ln231_97, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1765 'select' 'select_ln231_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1766 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_79 = select i1 %or_ln231_79, i24 %select_ln231_78, i24 %sum1_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1766 'select' 'select_ln231_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1767 [1/1] (0.00ns)   --->   "%shl_ln231_18 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_79, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1767 'bitconcatenate' 'shl_ln231_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln231_59 = sext i34 %shl_ln231_18" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1768 'sext' 'sext_ln231_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln231_60 = sext i32 %mul_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1769 'sext' 'sext_ln231_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln231_260 = sext i32 %mul_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1770 'sext' 'sext_ln231_260' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1771 [1/1] (1.02ns)   --->   "%add_ln231_38 = add i35 %sext_ln231_59, i35 %sext_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1771 'add' 'add_ln231_38' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1772 [1/1] (1.02ns)   --->   "%add_ln231_79 = add i34 %shl_ln231_18, i34 %sext_ln231_260" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1772 'add' 'add_ln231_79' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_38, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1773 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_79, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1774 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.20>
ST_12 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%sum1_40 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_79, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1775 'partselect' 'sum1_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_79, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1776 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_20, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1777 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%or_ln231_80 = or i1 %tmp_1062, i1 %icmp_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1778 'or' 'or_ln231_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%and_ln231_100 = and i1 %or_ln231_80, i1 %tmp_1063" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1779 'and' 'and_ln231_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node sum1_41)   --->   "%zext_ln231_20 = zext i1 %and_ln231_100" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1780 'zext' 'zext_ln231_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1781 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_41 = add i24 %sum1_40, i24 %zext_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1781 'add' 'sum1_41' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_41, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1782 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_101)   --->   "%xor_ln231_100 = xor i1 %tmp_1065, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1783 'xor' 'xor_ln231_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1784 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_101 = and i1 %tmp_1064, i1 %xor_ln231_100" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1784 'and' 'and_ln231_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1785 [1/1] (0.28ns)   --->   "%xor_ln231_101 = xor i1 %tmp_1061, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1785 'xor' 'xor_ln231_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_102)   --->   "%select_ln231_80 = select i1 %and_ln231_101, i1 %tmp_1061, i1 %xor_ln231_101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1786 'select' 'select_ln231_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_104)   --->   "%select_ln231_81 = select i1 %and_ln231_101, i1 %xor_ln231_101, i1 %tmp_1061" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1787 'select' 'select_ln231_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_104)   --->   "%xor_ln231_102 = xor i1 %tmp_1064, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1788 'xor' 'xor_ln231_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_104)   --->   "%or_ln231_81 = or i1 %tmp_1065, i1 %xor_ln231_102" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1789 'or' 'or_ln231_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_102)   --->   "%xor_ln231_103 = xor i1 %select_ln231_80, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1790 'xor' 'xor_ln231_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_102)   --->   "%or_ln231_82 = or i1 %tmp_1065, i1 %xor_ln231_103" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1791 'or' 'or_ln231_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1792 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_102 = and i1 %or_ln231_82, i1 %xor_ln231_101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1792 'and' 'and_ln231_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_104)   --->   "%and_ln231_103 = and i1 %tmp_1065, i1 %select_ln231_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1793 'and' 'and_ln231_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1794 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_104 = xor i1 %and_ln231_103, i1 %or_ln231_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1794 'xor' 'xor_ln231_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_83)   --->   "%and_ln231_104 = and i1 %xor_ln231_104, i1 %tmp_1061" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1795 'and' 'and_ln231_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_83)   --->   "%or_ln231_83 = or i1 %and_ln231_102, i1 %and_ln231_104" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1796 'or' 'or_ln231_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_83)   --->   "%select_ln231_82 = select i1 %and_ln231_102, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1797 'select' 'select_ln231_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1798 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_83 = select i1 %or_ln231_83, i24 %select_ln231_82, i24 %sum1_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1798 'select' 'select_ln231_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln231_19 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_83, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1799 'bitconcatenate' 'shl_ln231_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln231_62 = sext i34 %shl_ln231_19" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1800 'sext' 'sext_ln231_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln231_63 = sext i32 %mul_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1801 'sext' 'sext_ln231_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln231_261 = sext i32 %mul_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1802 'sext' 'sext_ln231_261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1803 [1/1] (1.02ns)   --->   "%add_ln231_40 = add i35 %sext_ln231_62, i35 %sext_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1803 'add' 'add_ln231_40' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1804 [1/1] (1.02ns)   --->   "%add_ln231_83 = add i34 %shl_ln231_19, i34 %sext_ln231_261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1804 'add' 'add_ln231_83' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_40, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1805 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%sum1_42 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_83, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1806 'partselect' 'sum1_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_83, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1807 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_21, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1808 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_83, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1809 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%or_ln231_84 = or i1 %tmp_1067, i1 %icmp_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1810 'or' 'or_ln231_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%and_ln231_105 = and i1 %or_ln231_84, i1 %tmp_1068" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1811 'and' 'and_ln231_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node sum1_43)   --->   "%zext_ln231_21 = zext i1 %and_ln231_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1812 'zext' 'zext_ln231_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1813 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_43 = add i24 %sum1_42, i24 %zext_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1813 'add' 'sum1_43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_43, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1814 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_106)   --->   "%xor_ln231_105 = xor i1 %tmp_1070, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1815 'xor' 'xor_ln231_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1816 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_106 = and i1 %tmp_1069, i1 %xor_ln231_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1816 'and' 'and_ln231_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1817 [1/1] (0.28ns)   --->   "%xor_ln231_106 = xor i1 %tmp_1066, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1817 'xor' 'xor_ln231_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_107)   --->   "%select_ln231_84 = select i1 %and_ln231_106, i1 %tmp_1066, i1 %xor_ln231_106" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1818 'select' 'select_ln231_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_109)   --->   "%select_ln231_85 = select i1 %and_ln231_106, i1 %xor_ln231_106, i1 %tmp_1066" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1819 'select' 'select_ln231_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_109)   --->   "%xor_ln231_107 = xor i1 %tmp_1069, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1820 'xor' 'xor_ln231_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_109)   --->   "%or_ln231_85 = or i1 %tmp_1070, i1 %xor_ln231_107" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1821 'or' 'or_ln231_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_107)   --->   "%xor_ln231_108 = xor i1 %select_ln231_84, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1822 'xor' 'xor_ln231_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_107)   --->   "%or_ln231_86 = or i1 %tmp_1070, i1 %xor_ln231_108" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1823 'or' 'or_ln231_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1824 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_107 = and i1 %or_ln231_86, i1 %xor_ln231_106" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1824 'and' 'and_ln231_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_109)   --->   "%and_ln231_108 = and i1 %tmp_1070, i1 %select_ln231_85" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1825 'and' 'and_ln231_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1826 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_109 = xor i1 %and_ln231_108, i1 %or_ln231_85" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1826 'xor' 'xor_ln231_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_87)   --->   "%and_ln231_109 = and i1 %xor_ln231_109, i1 %tmp_1066" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1827 'and' 'and_ln231_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_87)   --->   "%or_ln231_87 = or i1 %and_ln231_107, i1 %and_ln231_109" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1828 'or' 'or_ln231_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_87)   --->   "%select_ln231_86 = select i1 %and_ln231_107, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1829 'select' 'select_ln231_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1830 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_87 = select i1 %or_ln231_87, i24 %select_ln231_86, i24 %sum1_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1830 'select' 'select_ln231_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1831 [1/1] (0.00ns)   --->   "%shl_ln231_20 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_87, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1831 'bitconcatenate' 'shl_ln231_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln231_65 = sext i34 %shl_ln231_20" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1832 'sext' 'sext_ln231_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln231_66 = sext i32 %mul_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1833 'sext' 'sext_ln231_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln231_262 = sext i32 %mul_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1834 'sext' 'sext_ln231_262' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1835 [1/1] (1.02ns)   --->   "%add_ln231_42 = add i35 %sext_ln231_65, i35 %sext_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1835 'add' 'add_ln231_42' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1836 [1/1] (1.02ns)   --->   "%add_ln231_87 = add i34 %shl_ln231_20, i34 %sext_ln231_262" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1836 'add' 'add_ln231_87' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_42, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1837 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%sum1_44 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_87, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1838 'partselect' 'sum1_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_87, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1839 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_22, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1840 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_87, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1841 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%or_ln231_88 = or i1 %tmp_1072, i1 %icmp_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1842 'or' 'or_ln231_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%and_ln231_110 = and i1 %or_ln231_88, i1 %tmp_1073" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1843 'and' 'and_ln231_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node sum1_45)   --->   "%zext_ln231_22 = zext i1 %and_ln231_110" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1844 'zext' 'zext_ln231_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1845 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_45 = add i24 %sum1_44, i24 %zext_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1845 'add' 'sum1_45' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_45, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1846 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_111)   --->   "%xor_ln231_110 = xor i1 %tmp_1075, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1847 'xor' 'xor_ln231_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1848 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_111 = and i1 %tmp_1074, i1 %xor_ln231_110" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1848 'and' 'and_ln231_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1849 [1/1] (0.28ns)   --->   "%xor_ln231_111 = xor i1 %tmp_1071, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1849 'xor' 'xor_ln231_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_112)   --->   "%select_ln231_88 = select i1 %and_ln231_111, i1 %tmp_1071, i1 %xor_ln231_111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1850 'select' 'select_ln231_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_114)   --->   "%select_ln231_89 = select i1 %and_ln231_111, i1 %xor_ln231_111, i1 %tmp_1071" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1851 'select' 'select_ln231_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_114)   --->   "%xor_ln231_112 = xor i1 %tmp_1074, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1852 'xor' 'xor_ln231_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_114)   --->   "%or_ln231_89 = or i1 %tmp_1075, i1 %xor_ln231_112" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1853 'or' 'or_ln231_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_112)   --->   "%xor_ln231_113 = xor i1 %select_ln231_88, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1854 'xor' 'xor_ln231_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_112)   --->   "%or_ln231_90 = or i1 %tmp_1075, i1 %xor_ln231_113" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1855 'or' 'or_ln231_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1856 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_112 = and i1 %or_ln231_90, i1 %xor_ln231_111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1856 'and' 'and_ln231_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_114)   --->   "%and_ln231_113 = and i1 %tmp_1075, i1 %select_ln231_89" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1857 'and' 'and_ln231_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1858 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_114 = xor i1 %and_ln231_113, i1 %or_ln231_89" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1858 'xor' 'xor_ln231_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_91)   --->   "%and_ln231_114 = and i1 %xor_ln231_114, i1 %tmp_1071" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1859 'and' 'and_ln231_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_91)   --->   "%or_ln231_91 = or i1 %and_ln231_112, i1 %and_ln231_114" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1860 'or' 'or_ln231_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_91)   --->   "%select_ln231_90 = select i1 %and_ln231_112, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1861 'select' 'select_ln231_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1862 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_91 = select i1 %or_ln231_91, i24 %select_ln231_90, i24 %sum1_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1862 'select' 'select_ln231_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln231_21 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_91, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1863 'bitconcatenate' 'shl_ln231_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln231_68 = sext i34 %shl_ln231_21" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1864 'sext' 'sext_ln231_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln231_69 = sext i32 %mul_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1865 'sext' 'sext_ln231_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln231_263 = sext i32 %mul_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1866 'sext' 'sext_ln231_263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1867 [1/1] (1.02ns)   --->   "%add_ln231_44 = add i35 %sext_ln231_68, i35 %sext_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1867 'add' 'add_ln231_44' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1868 [1/1] (1.02ns)   --->   "%add_ln231_91 = add i34 %shl_ln231_21, i34 %sext_ln231_263" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1868 'add' 'add_ln231_91' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_44, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1869 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%sum1_46 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_91, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1870 'partselect' 'sum1_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_91, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1871 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_23, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1872 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_91, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1873 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%or_ln231_92 = or i1 %tmp_1077, i1 %icmp_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1874 'or' 'or_ln231_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%and_ln231_115 = and i1 %or_ln231_92, i1 %tmp_1078" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1875 'and' 'and_ln231_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node sum1_47)   --->   "%zext_ln231_23 = zext i1 %and_ln231_115" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1876 'zext' 'zext_ln231_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1877 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_47 = add i24 %sum1_46, i24 %zext_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1877 'add' 'sum1_47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_47, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1878 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_116)   --->   "%xor_ln231_115 = xor i1 %tmp_1080, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1879 'xor' 'xor_ln231_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1880 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_116 = and i1 %tmp_1079, i1 %xor_ln231_115" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1880 'and' 'and_ln231_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1881 [1/1] (0.28ns)   --->   "%xor_ln231_116 = xor i1 %tmp_1076, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1881 'xor' 'xor_ln231_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_117)   --->   "%select_ln231_92 = select i1 %and_ln231_116, i1 %tmp_1076, i1 %xor_ln231_116" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1882 'select' 'select_ln231_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_119)   --->   "%select_ln231_93 = select i1 %and_ln231_116, i1 %xor_ln231_116, i1 %tmp_1076" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1883 'select' 'select_ln231_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_119)   --->   "%xor_ln231_117 = xor i1 %tmp_1079, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1884 'xor' 'xor_ln231_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_119)   --->   "%or_ln231_93 = or i1 %tmp_1080, i1 %xor_ln231_117" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1885 'or' 'or_ln231_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_117)   --->   "%xor_ln231_118 = xor i1 %select_ln231_92, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1886 'xor' 'xor_ln231_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_117)   --->   "%or_ln231_94 = or i1 %tmp_1080, i1 %xor_ln231_118" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1887 'or' 'or_ln231_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1888 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_117 = and i1 %or_ln231_94, i1 %xor_ln231_116" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1888 'and' 'and_ln231_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_119)   --->   "%and_ln231_118 = and i1 %tmp_1080, i1 %select_ln231_93" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1889 'and' 'and_ln231_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1890 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_119 = xor i1 %and_ln231_118, i1 %or_ln231_93" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1890 'xor' 'xor_ln231_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_95)   --->   "%and_ln231_119 = and i1 %xor_ln231_119, i1 %tmp_1076" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1891 'and' 'and_ln231_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_95)   --->   "%or_ln231_95 = or i1 %and_ln231_117, i1 %and_ln231_119" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1892 'or' 'or_ln231_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_95)   --->   "%select_ln231_94 = select i1 %and_ln231_117, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1893 'select' 'select_ln231_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1894 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_95 = select i1 %or_ln231_95, i24 %select_ln231_94, i24 %sum1_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1894 'select' 'select_ln231_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1895 [1/1] (0.00ns)   --->   "%shl_ln231_22 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_95, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1895 'bitconcatenate' 'shl_ln231_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln231_71 = sext i34 %shl_ln231_22" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1896 'sext' 'sext_ln231_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln231_72 = sext i32 %mul_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1897 'sext' 'sext_ln231_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln231_264 = sext i32 %mul_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1898 'sext' 'sext_ln231_264' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1899 [1/1] (1.02ns)   --->   "%add_ln231_46 = add i35 %sext_ln231_71, i35 %sext_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1899 'add' 'add_ln231_46' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1900 [1/1] (1.02ns)   --->   "%add_ln231_95 = add i34 %shl_ln231_22, i34 %sext_ln231_264" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1900 'add' 'add_ln231_95' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_46, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1901 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%sum1_48 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_95, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1902 'partselect' 'sum1_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_95, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1903 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_24, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1904 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_95, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1905 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%or_ln231_96 = or i1 %tmp_1082, i1 %icmp_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1906 'or' 'or_ln231_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%and_ln231_120 = and i1 %or_ln231_96, i1 %tmp_1083" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1907 'and' 'and_ln231_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node sum1_49)   --->   "%zext_ln231_24 = zext i1 %and_ln231_120" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1908 'zext' 'zext_ln231_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1909 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_49 = add i24 %sum1_48, i24 %zext_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1909 'add' 'sum1_49' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_49, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1910 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_121)   --->   "%xor_ln231_120 = xor i1 %tmp_1085, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1911 'xor' 'xor_ln231_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1912 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_121 = and i1 %tmp_1084, i1 %xor_ln231_120" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1912 'and' 'and_ln231_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1913 [1/1] (0.28ns)   --->   "%xor_ln231_121 = xor i1 %tmp_1081, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1913 'xor' 'xor_ln231_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_122)   --->   "%select_ln231_96 = select i1 %and_ln231_121, i1 %tmp_1081, i1 %xor_ln231_121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1914 'select' 'select_ln231_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_124)   --->   "%select_ln231_97 = select i1 %and_ln231_121, i1 %xor_ln231_121, i1 %tmp_1081" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1915 'select' 'select_ln231_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_124)   --->   "%xor_ln231_122 = xor i1 %tmp_1084, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1916 'xor' 'xor_ln231_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_124)   --->   "%or_ln231_97 = or i1 %tmp_1085, i1 %xor_ln231_122" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1917 'or' 'or_ln231_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_122)   --->   "%xor_ln231_123 = xor i1 %select_ln231_96, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1918 'xor' 'xor_ln231_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_122)   --->   "%or_ln231_98 = or i1 %tmp_1085, i1 %xor_ln231_123" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1919 'or' 'or_ln231_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1920 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_122 = and i1 %or_ln231_98, i1 %xor_ln231_121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1920 'and' 'and_ln231_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_124)   --->   "%and_ln231_123 = and i1 %tmp_1085, i1 %select_ln231_97" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1921 'and' 'and_ln231_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1922 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_124 = xor i1 %and_ln231_123, i1 %or_ln231_97" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1922 'xor' 'xor_ln231_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_99)   --->   "%and_ln231_124 = and i1 %xor_ln231_124, i1 %tmp_1081" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1923 'and' 'and_ln231_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_99)   --->   "%or_ln231_99 = or i1 %and_ln231_122, i1 %and_ln231_124" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1924 'or' 'or_ln231_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_99)   --->   "%select_ln231_98 = select i1 %and_ln231_122, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1925 'select' 'select_ln231_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1926 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_99 = select i1 %or_ln231_99, i24 %select_ln231_98, i24 %sum1_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1926 'select' 'select_ln231_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1927 [1/1] (0.00ns)   --->   "%shl_ln231_23 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_99, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1927 'bitconcatenate' 'shl_ln231_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln231_74 = sext i34 %shl_ln231_23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1928 'sext' 'sext_ln231_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln231_75 = sext i32 %mul_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1929 'sext' 'sext_ln231_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln231_265 = sext i32 %mul_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1930 'sext' 'sext_ln231_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1931 [1/1] (1.02ns)   --->   "%add_ln231_48 = add i35 %sext_ln231_74, i35 %sext_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1931 'add' 'add_ln231_48' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1932 [1/1] (1.02ns)   --->   "%add_ln231_99 = add i34 %shl_ln231_23, i34 %sext_ln231_265" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1932 'add' 'add_ln231_99' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_48, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1933 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_99, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1934 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.20>
ST_14 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%sum1_50 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_99, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1935 'partselect' 'sum1_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_99, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1936 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_25, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1937 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%or_ln231_100 = or i1 %tmp_1087, i1 %icmp_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1938 'or' 'or_ln231_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%and_ln231_125 = and i1 %or_ln231_100, i1 %tmp_1088" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1939 'and' 'and_ln231_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node sum1_51)   --->   "%zext_ln231_25 = zext i1 %and_ln231_125" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1940 'zext' 'zext_ln231_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1941 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_51 = add i24 %sum1_50, i24 %zext_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1941 'add' 'sum1_51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_51, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1942 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_126)   --->   "%xor_ln231_125 = xor i1 %tmp_1090, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1943 'xor' 'xor_ln231_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1944 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_126 = and i1 %tmp_1089, i1 %xor_ln231_125" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1944 'and' 'and_ln231_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1945 [1/1] (0.28ns)   --->   "%xor_ln231_126 = xor i1 %tmp_1086, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1945 'xor' 'xor_ln231_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_127)   --->   "%select_ln231_100 = select i1 %and_ln231_126, i1 %tmp_1086, i1 %xor_ln231_126" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1946 'select' 'select_ln231_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_129)   --->   "%select_ln231_101 = select i1 %and_ln231_126, i1 %xor_ln231_126, i1 %tmp_1086" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1947 'select' 'select_ln231_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_129)   --->   "%xor_ln231_127 = xor i1 %tmp_1089, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1948 'xor' 'xor_ln231_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_129)   --->   "%or_ln231_101 = or i1 %tmp_1090, i1 %xor_ln231_127" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1949 'or' 'or_ln231_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_127)   --->   "%xor_ln231_128 = xor i1 %select_ln231_100, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1950 'xor' 'xor_ln231_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_127)   --->   "%or_ln231_102 = or i1 %tmp_1090, i1 %xor_ln231_128" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1951 'or' 'or_ln231_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1952 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_127 = and i1 %or_ln231_102, i1 %xor_ln231_126" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1952 'and' 'and_ln231_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_129)   --->   "%and_ln231_128 = and i1 %tmp_1090, i1 %select_ln231_101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1953 'and' 'and_ln231_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1954 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_129 = xor i1 %and_ln231_128, i1 %or_ln231_101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1954 'xor' 'xor_ln231_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_103)   --->   "%and_ln231_129 = and i1 %xor_ln231_129, i1 %tmp_1086" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1955 'and' 'and_ln231_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_103)   --->   "%or_ln231_103 = or i1 %and_ln231_127, i1 %and_ln231_129" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1956 'or' 'or_ln231_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_103)   --->   "%select_ln231_102 = select i1 %and_ln231_127, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1957 'select' 'select_ln231_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1958 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_103 = select i1 %or_ln231_103, i24 %select_ln231_102, i24 %sum1_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1958 'select' 'select_ln231_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1959 [1/1] (0.00ns)   --->   "%shl_ln231_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_103, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1959 'bitconcatenate' 'shl_ln231_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln231_77 = sext i34 %shl_ln231_24" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1960 'sext' 'sext_ln231_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln231_78 = sext i32 %mul_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1961 'sext' 'sext_ln231_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln231_266 = sext i32 %mul_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1962 'sext' 'sext_ln231_266' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1963 [1/1] (1.02ns)   --->   "%add_ln231_50 = add i35 %sext_ln231_77, i35 %sext_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1963 'add' 'add_ln231_50' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1964 [1/1] (1.02ns)   --->   "%add_ln231_103 = add i34 %shl_ln231_24, i34 %sext_ln231_266" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1964 'add' 'add_ln231_103' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_50, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1965 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%sum1_52 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_103, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1966 'partselect' 'sum1_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_103, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1967 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_26, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1968 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_103, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1969 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%or_ln231_104 = or i1 %tmp_1092, i1 %icmp_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1970 'or' 'or_ln231_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%and_ln231_130 = and i1 %or_ln231_104, i1 %tmp_1093" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1971 'and' 'and_ln231_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node sum1_53)   --->   "%zext_ln231_26 = zext i1 %and_ln231_130" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1972 'zext' 'zext_ln231_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1973 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_53 = add i24 %sum1_52, i24 %zext_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1973 'add' 'sum1_53' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1974 [1/1] (0.00ns)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_53, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1974 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_131)   --->   "%xor_ln231_130 = xor i1 %tmp_1095, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1975 'xor' 'xor_ln231_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1976 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_131 = and i1 %tmp_1094, i1 %xor_ln231_130" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1976 'and' 'and_ln231_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1977 [1/1] (0.28ns)   --->   "%xor_ln231_131 = xor i1 %tmp_1091, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1977 'xor' 'xor_ln231_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_132)   --->   "%select_ln231_104 = select i1 %and_ln231_131, i1 %tmp_1091, i1 %xor_ln231_131" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1978 'select' 'select_ln231_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_134)   --->   "%select_ln231_105 = select i1 %and_ln231_131, i1 %xor_ln231_131, i1 %tmp_1091" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1979 'select' 'select_ln231_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_134)   --->   "%xor_ln231_132 = xor i1 %tmp_1094, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1980 'xor' 'xor_ln231_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_134)   --->   "%or_ln231_105 = or i1 %tmp_1095, i1 %xor_ln231_132" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1981 'or' 'or_ln231_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_132)   --->   "%xor_ln231_133 = xor i1 %select_ln231_104, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1982 'xor' 'xor_ln231_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_132)   --->   "%or_ln231_106 = or i1 %tmp_1095, i1 %xor_ln231_133" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1983 'or' 'or_ln231_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1984 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_132 = and i1 %or_ln231_106, i1 %xor_ln231_131" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1984 'and' 'and_ln231_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_134)   --->   "%and_ln231_133 = and i1 %tmp_1095, i1 %select_ln231_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1985 'and' 'and_ln231_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1986 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_134 = xor i1 %and_ln231_133, i1 %or_ln231_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1986 'xor' 'xor_ln231_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_107)   --->   "%and_ln231_134 = and i1 %xor_ln231_134, i1 %tmp_1091" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1987 'and' 'and_ln231_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_107)   --->   "%or_ln231_107 = or i1 %and_ln231_132, i1 %and_ln231_134" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1988 'or' 'or_ln231_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_107)   --->   "%select_ln231_106 = select i1 %and_ln231_132, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1989 'select' 'select_ln231_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1990 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_107 = select i1 %or_ln231_107, i24 %select_ln231_106, i24 %sum1_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1990 'select' 'select_ln231_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln231_25 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_107, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1991 'bitconcatenate' 'shl_ln231_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln231_80 = sext i34 %shl_ln231_25" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1992 'sext' 'sext_ln231_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln231_81 = sext i32 %mul_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1993 'sext' 'sext_ln231_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln231_267 = sext i32 %mul_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1994 'sext' 'sext_ln231_267' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1995 [1/1] (1.02ns)   --->   "%add_ln231_52 = add i35 %sext_ln231_80, i35 %sext_ln231_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1995 'add' 'add_ln231_52' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1996 [1/1] (1.02ns)   --->   "%add_ln231_107 = add i34 %shl_ln231_25, i34 %sext_ln231_267" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1996 'add' 'add_ln231_107' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_52, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1997 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%sum1_54 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_107, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1998 'partselect' 'sum1_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_107, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 1999 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_27, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2000 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_107, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2001 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%or_ln231_108 = or i1 %tmp_1097, i1 %icmp_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2002 'or' 'or_ln231_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%and_ln231_135 = and i1 %or_ln231_108, i1 %tmp_1098" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2003 'and' 'and_ln231_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node sum1_55)   --->   "%zext_ln231_27 = zext i1 %and_ln231_135" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2004 'zext' 'zext_ln231_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2005 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_55 = add i24 %sum1_54, i24 %zext_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2005 'add' 'sum1_55' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_55, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2006 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_136)   --->   "%xor_ln231_135 = xor i1 %tmp_1100, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2007 'xor' 'xor_ln231_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2008 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_136 = and i1 %tmp_1099, i1 %xor_ln231_135" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2008 'and' 'and_ln231_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2009 [1/1] (0.28ns)   --->   "%xor_ln231_136 = xor i1 %tmp_1096, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2009 'xor' 'xor_ln231_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_137)   --->   "%select_ln231_108 = select i1 %and_ln231_136, i1 %tmp_1096, i1 %xor_ln231_136" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2010 'select' 'select_ln231_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_139)   --->   "%select_ln231_109 = select i1 %and_ln231_136, i1 %xor_ln231_136, i1 %tmp_1096" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2011 'select' 'select_ln231_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_139)   --->   "%xor_ln231_137 = xor i1 %tmp_1099, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2012 'xor' 'xor_ln231_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_139)   --->   "%or_ln231_109 = or i1 %tmp_1100, i1 %xor_ln231_137" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2013 'or' 'or_ln231_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_137)   --->   "%xor_ln231_138 = xor i1 %select_ln231_108, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2014 'xor' 'xor_ln231_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_137)   --->   "%or_ln231_110 = or i1 %tmp_1100, i1 %xor_ln231_138" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2015 'or' 'or_ln231_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2016 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_137 = and i1 %or_ln231_110, i1 %xor_ln231_136" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2016 'and' 'and_ln231_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_139)   --->   "%and_ln231_138 = and i1 %tmp_1100, i1 %select_ln231_109" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2017 'and' 'and_ln231_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2018 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_139 = xor i1 %and_ln231_138, i1 %or_ln231_109" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2018 'xor' 'xor_ln231_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_111)   --->   "%and_ln231_139 = and i1 %xor_ln231_139, i1 %tmp_1096" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2019 'and' 'and_ln231_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_111)   --->   "%or_ln231_111 = or i1 %and_ln231_137, i1 %and_ln231_139" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2020 'or' 'or_ln231_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_111)   --->   "%select_ln231_110 = select i1 %and_ln231_137, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2021 'select' 'select_ln231_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2022 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_111 = select i1 %or_ln231_111, i24 %select_ln231_110, i24 %sum1_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2022 'select' 'select_ln231_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2023 [1/1] (0.00ns)   --->   "%shl_ln231_26 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_111, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2023 'bitconcatenate' 'shl_ln231_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln231_83 = sext i34 %shl_ln231_26" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2024 'sext' 'sext_ln231_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln231_84 = sext i32 %mul_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2025 'sext' 'sext_ln231_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln231_268 = sext i32 %mul_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2026 'sext' 'sext_ln231_268' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2027 [1/1] (1.02ns)   --->   "%add_ln231_54 = add i35 %sext_ln231_83, i35 %sext_ln231_84" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2027 'add' 'add_ln231_54' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2028 [1/1] (1.02ns)   --->   "%add_ln231_111 = add i34 %shl_ln231_26, i34 %sext_ln231_268" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2028 'add' 'add_ln231_111' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_54, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2029 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%sum1_56 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_111, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2030 'partselect' 'sum1_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_111, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2031 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_28, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2032 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_111, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2033 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%or_ln231_112 = or i1 %tmp_1102, i1 %icmp_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2034 'or' 'or_ln231_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%and_ln231_140 = and i1 %or_ln231_112, i1 %tmp_1103" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2035 'and' 'and_ln231_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node sum1_57)   --->   "%zext_ln231_28 = zext i1 %and_ln231_140" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2036 'zext' 'zext_ln231_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2037 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_57 = add i24 %sum1_56, i24 %zext_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2037 'add' 'sum1_57' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_57, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2038 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_141)   --->   "%xor_ln231_140 = xor i1 %tmp_1105, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2039 'xor' 'xor_ln231_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2040 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_141 = and i1 %tmp_1104, i1 %xor_ln231_140" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2040 'and' 'and_ln231_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2041 [1/1] (0.28ns)   --->   "%xor_ln231_141 = xor i1 %tmp_1101, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2041 'xor' 'xor_ln231_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_142)   --->   "%select_ln231_112 = select i1 %and_ln231_141, i1 %tmp_1101, i1 %xor_ln231_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2042 'select' 'select_ln231_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_144)   --->   "%select_ln231_113 = select i1 %and_ln231_141, i1 %xor_ln231_141, i1 %tmp_1101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2043 'select' 'select_ln231_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_144)   --->   "%xor_ln231_142 = xor i1 %tmp_1104, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2044 'xor' 'xor_ln231_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_144)   --->   "%or_ln231_113 = or i1 %tmp_1105, i1 %xor_ln231_142" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2045 'or' 'or_ln231_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_142)   --->   "%xor_ln231_143 = xor i1 %select_ln231_112, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2046 'xor' 'xor_ln231_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_142)   --->   "%or_ln231_114 = or i1 %tmp_1105, i1 %xor_ln231_143" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2047 'or' 'or_ln231_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2048 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_142 = and i1 %or_ln231_114, i1 %xor_ln231_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2048 'and' 'and_ln231_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_144)   --->   "%and_ln231_143 = and i1 %tmp_1105, i1 %select_ln231_113" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2049 'and' 'and_ln231_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2050 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_144 = xor i1 %and_ln231_143, i1 %or_ln231_113" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2050 'xor' 'xor_ln231_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_115)   --->   "%and_ln231_144 = and i1 %xor_ln231_144, i1 %tmp_1101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2051 'and' 'and_ln231_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_115)   --->   "%or_ln231_115 = or i1 %and_ln231_142, i1 %and_ln231_144" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2052 'or' 'or_ln231_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_115)   --->   "%select_ln231_114 = select i1 %and_ln231_142, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2053 'select' 'select_ln231_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2054 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_115 = select i1 %or_ln231_115, i24 %select_ln231_114, i24 %sum1_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2054 'select' 'select_ln231_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2055 [1/1] (0.00ns)   --->   "%shl_ln231_27 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_115, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2055 'bitconcatenate' 'shl_ln231_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln231_86 = sext i34 %shl_ln231_27" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2056 'sext' 'sext_ln231_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln231_87 = sext i32 %mul_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2057 'sext' 'sext_ln231_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln231_269 = sext i32 %mul_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2058 'sext' 'sext_ln231_269' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2059 [1/1] (1.02ns)   --->   "%add_ln231_56 = add i35 %sext_ln231_86, i35 %sext_ln231_87" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2059 'add' 'add_ln231_56' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2060 [1/1] (1.02ns)   --->   "%add_ln231_115 = add i34 %shl_ln231_27, i34 %sext_ln231_269" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2060 'add' 'add_ln231_115' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_56, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2061 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%sum1_58 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_115, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2062 'partselect' 'sum1_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_115, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2063 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_29, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2064 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_115, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2065 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%or_ln231_116 = or i1 %tmp_1107, i1 %icmp_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2066 'or' 'or_ln231_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%and_ln231_145 = and i1 %or_ln231_116, i1 %tmp_1108" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2067 'and' 'and_ln231_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node sum1_59)   --->   "%zext_ln231_29 = zext i1 %and_ln231_145" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2068 'zext' 'zext_ln231_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2069 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_59 = add i24 %sum1_58, i24 %zext_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2069 'add' 'sum1_59' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2070 [1/1] (0.00ns)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_59, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2070 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_146)   --->   "%xor_ln231_145 = xor i1 %tmp_1110, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2071 'xor' 'xor_ln231_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2072 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_146 = and i1 %tmp_1109, i1 %xor_ln231_145" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2072 'and' 'and_ln231_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2073 [1/1] (0.28ns)   --->   "%xor_ln231_146 = xor i1 %tmp_1106, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2073 'xor' 'xor_ln231_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_147)   --->   "%select_ln231_116 = select i1 %and_ln231_146, i1 %tmp_1106, i1 %xor_ln231_146" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2074 'select' 'select_ln231_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_149)   --->   "%select_ln231_117 = select i1 %and_ln231_146, i1 %xor_ln231_146, i1 %tmp_1106" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2075 'select' 'select_ln231_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_149)   --->   "%xor_ln231_147 = xor i1 %tmp_1109, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2076 'xor' 'xor_ln231_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_149)   --->   "%or_ln231_117 = or i1 %tmp_1110, i1 %xor_ln231_147" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2077 'or' 'or_ln231_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_147)   --->   "%xor_ln231_148 = xor i1 %select_ln231_116, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2078 'xor' 'xor_ln231_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_147)   --->   "%or_ln231_118 = or i1 %tmp_1110, i1 %xor_ln231_148" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2079 'or' 'or_ln231_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2080 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_147 = and i1 %or_ln231_118, i1 %xor_ln231_146" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2080 'and' 'and_ln231_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_149)   --->   "%and_ln231_148 = and i1 %tmp_1110, i1 %select_ln231_117" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2081 'and' 'and_ln231_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2082 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_149 = xor i1 %and_ln231_148, i1 %or_ln231_117" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2082 'xor' 'xor_ln231_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_119)   --->   "%and_ln231_149 = and i1 %xor_ln231_149, i1 %tmp_1106" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2083 'and' 'and_ln231_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_119)   --->   "%or_ln231_119 = or i1 %and_ln231_147, i1 %and_ln231_149" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2084 'or' 'or_ln231_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_119)   --->   "%select_ln231_118 = select i1 %and_ln231_147, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2085 'select' 'select_ln231_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2086 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_119 = select i1 %or_ln231_119, i24 %select_ln231_118, i24 %sum1_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2086 'select' 'select_ln231_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2087 [1/1] (0.00ns)   --->   "%shl_ln231_28 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_119, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2087 'bitconcatenate' 'shl_ln231_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln231_89 = sext i34 %shl_ln231_28" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2088 'sext' 'sext_ln231_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln231_90 = sext i32 %mul_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2089 'sext' 'sext_ln231_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln231_270 = sext i32 %mul_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2090 'sext' 'sext_ln231_270' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2091 [1/1] (1.02ns)   --->   "%add_ln231_58 = add i35 %sext_ln231_89, i35 %sext_ln231_90" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2091 'add' 'add_ln231_58' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2092 [1/1] (1.02ns)   --->   "%add_ln231_119 = add i34 %shl_ln231_28, i34 %sext_ln231_270" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2092 'add' 'add_ln231_119' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_58, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2093 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_119, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2094 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.20>
ST_16 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%sum1_60 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_119, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2095 'partselect' 'sum1_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_119, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2096 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_30, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2097 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%or_ln231_120 = or i1 %tmp_1112, i1 %icmp_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2098 'or' 'or_ln231_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%and_ln231_150 = and i1 %or_ln231_120, i1 %tmp_1113" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2099 'and' 'and_ln231_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node sum1_61)   --->   "%zext_ln231_30 = zext i1 %and_ln231_150" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2100 'zext' 'zext_ln231_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2101 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_61 = add i24 %sum1_60, i24 %zext_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2101 'add' 'sum1_61' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_61, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2102 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_151)   --->   "%xor_ln231_150 = xor i1 %tmp_1115, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2103 'xor' 'xor_ln231_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2104 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_151 = and i1 %tmp_1114, i1 %xor_ln231_150" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2104 'and' 'and_ln231_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2105 [1/1] (0.28ns)   --->   "%xor_ln231_151 = xor i1 %tmp_1111, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2105 'xor' 'xor_ln231_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_152)   --->   "%select_ln231_120 = select i1 %and_ln231_151, i1 %tmp_1111, i1 %xor_ln231_151" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2106 'select' 'select_ln231_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_154)   --->   "%select_ln231_121 = select i1 %and_ln231_151, i1 %xor_ln231_151, i1 %tmp_1111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2107 'select' 'select_ln231_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_154)   --->   "%xor_ln231_152 = xor i1 %tmp_1114, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2108 'xor' 'xor_ln231_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_154)   --->   "%or_ln231_121 = or i1 %tmp_1115, i1 %xor_ln231_152" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2109 'or' 'or_ln231_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_152)   --->   "%xor_ln231_153 = xor i1 %select_ln231_120, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2110 'xor' 'xor_ln231_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_152)   --->   "%or_ln231_122 = or i1 %tmp_1115, i1 %xor_ln231_153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2111 'or' 'or_ln231_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2112 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_152 = and i1 %or_ln231_122, i1 %xor_ln231_151" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2112 'and' 'and_ln231_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_154)   --->   "%and_ln231_153 = and i1 %tmp_1115, i1 %select_ln231_121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2113 'and' 'and_ln231_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2114 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_154 = xor i1 %and_ln231_153, i1 %or_ln231_121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2114 'xor' 'xor_ln231_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_123)   --->   "%and_ln231_154 = and i1 %xor_ln231_154, i1 %tmp_1111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2115 'and' 'and_ln231_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_123)   --->   "%or_ln231_123 = or i1 %and_ln231_152, i1 %and_ln231_154" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2116 'or' 'or_ln231_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_123)   --->   "%select_ln231_122 = select i1 %and_ln231_152, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2117 'select' 'select_ln231_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2118 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_123 = select i1 %or_ln231_123, i24 %select_ln231_122, i24 %sum1_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2118 'select' 'select_ln231_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2119 [1/1] (0.00ns)   --->   "%shl_ln231_29 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_123, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2119 'bitconcatenate' 'shl_ln231_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln231_92 = sext i34 %shl_ln231_29" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2120 'sext' 'sext_ln231_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln231_93 = sext i32 %mul_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2121 'sext' 'sext_ln231_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln231_271 = sext i32 %mul_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2122 'sext' 'sext_ln231_271' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2123 [1/1] (1.02ns)   --->   "%add_ln231_60 = add i35 %sext_ln231_92, i35 %sext_ln231_93" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2123 'add' 'add_ln231_60' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2124 [1/1] (1.02ns)   --->   "%add_ln231_123 = add i34 %shl_ln231_29, i34 %sext_ln231_271" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2124 'add' 'add_ln231_123' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_60, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2125 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%sum1_62 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_123, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2126 'partselect' 'sum1_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_123, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2127 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_31, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2128 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_123, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2129 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%or_ln231_124 = or i1 %tmp_1117, i1 %icmp_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2130 'or' 'or_ln231_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%and_ln231_155 = and i1 %or_ln231_124, i1 %tmp_1118" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2131 'and' 'and_ln231_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node sum1_63)   --->   "%zext_ln231_31 = zext i1 %and_ln231_155" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2132 'zext' 'zext_ln231_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2133 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_63 = add i24 %sum1_62, i24 %zext_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2133 'add' 'sum1_63' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_63, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2134 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_156)   --->   "%xor_ln231_155 = xor i1 %tmp_1120, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2135 'xor' 'xor_ln231_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2136 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_156 = and i1 %tmp_1119, i1 %xor_ln231_155" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2136 'and' 'and_ln231_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2137 [1/1] (0.28ns)   --->   "%xor_ln231_156 = xor i1 %tmp_1116, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2137 'xor' 'xor_ln231_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_157)   --->   "%select_ln231_124 = select i1 %and_ln231_156, i1 %tmp_1116, i1 %xor_ln231_156" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2138 'select' 'select_ln231_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_159)   --->   "%select_ln231_125 = select i1 %and_ln231_156, i1 %xor_ln231_156, i1 %tmp_1116" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2139 'select' 'select_ln231_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_159)   --->   "%xor_ln231_157 = xor i1 %tmp_1119, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2140 'xor' 'xor_ln231_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_159)   --->   "%or_ln231_125 = or i1 %tmp_1120, i1 %xor_ln231_157" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2141 'or' 'or_ln231_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_157)   --->   "%xor_ln231_158 = xor i1 %select_ln231_124, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2142 'xor' 'xor_ln231_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_157)   --->   "%or_ln231_126 = or i1 %tmp_1120, i1 %xor_ln231_158" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2143 'or' 'or_ln231_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_157 = and i1 %or_ln231_126, i1 %xor_ln231_156" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2144 'and' 'and_ln231_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_159)   --->   "%and_ln231_158 = and i1 %tmp_1120, i1 %select_ln231_125" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2145 'and' 'and_ln231_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2146 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_159 = xor i1 %and_ln231_158, i1 %or_ln231_125" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2146 'xor' 'xor_ln231_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_127)   --->   "%and_ln231_159 = and i1 %xor_ln231_159, i1 %tmp_1116" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2147 'and' 'and_ln231_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_127)   --->   "%or_ln231_127 = or i1 %and_ln231_157, i1 %and_ln231_159" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2148 'or' 'or_ln231_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_127)   --->   "%select_ln231_126 = select i1 %and_ln231_157, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2149 'select' 'select_ln231_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2150 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_127 = select i1 %or_ln231_127, i24 %select_ln231_126, i24 %sum1_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2150 'select' 'select_ln231_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2151 [1/1] (0.00ns)   --->   "%shl_ln231_30 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_127, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2151 'bitconcatenate' 'shl_ln231_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln231_95 = sext i34 %shl_ln231_30" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2152 'sext' 'sext_ln231_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln231_96 = sext i32 %mul_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2153 'sext' 'sext_ln231_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln231_272 = sext i32 %mul_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2154 'sext' 'sext_ln231_272' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2155 [1/1] (1.02ns)   --->   "%add_ln231_62 = add i35 %sext_ln231_95, i35 %sext_ln231_96" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2155 'add' 'add_ln231_62' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2156 [1/1] (1.02ns)   --->   "%add_ln231_127 = add i34 %shl_ln231_30, i34 %sext_ln231_272" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2156 'add' 'add_ln231_127' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_62, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2157 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%sum1_64 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_127, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2158 'partselect' 'sum1_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_127, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2159 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_32, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2160 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_127, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2161 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%or_ln231_128 = or i1 %tmp_1122, i1 %icmp_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2162 'or' 'or_ln231_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%and_ln231_160 = and i1 %or_ln231_128, i1 %tmp_1123" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2163 'and' 'and_ln231_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node sum1_65)   --->   "%zext_ln231_32 = zext i1 %and_ln231_160" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2164 'zext' 'zext_ln231_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2165 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_65 = add i24 %sum1_64, i24 %zext_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2165 'add' 'sum1_65' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_65, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2166 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_161)   --->   "%xor_ln231_160 = xor i1 %tmp_1125, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2167 'xor' 'xor_ln231_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2168 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_161 = and i1 %tmp_1124, i1 %xor_ln231_160" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2168 'and' 'and_ln231_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2169 [1/1] (0.28ns)   --->   "%xor_ln231_161 = xor i1 %tmp_1121, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2169 'xor' 'xor_ln231_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_162)   --->   "%select_ln231_128 = select i1 %and_ln231_161, i1 %tmp_1121, i1 %xor_ln231_161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2170 'select' 'select_ln231_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_164)   --->   "%select_ln231_129 = select i1 %and_ln231_161, i1 %xor_ln231_161, i1 %tmp_1121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2171 'select' 'select_ln231_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_164)   --->   "%xor_ln231_162 = xor i1 %tmp_1124, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2172 'xor' 'xor_ln231_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_164)   --->   "%or_ln231_129 = or i1 %tmp_1125, i1 %xor_ln231_162" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2173 'or' 'or_ln231_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_162)   --->   "%xor_ln231_163 = xor i1 %select_ln231_128, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2174 'xor' 'xor_ln231_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_162)   --->   "%or_ln231_130 = or i1 %tmp_1125, i1 %xor_ln231_163" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2175 'or' 'or_ln231_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2176 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_162 = and i1 %or_ln231_130, i1 %xor_ln231_161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2176 'and' 'and_ln231_162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_164)   --->   "%and_ln231_163 = and i1 %tmp_1125, i1 %select_ln231_129" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2177 'and' 'and_ln231_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2178 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_164 = xor i1 %and_ln231_163, i1 %or_ln231_129" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2178 'xor' 'xor_ln231_164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_131)   --->   "%and_ln231_164 = and i1 %xor_ln231_164, i1 %tmp_1121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2179 'and' 'and_ln231_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_131)   --->   "%or_ln231_131 = or i1 %and_ln231_162, i1 %and_ln231_164" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2180 'or' 'or_ln231_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_131)   --->   "%select_ln231_130 = select i1 %and_ln231_162, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2181 'select' 'select_ln231_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2182 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_131 = select i1 %or_ln231_131, i24 %select_ln231_130, i24 %sum1_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2182 'select' 'select_ln231_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2183 [1/1] (0.00ns)   --->   "%shl_ln231_31 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_131, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2183 'bitconcatenate' 'shl_ln231_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln231_98 = sext i34 %shl_ln231_31" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2184 'sext' 'sext_ln231_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln231_99 = sext i32 %mul_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2185 'sext' 'sext_ln231_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln231_273 = sext i32 %mul_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2186 'sext' 'sext_ln231_273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2187 [1/1] (1.02ns)   --->   "%add_ln231_64 = add i35 %sext_ln231_98, i35 %sext_ln231_99" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2187 'add' 'add_ln231_64' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2188 [1/1] (1.02ns)   --->   "%add_ln231_131 = add i34 %shl_ln231_31, i34 %sext_ln231_273" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2188 'add' 'add_ln231_131' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_64, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2189 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%sum1_66 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_131, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2190 'partselect' 'sum1_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_131, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2191 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_33, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2192 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_131, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2193 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%or_ln231_132 = or i1 %tmp_1127, i1 %icmp_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2194 'or' 'or_ln231_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%and_ln231_165 = and i1 %or_ln231_132, i1 %tmp_1128" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2195 'and' 'and_ln231_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node sum1_67)   --->   "%zext_ln231_33 = zext i1 %and_ln231_165" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2196 'zext' 'zext_ln231_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2197 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_67 = add i24 %sum1_66, i24 %zext_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2197 'add' 'sum1_67' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_67, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2198 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_166)   --->   "%xor_ln231_165 = xor i1 %tmp_1130, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2199 'xor' 'xor_ln231_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_166 = and i1 %tmp_1129, i1 %xor_ln231_165" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2200 'and' 'and_ln231_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2201 [1/1] (0.28ns)   --->   "%xor_ln231_166 = xor i1 %tmp_1126, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2201 'xor' 'xor_ln231_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_167)   --->   "%select_ln231_132 = select i1 %and_ln231_166, i1 %tmp_1126, i1 %xor_ln231_166" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2202 'select' 'select_ln231_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_169)   --->   "%select_ln231_133 = select i1 %and_ln231_166, i1 %xor_ln231_166, i1 %tmp_1126" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2203 'select' 'select_ln231_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_169)   --->   "%xor_ln231_167 = xor i1 %tmp_1129, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2204 'xor' 'xor_ln231_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_169)   --->   "%or_ln231_133 = or i1 %tmp_1130, i1 %xor_ln231_167" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2205 'or' 'or_ln231_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_167)   --->   "%xor_ln231_168 = xor i1 %select_ln231_132, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2206 'xor' 'xor_ln231_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_167)   --->   "%or_ln231_134 = or i1 %tmp_1130, i1 %xor_ln231_168" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2207 'or' 'or_ln231_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2208 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_167 = and i1 %or_ln231_134, i1 %xor_ln231_166" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2208 'and' 'and_ln231_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_169)   --->   "%and_ln231_168 = and i1 %tmp_1130, i1 %select_ln231_133" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2209 'and' 'and_ln231_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2210 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_169 = xor i1 %and_ln231_168, i1 %or_ln231_133" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2210 'xor' 'xor_ln231_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_135)   --->   "%and_ln231_169 = and i1 %xor_ln231_169, i1 %tmp_1126" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2211 'and' 'and_ln231_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_135)   --->   "%or_ln231_135 = or i1 %and_ln231_167, i1 %and_ln231_169" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2212 'or' 'or_ln231_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_135)   --->   "%select_ln231_134 = select i1 %and_ln231_167, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2213 'select' 'select_ln231_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2214 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_135 = select i1 %or_ln231_135, i24 %select_ln231_134, i24 %sum1_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2214 'select' 'select_ln231_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2215 [1/1] (0.00ns)   --->   "%shl_ln231_32 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_135, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2215 'bitconcatenate' 'shl_ln231_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln231_101 = sext i34 %shl_ln231_32" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2216 'sext' 'sext_ln231_101' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln231_102 = sext i32 %mul_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2217 'sext' 'sext_ln231_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln231_274 = sext i32 %mul_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2218 'sext' 'sext_ln231_274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2219 [1/1] (1.02ns)   --->   "%add_ln231_66 = add i35 %sext_ln231_101, i35 %sext_ln231_102" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2219 'add' 'add_ln231_66' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2220 [1/1] (1.02ns)   --->   "%add_ln231_135 = add i34 %shl_ln231_32, i34 %sext_ln231_274" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2220 'add' 'add_ln231_135' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_66, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2221 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%sum1_68 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_135, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2222 'partselect' 'sum1_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_135, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2223 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_34, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2224 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_135, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2225 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%or_ln231_136 = or i1 %tmp_1132, i1 %icmp_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2226 'or' 'or_ln231_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%and_ln231_170 = and i1 %or_ln231_136, i1 %tmp_1133" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2227 'and' 'and_ln231_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node sum1_69)   --->   "%zext_ln231_34 = zext i1 %and_ln231_170" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2228 'zext' 'zext_ln231_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2229 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_69 = add i24 %sum1_68, i24 %zext_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2229 'add' 'sum1_69' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_69, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2230 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_171)   --->   "%xor_ln231_170 = xor i1 %tmp_1135, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2231 'xor' 'xor_ln231_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2232 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_171 = and i1 %tmp_1134, i1 %xor_ln231_170" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2232 'and' 'and_ln231_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2233 [1/1] (0.28ns)   --->   "%xor_ln231_171 = xor i1 %tmp_1131, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2233 'xor' 'xor_ln231_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_172)   --->   "%select_ln231_136 = select i1 %and_ln231_171, i1 %tmp_1131, i1 %xor_ln231_171" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2234 'select' 'select_ln231_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_174)   --->   "%select_ln231_137 = select i1 %and_ln231_171, i1 %xor_ln231_171, i1 %tmp_1131" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2235 'select' 'select_ln231_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_174)   --->   "%xor_ln231_172 = xor i1 %tmp_1134, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2236 'xor' 'xor_ln231_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_174)   --->   "%or_ln231_137 = or i1 %tmp_1135, i1 %xor_ln231_172" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2237 'or' 'or_ln231_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_172)   --->   "%xor_ln231_173 = xor i1 %select_ln231_136, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2238 'xor' 'xor_ln231_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_172)   --->   "%or_ln231_138 = or i1 %tmp_1135, i1 %xor_ln231_173" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2239 'or' 'or_ln231_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2240 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_172 = and i1 %or_ln231_138, i1 %xor_ln231_171" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2240 'and' 'and_ln231_172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_174)   --->   "%and_ln231_173 = and i1 %tmp_1135, i1 %select_ln231_137" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2241 'and' 'and_ln231_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2242 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_174 = xor i1 %and_ln231_173, i1 %or_ln231_137" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2242 'xor' 'xor_ln231_174' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_139)   --->   "%and_ln231_174 = and i1 %xor_ln231_174, i1 %tmp_1131" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2243 'and' 'and_ln231_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_139)   --->   "%or_ln231_139 = or i1 %and_ln231_172, i1 %and_ln231_174" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2244 'or' 'or_ln231_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_139)   --->   "%select_ln231_138 = select i1 %and_ln231_172, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2245 'select' 'select_ln231_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2246 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_139 = select i1 %or_ln231_139, i24 %select_ln231_138, i24 %sum1_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2246 'select' 'select_ln231_139' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2247 [1/1] (0.00ns)   --->   "%shl_ln231_33 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_139, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2247 'bitconcatenate' 'shl_ln231_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln231_104 = sext i34 %shl_ln231_33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2248 'sext' 'sext_ln231_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln231_105 = sext i32 %mul_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2249 'sext' 'sext_ln231_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln231_275 = sext i32 %mul_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2250 'sext' 'sext_ln231_275' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2251 [1/1] (1.02ns)   --->   "%add_ln231_68 = add i35 %sext_ln231_104, i35 %sext_ln231_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2251 'add' 'add_ln231_68' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2252 [1/1] (1.02ns)   --->   "%add_ln231_139 = add i34 %shl_ln231_33, i34 %sext_ln231_275" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2252 'add' 'add_ln231_139' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_68, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2253 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_139, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2254 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.20>
ST_18 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%sum1_70 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_139, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2255 'partselect' 'sum1_70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_139, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2256 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_35, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2257 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%or_ln231_140 = or i1 %tmp_1137, i1 %icmp_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2258 'or' 'or_ln231_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%and_ln231_175 = and i1 %or_ln231_140, i1 %tmp_1138" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2259 'and' 'and_ln231_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node sum1_71)   --->   "%zext_ln231_35 = zext i1 %and_ln231_175" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2260 'zext' 'zext_ln231_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2261 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_71 = add i24 %sum1_70, i24 %zext_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2261 'add' 'sum1_71' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_71, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2262 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_176)   --->   "%xor_ln231_175 = xor i1 %tmp_1140, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2263 'xor' 'xor_ln231_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2264 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_176 = and i1 %tmp_1139, i1 %xor_ln231_175" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2264 'and' 'and_ln231_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2265 [1/1] (0.28ns)   --->   "%xor_ln231_176 = xor i1 %tmp_1136, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2265 'xor' 'xor_ln231_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_177)   --->   "%select_ln231_140 = select i1 %and_ln231_176, i1 %tmp_1136, i1 %xor_ln231_176" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2266 'select' 'select_ln231_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_179)   --->   "%select_ln231_141 = select i1 %and_ln231_176, i1 %xor_ln231_176, i1 %tmp_1136" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2267 'select' 'select_ln231_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_179)   --->   "%xor_ln231_177 = xor i1 %tmp_1139, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2268 'xor' 'xor_ln231_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_179)   --->   "%or_ln231_141 = or i1 %tmp_1140, i1 %xor_ln231_177" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2269 'or' 'or_ln231_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_177)   --->   "%xor_ln231_178 = xor i1 %select_ln231_140, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2270 'xor' 'xor_ln231_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_177)   --->   "%or_ln231_142 = or i1 %tmp_1140, i1 %xor_ln231_178" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2271 'or' 'or_ln231_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2272 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_177 = and i1 %or_ln231_142, i1 %xor_ln231_176" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2272 'and' 'and_ln231_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_179)   --->   "%and_ln231_178 = and i1 %tmp_1140, i1 %select_ln231_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2273 'and' 'and_ln231_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2274 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_179 = xor i1 %and_ln231_178, i1 %or_ln231_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2274 'xor' 'xor_ln231_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_143)   --->   "%and_ln231_179 = and i1 %xor_ln231_179, i1 %tmp_1136" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2275 'and' 'and_ln231_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_143)   --->   "%or_ln231_143 = or i1 %and_ln231_177, i1 %and_ln231_179" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2276 'or' 'or_ln231_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_143)   --->   "%select_ln231_142 = select i1 %and_ln231_177, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2277 'select' 'select_ln231_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2278 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_143 = select i1 %or_ln231_143, i24 %select_ln231_142, i24 %sum1_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2278 'select' 'select_ln231_143' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2279 [1/1] (0.00ns)   --->   "%shl_ln231_34 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_143, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2279 'bitconcatenate' 'shl_ln231_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln231_107 = sext i34 %shl_ln231_34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2280 'sext' 'sext_ln231_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln231_108 = sext i32 %mul_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2281 'sext' 'sext_ln231_108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln231_276 = sext i32 %mul_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2282 'sext' 'sext_ln231_276' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2283 [1/1] (1.02ns)   --->   "%add_ln231_70 = add i35 %sext_ln231_107, i35 %sext_ln231_108" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2283 'add' 'add_ln231_70' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2284 [1/1] (1.02ns)   --->   "%add_ln231_143 = add i34 %shl_ln231_34, i34 %sext_ln231_276" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2284 'add' 'add_ln231_143' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_70, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2285 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%sum1_72 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_143, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2286 'partselect' 'sum1_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_143, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2287 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_36, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2288 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_143, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2289 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%or_ln231_144 = or i1 %tmp_1142, i1 %icmp_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2290 'or' 'or_ln231_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%and_ln231_180 = and i1 %or_ln231_144, i1 %tmp_1143" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2291 'and' 'and_ln231_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node sum1_73)   --->   "%zext_ln231_36 = zext i1 %and_ln231_180" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2292 'zext' 'zext_ln231_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2293 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_73 = add i24 %sum1_72, i24 %zext_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2293 'add' 'sum1_73' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_73, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2294 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_181)   --->   "%xor_ln231_180 = xor i1 %tmp_1145, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2295 'xor' 'xor_ln231_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_181 = and i1 %tmp_1144, i1 %xor_ln231_180" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2296 'and' 'and_ln231_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2297 [1/1] (0.28ns)   --->   "%xor_ln231_181 = xor i1 %tmp_1141, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2297 'xor' 'xor_ln231_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_182)   --->   "%select_ln231_144 = select i1 %and_ln231_181, i1 %tmp_1141, i1 %xor_ln231_181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2298 'select' 'select_ln231_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_184)   --->   "%select_ln231_145 = select i1 %and_ln231_181, i1 %xor_ln231_181, i1 %tmp_1141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2299 'select' 'select_ln231_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_184)   --->   "%xor_ln231_182 = xor i1 %tmp_1144, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2300 'xor' 'xor_ln231_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_184)   --->   "%or_ln231_145 = or i1 %tmp_1145, i1 %xor_ln231_182" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2301 'or' 'or_ln231_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_182)   --->   "%xor_ln231_183 = xor i1 %select_ln231_144, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2302 'xor' 'xor_ln231_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_182)   --->   "%or_ln231_146 = or i1 %tmp_1145, i1 %xor_ln231_183" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2303 'or' 'or_ln231_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2304 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_182 = and i1 %or_ln231_146, i1 %xor_ln231_181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2304 'and' 'and_ln231_182' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_184)   --->   "%and_ln231_183 = and i1 %tmp_1145, i1 %select_ln231_145" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2305 'and' 'and_ln231_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2306 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_184 = xor i1 %and_ln231_183, i1 %or_ln231_145" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2306 'xor' 'xor_ln231_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_147)   --->   "%and_ln231_184 = and i1 %xor_ln231_184, i1 %tmp_1141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2307 'and' 'and_ln231_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_147)   --->   "%or_ln231_147 = or i1 %and_ln231_182, i1 %and_ln231_184" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2308 'or' 'or_ln231_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_147)   --->   "%select_ln231_146 = select i1 %and_ln231_182, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2309 'select' 'select_ln231_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2310 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_147 = select i1 %or_ln231_147, i24 %select_ln231_146, i24 %sum1_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2310 'select' 'select_ln231_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2311 [1/1] (0.00ns)   --->   "%shl_ln231_35 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_147, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2311 'bitconcatenate' 'shl_ln231_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln231_110 = sext i34 %shl_ln231_35" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2312 'sext' 'sext_ln231_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln231_111 = sext i32 %mul_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2313 'sext' 'sext_ln231_111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln231_277 = sext i32 %mul_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2314 'sext' 'sext_ln231_277' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2315 [1/1] (1.02ns)   --->   "%add_ln231_72 = add i35 %sext_ln231_110, i35 %sext_ln231_111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2315 'add' 'add_ln231_72' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2316 [1/1] (1.02ns)   --->   "%add_ln231_147 = add i34 %shl_ln231_35, i34 %sext_ln231_277" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2316 'add' 'add_ln231_147' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_72, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2317 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%sum1_74 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_147, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2318 'partselect' 'sum1_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_147, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2319 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_37, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2320 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_147, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2321 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%or_ln231_148 = or i1 %tmp_1147, i1 %icmp_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2322 'or' 'or_ln231_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%and_ln231_185 = and i1 %or_ln231_148, i1 %tmp_1148" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2323 'and' 'and_ln231_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node sum1_75)   --->   "%zext_ln231_37 = zext i1 %and_ln231_185" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2324 'zext' 'zext_ln231_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2325 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_75 = add i24 %sum1_74, i24 %zext_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2325 'add' 'sum1_75' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_75, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2326 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_186)   --->   "%xor_ln231_185 = xor i1 %tmp_1150, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2327 'xor' 'xor_ln231_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2328 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_186 = and i1 %tmp_1149, i1 %xor_ln231_185" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2328 'and' 'and_ln231_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2329 [1/1] (0.28ns)   --->   "%xor_ln231_186 = xor i1 %tmp_1146, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2329 'xor' 'xor_ln231_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_187)   --->   "%select_ln231_148 = select i1 %and_ln231_186, i1 %tmp_1146, i1 %xor_ln231_186" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2330 'select' 'select_ln231_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_189)   --->   "%select_ln231_149 = select i1 %and_ln231_186, i1 %xor_ln231_186, i1 %tmp_1146" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2331 'select' 'select_ln231_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_189)   --->   "%xor_ln231_187 = xor i1 %tmp_1149, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2332 'xor' 'xor_ln231_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_189)   --->   "%or_ln231_149 = or i1 %tmp_1150, i1 %xor_ln231_187" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2333 'or' 'or_ln231_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_187)   --->   "%xor_ln231_188 = xor i1 %select_ln231_148, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2334 'xor' 'xor_ln231_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_187)   --->   "%or_ln231_150 = or i1 %tmp_1150, i1 %xor_ln231_188" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2335 'or' 'or_ln231_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2336 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_187 = and i1 %or_ln231_150, i1 %xor_ln231_186" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2336 'and' 'and_ln231_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_189)   --->   "%and_ln231_188 = and i1 %tmp_1150, i1 %select_ln231_149" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2337 'and' 'and_ln231_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2338 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_189 = xor i1 %and_ln231_188, i1 %or_ln231_149" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2338 'xor' 'xor_ln231_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_151)   --->   "%and_ln231_189 = and i1 %xor_ln231_189, i1 %tmp_1146" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2339 'and' 'and_ln231_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_151)   --->   "%or_ln231_151 = or i1 %and_ln231_187, i1 %and_ln231_189" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2340 'or' 'or_ln231_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_151)   --->   "%select_ln231_150 = select i1 %and_ln231_187, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2341 'select' 'select_ln231_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2342 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_151 = select i1 %or_ln231_151, i24 %select_ln231_150, i24 %sum1_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2342 'select' 'select_ln231_151' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln231_36 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_151, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2343 'bitconcatenate' 'shl_ln231_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln231_113 = sext i34 %shl_ln231_36" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2344 'sext' 'sext_ln231_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln231_114 = sext i32 %mul_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2345 'sext' 'sext_ln231_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln231_278 = sext i32 %mul_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2346 'sext' 'sext_ln231_278' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2347 [1/1] (1.02ns)   --->   "%add_ln231_74 = add i35 %sext_ln231_113, i35 %sext_ln231_114" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2347 'add' 'add_ln231_74' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2348 [1/1] (1.02ns)   --->   "%add_ln231_151 = add i34 %shl_ln231_36, i34 %sext_ln231_278" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2348 'add' 'add_ln231_151' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_74, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2349 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%sum1_76 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_151, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2350 'partselect' 'sum1_76' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_151, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2351 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_38, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2352 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_151, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2353 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%or_ln231_152 = or i1 %tmp_1152, i1 %icmp_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2354 'or' 'or_ln231_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%and_ln231_190 = and i1 %or_ln231_152, i1 %tmp_1153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2355 'and' 'and_ln231_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node sum1_77)   --->   "%zext_ln231_38 = zext i1 %and_ln231_190" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2356 'zext' 'zext_ln231_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2357 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_77 = add i24 %sum1_76, i24 %zext_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2357 'add' 'sum1_77' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_77, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2358 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_191)   --->   "%xor_ln231_190 = xor i1 %tmp_1155, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2359 'xor' 'xor_ln231_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2360 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_191 = and i1 %tmp_1154, i1 %xor_ln231_190" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2360 'and' 'and_ln231_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2361 [1/1] (0.28ns)   --->   "%xor_ln231_191 = xor i1 %tmp_1151, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2361 'xor' 'xor_ln231_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_192)   --->   "%select_ln231_152 = select i1 %and_ln231_191, i1 %tmp_1151, i1 %xor_ln231_191" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2362 'select' 'select_ln231_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_194)   --->   "%select_ln231_153 = select i1 %and_ln231_191, i1 %xor_ln231_191, i1 %tmp_1151" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2363 'select' 'select_ln231_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_194)   --->   "%xor_ln231_192 = xor i1 %tmp_1154, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2364 'xor' 'xor_ln231_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_194)   --->   "%or_ln231_153 = or i1 %tmp_1155, i1 %xor_ln231_192" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2365 'or' 'or_ln231_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_192)   --->   "%xor_ln231_193 = xor i1 %select_ln231_152, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2366 'xor' 'xor_ln231_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_192)   --->   "%or_ln231_154 = or i1 %tmp_1155, i1 %xor_ln231_193" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2367 'or' 'or_ln231_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2368 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_192 = and i1 %or_ln231_154, i1 %xor_ln231_191" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2368 'and' 'and_ln231_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_194)   --->   "%and_ln231_193 = and i1 %tmp_1155, i1 %select_ln231_153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2369 'and' 'and_ln231_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2370 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_194 = xor i1 %and_ln231_193, i1 %or_ln231_153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2370 'xor' 'xor_ln231_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_155)   --->   "%and_ln231_194 = and i1 %xor_ln231_194, i1 %tmp_1151" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2371 'and' 'and_ln231_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_155)   --->   "%or_ln231_155 = or i1 %and_ln231_192, i1 %and_ln231_194" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2372 'or' 'or_ln231_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_155)   --->   "%select_ln231_154 = select i1 %and_ln231_192, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2373 'select' 'select_ln231_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2374 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_155 = select i1 %or_ln231_155, i24 %select_ln231_154, i24 %sum1_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2374 'select' 'select_ln231_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2375 [1/1] (0.00ns)   --->   "%shl_ln231_37 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_155, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2375 'bitconcatenate' 'shl_ln231_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln231_116 = sext i34 %shl_ln231_37" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2376 'sext' 'sext_ln231_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln231_117 = sext i32 %mul_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2377 'sext' 'sext_ln231_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln231_279 = sext i32 %mul_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2378 'sext' 'sext_ln231_279' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2379 [1/1] (1.02ns)   --->   "%add_ln231_76 = add i35 %sext_ln231_116, i35 %sext_ln231_117" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2379 'add' 'add_ln231_76' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2380 [1/1] (1.02ns)   --->   "%add_ln231_155 = add i34 %shl_ln231_37, i34 %sext_ln231_279" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2380 'add' 'add_ln231_155' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_76, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2381 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%sum1_78 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_155, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2382 'partselect' 'sum1_78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_155, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2383 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_39, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2384 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_155, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2385 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%or_ln231_156 = or i1 %tmp_1157, i1 %icmp_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2386 'or' 'or_ln231_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%and_ln231_195 = and i1 %or_ln231_156, i1 %tmp_1158" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2387 'and' 'and_ln231_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node sum1_79)   --->   "%zext_ln231_39 = zext i1 %and_ln231_195" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2388 'zext' 'zext_ln231_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2389 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_79 = add i24 %sum1_78, i24 %zext_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2389 'add' 'sum1_79' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_79, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2390 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_196)   --->   "%xor_ln231_195 = xor i1 %tmp_1160, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2391 'xor' 'xor_ln231_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2392 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_196 = and i1 %tmp_1159, i1 %xor_ln231_195" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2392 'and' 'and_ln231_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2393 [1/1] (0.28ns)   --->   "%xor_ln231_196 = xor i1 %tmp_1156, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2393 'xor' 'xor_ln231_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_197)   --->   "%select_ln231_156 = select i1 %and_ln231_196, i1 %tmp_1156, i1 %xor_ln231_196" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2394 'select' 'select_ln231_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_199)   --->   "%select_ln231_157 = select i1 %and_ln231_196, i1 %xor_ln231_196, i1 %tmp_1156" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2395 'select' 'select_ln231_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_199)   --->   "%xor_ln231_197 = xor i1 %tmp_1159, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2396 'xor' 'xor_ln231_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_199)   --->   "%or_ln231_157 = or i1 %tmp_1160, i1 %xor_ln231_197" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2397 'or' 'or_ln231_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_197)   --->   "%xor_ln231_198 = xor i1 %select_ln231_156, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2398 'xor' 'xor_ln231_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_197)   --->   "%or_ln231_158 = or i1 %tmp_1160, i1 %xor_ln231_198" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2399 'or' 'or_ln231_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2400 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_197 = and i1 %or_ln231_158, i1 %xor_ln231_196" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2400 'and' 'and_ln231_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_199)   --->   "%and_ln231_198 = and i1 %tmp_1160, i1 %select_ln231_157" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2401 'and' 'and_ln231_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2402 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_199 = xor i1 %and_ln231_198, i1 %or_ln231_157" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2402 'xor' 'xor_ln231_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_159)   --->   "%and_ln231_199 = and i1 %xor_ln231_199, i1 %tmp_1156" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2403 'and' 'and_ln231_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_159)   --->   "%or_ln231_159 = or i1 %and_ln231_197, i1 %and_ln231_199" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2404 'or' 'or_ln231_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_159)   --->   "%select_ln231_158 = select i1 %and_ln231_197, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2405 'select' 'select_ln231_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2406 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_159 = select i1 %or_ln231_159, i24 %select_ln231_158, i24 %sum1_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2406 'select' 'select_ln231_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2407 [1/1] (0.00ns)   --->   "%shl_ln231_38 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_159, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2407 'bitconcatenate' 'shl_ln231_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln231_119 = sext i34 %shl_ln231_38" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2408 'sext' 'sext_ln231_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln231_120 = sext i32 %mul_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2409 'sext' 'sext_ln231_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln231_280 = sext i32 %mul_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2410 'sext' 'sext_ln231_280' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2411 [1/1] (1.02ns)   --->   "%add_ln231_78 = add i35 %sext_ln231_119, i35 %sext_ln231_120" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2411 'add' 'add_ln231_78' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2412 [1/1] (1.02ns)   --->   "%add_ln231_159 = add i34 %shl_ln231_38, i34 %sext_ln231_280" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2412 'add' 'add_ln231_159' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_78, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2413 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_159, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2414 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.20>
ST_20 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%sum1_80 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_159, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2415 'partselect' 'sum1_80' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_159, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2416 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_40, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2417 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%or_ln231_160 = or i1 %tmp_1162, i1 %icmp_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2418 'or' 'or_ln231_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%and_ln231_200 = and i1 %or_ln231_160, i1 %tmp_1163" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2419 'and' 'and_ln231_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node sum1_81)   --->   "%zext_ln231_40 = zext i1 %and_ln231_200" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2420 'zext' 'zext_ln231_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2421 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_81 = add i24 %sum1_80, i24 %zext_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2421 'add' 'sum1_81' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_81, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2422 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_201)   --->   "%xor_ln231_200 = xor i1 %tmp_1165, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2423 'xor' 'xor_ln231_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2424 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_201 = and i1 %tmp_1164, i1 %xor_ln231_200" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2424 'and' 'and_ln231_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2425 [1/1] (0.28ns)   --->   "%xor_ln231_201 = xor i1 %tmp_1161, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2425 'xor' 'xor_ln231_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_202)   --->   "%select_ln231_160 = select i1 %and_ln231_201, i1 %tmp_1161, i1 %xor_ln231_201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2426 'select' 'select_ln231_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_204)   --->   "%select_ln231_161 = select i1 %and_ln231_201, i1 %xor_ln231_201, i1 %tmp_1161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2427 'select' 'select_ln231_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_204)   --->   "%xor_ln231_202 = xor i1 %tmp_1164, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2428 'xor' 'xor_ln231_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_204)   --->   "%or_ln231_161 = or i1 %tmp_1165, i1 %xor_ln231_202" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2429 'or' 'or_ln231_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_202)   --->   "%xor_ln231_203 = xor i1 %select_ln231_160, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2430 'xor' 'xor_ln231_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_202)   --->   "%or_ln231_162 = or i1 %tmp_1165, i1 %xor_ln231_203" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2431 'or' 'or_ln231_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2432 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_202 = and i1 %or_ln231_162, i1 %xor_ln231_201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2432 'and' 'and_ln231_202' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_204)   --->   "%and_ln231_203 = and i1 %tmp_1165, i1 %select_ln231_161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2433 'and' 'and_ln231_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2434 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_204 = xor i1 %and_ln231_203, i1 %or_ln231_161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2434 'xor' 'xor_ln231_204' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_163)   --->   "%and_ln231_204 = and i1 %xor_ln231_204, i1 %tmp_1161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2435 'and' 'and_ln231_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_163)   --->   "%or_ln231_163 = or i1 %and_ln231_202, i1 %and_ln231_204" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2436 'or' 'or_ln231_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_163)   --->   "%select_ln231_162 = select i1 %and_ln231_202, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2437 'select' 'select_ln231_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2438 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_163 = select i1 %or_ln231_163, i24 %select_ln231_162, i24 %sum1_81" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2438 'select' 'select_ln231_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2439 [1/1] (0.00ns)   --->   "%shl_ln231_39 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_163, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2439 'bitconcatenate' 'shl_ln231_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln231_122 = sext i34 %shl_ln231_39" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2440 'sext' 'sext_ln231_122' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln231_123 = sext i32 %mul_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2441 'sext' 'sext_ln231_123' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln231_281 = sext i32 %mul_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2442 'sext' 'sext_ln231_281' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2443 [1/1] (1.02ns)   --->   "%add_ln231_80 = add i35 %sext_ln231_122, i35 %sext_ln231_123" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2443 'add' 'add_ln231_80' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2444 [1/1] (1.02ns)   --->   "%add_ln231_161 = add i34 %shl_ln231_39, i34 %sext_ln231_281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2444 'add' 'add_ln231_161' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_80, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2445 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%sum1_82 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_161, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2446 'partselect' 'sum1_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_161, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2447 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_41, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2448 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_161, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2449 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%or_ln231_164 = or i1 %tmp_1167, i1 %icmp_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2450 'or' 'or_ln231_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%and_ln231_205 = and i1 %or_ln231_164, i1 %tmp_1168" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2451 'and' 'and_ln231_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node sum1_83)   --->   "%zext_ln231_41 = zext i1 %and_ln231_205" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2452 'zext' 'zext_ln231_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2453 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_83 = add i24 %sum1_82, i24 %zext_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2453 'add' 'sum1_83' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_83, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2454 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_206)   --->   "%xor_ln231_205 = xor i1 %tmp_1170, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2455 'xor' 'xor_ln231_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2456 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_206 = and i1 %tmp_1169, i1 %xor_ln231_205" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2456 'and' 'and_ln231_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2457 [1/1] (0.28ns)   --->   "%xor_ln231_206 = xor i1 %tmp_1166, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2457 'xor' 'xor_ln231_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_207)   --->   "%select_ln231_164 = select i1 %and_ln231_206, i1 %tmp_1166, i1 %xor_ln231_206" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2458 'select' 'select_ln231_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_209)   --->   "%select_ln231_165 = select i1 %and_ln231_206, i1 %xor_ln231_206, i1 %tmp_1166" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2459 'select' 'select_ln231_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_209)   --->   "%xor_ln231_207 = xor i1 %tmp_1169, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2460 'xor' 'xor_ln231_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_209)   --->   "%or_ln231_165 = or i1 %tmp_1170, i1 %xor_ln231_207" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2461 'or' 'or_ln231_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_207)   --->   "%xor_ln231_208 = xor i1 %select_ln231_164, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2462 'xor' 'xor_ln231_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_207)   --->   "%or_ln231_166 = or i1 %tmp_1170, i1 %xor_ln231_208" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2463 'or' 'or_ln231_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_207 = and i1 %or_ln231_166, i1 %xor_ln231_206" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2464 'and' 'and_ln231_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_209)   --->   "%and_ln231_208 = and i1 %tmp_1170, i1 %select_ln231_165" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2465 'and' 'and_ln231_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2466 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_209 = xor i1 %and_ln231_208, i1 %or_ln231_165" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2466 'xor' 'xor_ln231_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_167)   --->   "%and_ln231_209 = and i1 %xor_ln231_209, i1 %tmp_1166" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2467 'and' 'and_ln231_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_167)   --->   "%or_ln231_167 = or i1 %and_ln231_207, i1 %and_ln231_209" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2468 'or' 'or_ln231_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_167)   --->   "%select_ln231_166 = select i1 %and_ln231_207, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2469 'select' 'select_ln231_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2470 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_167 = select i1 %or_ln231_167, i24 %select_ln231_166, i24 %sum1_83" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2470 'select' 'select_ln231_167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2471 [1/1] (0.00ns)   --->   "%shl_ln231_40 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_167, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2471 'bitconcatenate' 'shl_ln231_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln231_125 = sext i34 %shl_ln231_40" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2472 'sext' 'sext_ln231_125' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln231_126 = sext i32 %mul_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2473 'sext' 'sext_ln231_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln231_282 = sext i32 %mul_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2474 'sext' 'sext_ln231_282' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2475 [1/1] (1.02ns)   --->   "%add_ln231_82 = add i35 %sext_ln231_125, i35 %sext_ln231_126" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2475 'add' 'add_ln231_82' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2476 [1/1] (1.02ns)   --->   "%add_ln231_163 = add i34 %shl_ln231_40, i34 %sext_ln231_282" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2476 'add' 'add_ln231_163' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_82, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2477 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%sum1_84 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_163, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2478 'partselect' 'sum1_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_163, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2479 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_42, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2480 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_163, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2481 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%or_ln231_168 = or i1 %tmp_1172, i1 %icmp_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2482 'or' 'or_ln231_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%and_ln231_210 = and i1 %or_ln231_168, i1 %tmp_1173" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2483 'and' 'and_ln231_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node sum1_85)   --->   "%zext_ln231_42 = zext i1 %and_ln231_210" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2484 'zext' 'zext_ln231_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2485 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_85 = add i24 %sum1_84, i24 %zext_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2485 'add' 'sum1_85' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_85, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2486 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_211)   --->   "%xor_ln231_210 = xor i1 %tmp_1175, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2487 'xor' 'xor_ln231_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2488 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_211 = and i1 %tmp_1174, i1 %xor_ln231_210" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2488 'and' 'and_ln231_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2489 [1/1] (0.28ns)   --->   "%xor_ln231_211 = xor i1 %tmp_1171, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2489 'xor' 'xor_ln231_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_212)   --->   "%select_ln231_168 = select i1 %and_ln231_211, i1 %tmp_1171, i1 %xor_ln231_211" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2490 'select' 'select_ln231_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_214)   --->   "%select_ln231_169 = select i1 %and_ln231_211, i1 %xor_ln231_211, i1 %tmp_1171" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2491 'select' 'select_ln231_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_214)   --->   "%xor_ln231_212 = xor i1 %tmp_1174, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2492 'xor' 'xor_ln231_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_214)   --->   "%or_ln231_169 = or i1 %tmp_1175, i1 %xor_ln231_212" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2493 'or' 'or_ln231_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_212)   --->   "%xor_ln231_213 = xor i1 %select_ln231_168, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2494 'xor' 'xor_ln231_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_212)   --->   "%or_ln231_170 = or i1 %tmp_1175, i1 %xor_ln231_213" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2495 'or' 'or_ln231_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2496 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_212 = and i1 %or_ln231_170, i1 %xor_ln231_211" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2496 'and' 'and_ln231_212' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_214)   --->   "%and_ln231_213 = and i1 %tmp_1175, i1 %select_ln231_169" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2497 'and' 'and_ln231_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2498 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_214 = xor i1 %and_ln231_213, i1 %or_ln231_169" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2498 'xor' 'xor_ln231_214' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_171)   --->   "%and_ln231_214 = and i1 %xor_ln231_214, i1 %tmp_1171" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2499 'and' 'and_ln231_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_171)   --->   "%or_ln231_171 = or i1 %and_ln231_212, i1 %and_ln231_214" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2500 'or' 'or_ln231_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_171)   --->   "%select_ln231_170 = select i1 %and_ln231_212, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2501 'select' 'select_ln231_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2502 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_171 = select i1 %or_ln231_171, i24 %select_ln231_170, i24 %sum1_85" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2502 'select' 'select_ln231_171' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2503 [1/1] (0.00ns)   --->   "%shl_ln231_41 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_171, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2503 'bitconcatenate' 'shl_ln231_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln231_128 = sext i34 %shl_ln231_41" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2504 'sext' 'sext_ln231_128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln231_129 = sext i32 %mul_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2505 'sext' 'sext_ln231_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln231_283 = sext i32 %mul_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2506 'sext' 'sext_ln231_283' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2507 [1/1] (1.02ns)   --->   "%add_ln231_84 = add i35 %sext_ln231_128, i35 %sext_ln231_129" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2507 'add' 'add_ln231_84' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2508 [1/1] (1.02ns)   --->   "%add_ln231_165 = add i34 %shl_ln231_41, i34 %sext_ln231_283" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2508 'add' 'add_ln231_165' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_84, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2509 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%sum1_86 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_165, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2510 'partselect' 'sum1_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_165, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2511 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_43, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2512 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_165, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2513 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%or_ln231_172 = or i1 %tmp_1177, i1 %icmp_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2514 'or' 'or_ln231_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%and_ln231_215 = and i1 %or_ln231_172, i1 %tmp_1178" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2515 'and' 'and_ln231_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node sum1_87)   --->   "%zext_ln231_43 = zext i1 %and_ln231_215" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2516 'zext' 'zext_ln231_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2517 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_87 = add i24 %sum1_86, i24 %zext_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2517 'add' 'sum1_87' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2518 [1/1] (0.00ns)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_87, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2518 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_216)   --->   "%xor_ln231_215 = xor i1 %tmp_1180, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2519 'xor' 'xor_ln231_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_216 = and i1 %tmp_1179, i1 %xor_ln231_215" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2520 'and' 'and_ln231_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2521 [1/1] (0.28ns)   --->   "%xor_ln231_216 = xor i1 %tmp_1176, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2521 'xor' 'xor_ln231_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_217)   --->   "%select_ln231_172 = select i1 %and_ln231_216, i1 %tmp_1176, i1 %xor_ln231_216" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2522 'select' 'select_ln231_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_219)   --->   "%select_ln231_173 = select i1 %and_ln231_216, i1 %xor_ln231_216, i1 %tmp_1176" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2523 'select' 'select_ln231_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_219)   --->   "%xor_ln231_217 = xor i1 %tmp_1179, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2524 'xor' 'xor_ln231_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_219)   --->   "%or_ln231_173 = or i1 %tmp_1180, i1 %xor_ln231_217" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2525 'or' 'or_ln231_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_217)   --->   "%xor_ln231_218 = xor i1 %select_ln231_172, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2526 'xor' 'xor_ln231_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_217)   --->   "%or_ln231_174 = or i1 %tmp_1180, i1 %xor_ln231_218" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2527 'or' 'or_ln231_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2528 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_217 = and i1 %or_ln231_174, i1 %xor_ln231_216" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2528 'and' 'and_ln231_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_219)   --->   "%and_ln231_218 = and i1 %tmp_1180, i1 %select_ln231_173" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2529 'and' 'and_ln231_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2530 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_219 = xor i1 %and_ln231_218, i1 %or_ln231_173" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2530 'xor' 'xor_ln231_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_175)   --->   "%and_ln231_219 = and i1 %xor_ln231_219, i1 %tmp_1176" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2531 'and' 'and_ln231_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_175)   --->   "%or_ln231_175 = or i1 %and_ln231_217, i1 %and_ln231_219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2532 'or' 'or_ln231_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_175)   --->   "%select_ln231_174 = select i1 %and_ln231_217, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2533 'select' 'select_ln231_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2534 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_175 = select i1 %or_ln231_175, i24 %select_ln231_174, i24 %sum1_87" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2534 'select' 'select_ln231_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2535 [1/1] (0.00ns)   --->   "%shl_ln231_42 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_175, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2535 'bitconcatenate' 'shl_ln231_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln231_131 = sext i34 %shl_ln231_42" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2536 'sext' 'sext_ln231_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln231_132 = sext i32 %mul_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2537 'sext' 'sext_ln231_132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln231_284 = sext i32 %mul_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2538 'sext' 'sext_ln231_284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2539 [1/1] (1.02ns)   --->   "%add_ln231_86 = add i35 %sext_ln231_131, i35 %sext_ln231_132" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2539 'add' 'add_ln231_86' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2540 [1/1] (1.02ns)   --->   "%add_ln231_167 = add i34 %shl_ln231_42, i34 %sext_ln231_284" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2540 'add' 'add_ln231_167' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_86, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2541 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%sum1_88 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_167, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2542 'partselect' 'sum1_88' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_167, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2543 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_44, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2544 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2545 [1/1] (0.00ns)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_167, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2545 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%or_ln231_176 = or i1 %tmp_1182, i1 %icmp_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2546 'or' 'or_ln231_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%and_ln231_220 = and i1 %or_ln231_176, i1 %tmp_1183" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2547 'and' 'and_ln231_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node sum1_89)   --->   "%zext_ln231_44 = zext i1 %and_ln231_220" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2548 'zext' 'zext_ln231_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2549 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_89 = add i24 %sum1_88, i24 %zext_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2549 'add' 'sum1_89' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2550 [1/1] (0.00ns)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_89, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2550 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_221)   --->   "%xor_ln231_220 = xor i1 %tmp_1185, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2551 'xor' 'xor_ln231_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2552 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_221 = and i1 %tmp_1184, i1 %xor_ln231_220" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2552 'and' 'and_ln231_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2553 [1/1] (0.28ns)   --->   "%xor_ln231_221 = xor i1 %tmp_1181, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2553 'xor' 'xor_ln231_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_222)   --->   "%select_ln231_176 = select i1 %and_ln231_221, i1 %tmp_1181, i1 %xor_ln231_221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2554 'select' 'select_ln231_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_224)   --->   "%select_ln231_177 = select i1 %and_ln231_221, i1 %xor_ln231_221, i1 %tmp_1181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2555 'select' 'select_ln231_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_224)   --->   "%xor_ln231_222 = xor i1 %tmp_1184, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2556 'xor' 'xor_ln231_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_224)   --->   "%or_ln231_177 = or i1 %tmp_1185, i1 %xor_ln231_222" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2557 'or' 'or_ln231_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_222)   --->   "%xor_ln231_223 = xor i1 %select_ln231_176, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2558 'xor' 'xor_ln231_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_222)   --->   "%or_ln231_178 = or i1 %tmp_1185, i1 %xor_ln231_223" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2559 'or' 'or_ln231_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2560 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_222 = and i1 %or_ln231_178, i1 %xor_ln231_221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2560 'and' 'and_ln231_222' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_224)   --->   "%and_ln231_223 = and i1 %tmp_1185, i1 %select_ln231_177" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2561 'and' 'and_ln231_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2562 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_224 = xor i1 %and_ln231_223, i1 %or_ln231_177" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2562 'xor' 'xor_ln231_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_179)   --->   "%and_ln231_224 = and i1 %xor_ln231_224, i1 %tmp_1181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2563 'and' 'and_ln231_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_179)   --->   "%or_ln231_179 = or i1 %and_ln231_222, i1 %and_ln231_224" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2564 'or' 'or_ln231_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_179)   --->   "%select_ln231_178 = select i1 %and_ln231_222, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2565 'select' 'select_ln231_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2566 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_179 = select i1 %or_ln231_179, i24 %select_ln231_178, i24 %sum1_89" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2566 'select' 'select_ln231_179' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2567 [1/1] (0.00ns)   --->   "%shl_ln231_43 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_179, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2567 'bitconcatenate' 'shl_ln231_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln231_134 = sext i34 %shl_ln231_43" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2568 'sext' 'sext_ln231_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln231_135 = sext i32 %mul_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2569 'sext' 'sext_ln231_135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln231_285 = sext i32 %mul_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2570 'sext' 'sext_ln231_285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2571 [1/1] (1.02ns)   --->   "%add_ln231_88 = add i35 %sext_ln231_134, i35 %sext_ln231_135" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2571 'add' 'add_ln231_88' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2572 [1/1] (1.02ns)   --->   "%add_ln231_169 = add i34 %shl_ln231_43, i34 %sext_ln231_285" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2572 'add' 'add_ln231_169' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_88, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2573 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2574 [1/1] (0.00ns)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_169, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2574 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.20>
ST_22 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%sum1_90 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_169, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2575 'partselect' 'sum1_90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_169, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2576 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_45, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2577 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%or_ln231_180 = or i1 %tmp_1187, i1 %icmp_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2578 'or' 'or_ln231_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%and_ln231_225 = and i1 %or_ln231_180, i1 %tmp_1188" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2579 'and' 'and_ln231_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node sum1_91)   --->   "%zext_ln231_45 = zext i1 %and_ln231_225" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2580 'zext' 'zext_ln231_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2581 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_91 = add i24 %sum1_90, i24 %zext_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2581 'add' 'sum1_91' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_91, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2582 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_226)   --->   "%xor_ln231_225 = xor i1 %tmp_1190, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2583 'xor' 'xor_ln231_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_226 = and i1 %tmp_1189, i1 %xor_ln231_225" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2584 'and' 'and_ln231_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2585 [1/1] (0.28ns)   --->   "%xor_ln231_226 = xor i1 %tmp_1186, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2585 'xor' 'xor_ln231_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_227)   --->   "%select_ln231_180 = select i1 %and_ln231_226, i1 %tmp_1186, i1 %xor_ln231_226" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2586 'select' 'select_ln231_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_229)   --->   "%select_ln231_181 = select i1 %and_ln231_226, i1 %xor_ln231_226, i1 %tmp_1186" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2587 'select' 'select_ln231_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_229)   --->   "%xor_ln231_227 = xor i1 %tmp_1189, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2588 'xor' 'xor_ln231_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_229)   --->   "%or_ln231_181 = or i1 %tmp_1190, i1 %xor_ln231_227" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2589 'or' 'or_ln231_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_227)   --->   "%xor_ln231_228 = xor i1 %select_ln231_180, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2590 'xor' 'xor_ln231_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_227)   --->   "%or_ln231_182 = or i1 %tmp_1190, i1 %xor_ln231_228" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2591 'or' 'or_ln231_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2592 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_227 = and i1 %or_ln231_182, i1 %xor_ln231_226" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2592 'and' 'and_ln231_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_229)   --->   "%and_ln231_228 = and i1 %tmp_1190, i1 %select_ln231_181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2593 'and' 'and_ln231_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2594 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_229 = xor i1 %and_ln231_228, i1 %or_ln231_181" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2594 'xor' 'xor_ln231_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_183)   --->   "%and_ln231_229 = and i1 %xor_ln231_229, i1 %tmp_1186" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2595 'and' 'and_ln231_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_183)   --->   "%or_ln231_183 = or i1 %and_ln231_227, i1 %and_ln231_229" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2596 'or' 'or_ln231_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_183)   --->   "%select_ln231_182 = select i1 %and_ln231_227, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2597 'select' 'select_ln231_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_183 = select i1 %or_ln231_183, i24 %select_ln231_182, i24 %sum1_91" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2598 'select' 'select_ln231_183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2599 [1/1] (0.00ns)   --->   "%shl_ln231_44 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_183, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2599 'bitconcatenate' 'shl_ln231_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln231_137 = sext i34 %shl_ln231_44" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2600 'sext' 'sext_ln231_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln231_138 = sext i32 %mul_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2601 'sext' 'sext_ln231_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln231_286 = sext i32 %mul_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2602 'sext' 'sext_ln231_286' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2603 [1/1] (1.02ns)   --->   "%add_ln231_90 = add i35 %sext_ln231_137, i35 %sext_ln231_138" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2603 'add' 'add_ln231_90' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2604 [1/1] (1.02ns)   --->   "%add_ln231_171 = add i34 %shl_ln231_44, i34 %sext_ln231_286" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2604 'add' 'add_ln231_171' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_90, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2605 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%sum1_92 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_171, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2606 'partselect' 'sum1_92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_171, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2607 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_46, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2608 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_171, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2609 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%or_ln231_184 = or i1 %tmp_1192, i1 %icmp_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2610 'or' 'or_ln231_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%and_ln231_230 = and i1 %or_ln231_184, i1 %tmp_1193" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2611 'and' 'and_ln231_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node sum1_93)   --->   "%zext_ln231_46 = zext i1 %and_ln231_230" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2612 'zext' 'zext_ln231_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2613 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_93 = add i24 %sum1_92, i24 %zext_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2613 'add' 'sum1_93' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_93, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2614 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_231)   --->   "%xor_ln231_230 = xor i1 %tmp_1195, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2615 'xor' 'xor_ln231_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2616 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_231 = and i1 %tmp_1194, i1 %xor_ln231_230" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2616 'and' 'and_ln231_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2617 [1/1] (0.28ns)   --->   "%xor_ln231_231 = xor i1 %tmp_1191, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2617 'xor' 'xor_ln231_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_232)   --->   "%select_ln231_184 = select i1 %and_ln231_231, i1 %tmp_1191, i1 %xor_ln231_231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2618 'select' 'select_ln231_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_234)   --->   "%select_ln231_185 = select i1 %and_ln231_231, i1 %xor_ln231_231, i1 %tmp_1191" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2619 'select' 'select_ln231_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_234)   --->   "%xor_ln231_232 = xor i1 %tmp_1194, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2620 'xor' 'xor_ln231_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_234)   --->   "%or_ln231_185 = or i1 %tmp_1195, i1 %xor_ln231_232" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2621 'or' 'or_ln231_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_232)   --->   "%xor_ln231_233 = xor i1 %select_ln231_184, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2622 'xor' 'xor_ln231_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_232)   --->   "%or_ln231_186 = or i1 %tmp_1195, i1 %xor_ln231_233" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2623 'or' 'or_ln231_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2624 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_232 = and i1 %or_ln231_186, i1 %xor_ln231_231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2624 'and' 'and_ln231_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_234)   --->   "%and_ln231_233 = and i1 %tmp_1195, i1 %select_ln231_185" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2625 'and' 'and_ln231_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2626 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_234 = xor i1 %and_ln231_233, i1 %or_ln231_185" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2626 'xor' 'xor_ln231_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_187)   --->   "%and_ln231_234 = and i1 %xor_ln231_234, i1 %tmp_1191" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2627 'and' 'and_ln231_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_187)   --->   "%or_ln231_187 = or i1 %and_ln231_232, i1 %and_ln231_234" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2628 'or' 'or_ln231_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_187)   --->   "%select_ln231_186 = select i1 %and_ln231_232, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2629 'select' 'select_ln231_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2630 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_187 = select i1 %or_ln231_187, i24 %select_ln231_186, i24 %sum1_93" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2630 'select' 'select_ln231_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2631 [1/1] (0.00ns)   --->   "%shl_ln231_45 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_187, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2631 'bitconcatenate' 'shl_ln231_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln231_140 = sext i34 %shl_ln231_45" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2632 'sext' 'sext_ln231_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln231_141 = sext i32 %mul_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2633 'sext' 'sext_ln231_141' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln231_287 = sext i32 %mul_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2634 'sext' 'sext_ln231_287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2635 [1/1] (1.02ns)   --->   "%add_ln231_92 = add i35 %sext_ln231_140, i35 %sext_ln231_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2635 'add' 'add_ln231_92' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2636 [1/1] (1.02ns)   --->   "%add_ln231_173 = add i34 %shl_ln231_45, i34 %sext_ln231_287" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2636 'add' 'add_ln231_173' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_92, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2637 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%sum1_94 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_173, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2638 'partselect' 'sum1_94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_173, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2639 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_47, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2640 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2641 [1/1] (0.00ns)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_173, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2641 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%or_ln231_188 = or i1 %tmp_1197, i1 %icmp_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2642 'or' 'or_ln231_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%and_ln231_235 = and i1 %or_ln231_188, i1 %tmp_1198" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2643 'and' 'and_ln231_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node sum1_95)   --->   "%zext_ln231_47 = zext i1 %and_ln231_235" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2644 'zext' 'zext_ln231_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2645 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_95 = add i24 %sum1_94, i24 %zext_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2645 'add' 'sum1_95' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_95, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2646 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_236)   --->   "%xor_ln231_235 = xor i1 %tmp_1200, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2647 'xor' 'xor_ln231_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2648 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_236 = and i1 %tmp_1199, i1 %xor_ln231_235" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2648 'and' 'and_ln231_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2649 [1/1] (0.28ns)   --->   "%xor_ln231_236 = xor i1 %tmp_1196, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2649 'xor' 'xor_ln231_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_237)   --->   "%select_ln231_188 = select i1 %and_ln231_236, i1 %tmp_1196, i1 %xor_ln231_236" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2650 'select' 'select_ln231_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_239)   --->   "%select_ln231_189 = select i1 %and_ln231_236, i1 %xor_ln231_236, i1 %tmp_1196" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2651 'select' 'select_ln231_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_239)   --->   "%xor_ln231_237 = xor i1 %tmp_1199, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2652 'xor' 'xor_ln231_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_239)   --->   "%or_ln231_189 = or i1 %tmp_1200, i1 %xor_ln231_237" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2653 'or' 'or_ln231_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_237)   --->   "%xor_ln231_238 = xor i1 %select_ln231_188, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2654 'xor' 'xor_ln231_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_237)   --->   "%or_ln231_190 = or i1 %tmp_1200, i1 %xor_ln231_238" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2655 'or' 'or_ln231_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2656 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_237 = and i1 %or_ln231_190, i1 %xor_ln231_236" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2656 'and' 'and_ln231_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_239)   --->   "%and_ln231_238 = and i1 %tmp_1200, i1 %select_ln231_189" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2657 'and' 'and_ln231_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2658 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_239 = xor i1 %and_ln231_238, i1 %or_ln231_189" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2658 'xor' 'xor_ln231_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_191)   --->   "%and_ln231_239 = and i1 %xor_ln231_239, i1 %tmp_1196" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2659 'and' 'and_ln231_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_191)   --->   "%or_ln231_191 = or i1 %and_ln231_237, i1 %and_ln231_239" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2660 'or' 'or_ln231_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_191)   --->   "%select_ln231_190 = select i1 %and_ln231_237, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2661 'select' 'select_ln231_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2662 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_191 = select i1 %or_ln231_191, i24 %select_ln231_190, i24 %sum1_95" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2662 'select' 'select_ln231_191' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2663 [1/1] (0.00ns)   --->   "%shl_ln231_46 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_191, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2663 'bitconcatenate' 'shl_ln231_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln231_143 = sext i34 %shl_ln231_46" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2664 'sext' 'sext_ln231_143' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln231_144 = sext i32 %mul_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2665 'sext' 'sext_ln231_144' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln231_288 = sext i32 %mul_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2666 'sext' 'sext_ln231_288' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2667 [1/1] (1.02ns)   --->   "%add_ln231_94 = add i35 %sext_ln231_143, i35 %sext_ln231_144" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2667 'add' 'add_ln231_94' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2668 [1/1] (1.02ns)   --->   "%add_ln231_175 = add i34 %shl_ln231_46, i34 %sext_ln231_288" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2668 'add' 'add_ln231_175' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_94, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2669 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%sum1_96 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_175, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2670 'partselect' 'sum1_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_175, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2671 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_48, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2672 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_175, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2673 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%or_ln231_192 = or i1 %tmp_1202, i1 %icmp_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2674 'or' 'or_ln231_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%and_ln231_240 = and i1 %or_ln231_192, i1 %tmp_1203" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2675 'and' 'and_ln231_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node sum1_97)   --->   "%zext_ln231_48 = zext i1 %and_ln231_240" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2676 'zext' 'zext_ln231_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2677 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_97 = add i24 %sum1_96, i24 %zext_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2677 'add' 'sum1_97' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_97, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2678 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_241)   --->   "%xor_ln231_240 = xor i1 %tmp_1205, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2679 'xor' 'xor_ln231_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2680 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_241 = and i1 %tmp_1204, i1 %xor_ln231_240" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2680 'and' 'and_ln231_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2681 [1/1] (0.28ns)   --->   "%xor_ln231_241 = xor i1 %tmp_1201, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2681 'xor' 'xor_ln231_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_242)   --->   "%select_ln231_192 = select i1 %and_ln231_241, i1 %tmp_1201, i1 %xor_ln231_241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2682 'select' 'select_ln231_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_244)   --->   "%select_ln231_193 = select i1 %and_ln231_241, i1 %xor_ln231_241, i1 %tmp_1201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2683 'select' 'select_ln231_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_244)   --->   "%xor_ln231_242 = xor i1 %tmp_1204, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2684 'xor' 'xor_ln231_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_244)   --->   "%or_ln231_193 = or i1 %tmp_1205, i1 %xor_ln231_242" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2685 'or' 'or_ln231_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_242)   --->   "%xor_ln231_243 = xor i1 %select_ln231_192, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2686 'xor' 'xor_ln231_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_242)   --->   "%or_ln231_194 = or i1 %tmp_1205, i1 %xor_ln231_243" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2687 'or' 'or_ln231_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2688 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_242 = and i1 %or_ln231_194, i1 %xor_ln231_241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2688 'and' 'and_ln231_242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_244)   --->   "%and_ln231_243 = and i1 %tmp_1205, i1 %select_ln231_193" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2689 'and' 'and_ln231_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2690 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_244 = xor i1 %and_ln231_243, i1 %or_ln231_193" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2690 'xor' 'xor_ln231_244' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_195)   --->   "%and_ln231_244 = and i1 %xor_ln231_244, i1 %tmp_1201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2691 'and' 'and_ln231_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_195)   --->   "%or_ln231_195 = or i1 %and_ln231_242, i1 %and_ln231_244" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2692 'or' 'or_ln231_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_195)   --->   "%select_ln231_194 = select i1 %and_ln231_242, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2693 'select' 'select_ln231_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2694 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_195 = select i1 %or_ln231_195, i24 %select_ln231_194, i24 %sum1_97" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2694 'select' 'select_ln231_195' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2695 [1/1] (0.00ns)   --->   "%shl_ln231_47 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_195, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2695 'bitconcatenate' 'shl_ln231_47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln231_146 = sext i34 %shl_ln231_47" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2696 'sext' 'sext_ln231_146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln231_147 = sext i32 %mul_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2697 'sext' 'sext_ln231_147' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln231_289 = sext i32 %mul_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2698 'sext' 'sext_ln231_289' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2699 [1/1] (1.02ns)   --->   "%add_ln231_96 = add i35 %sext_ln231_146, i35 %sext_ln231_147" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2699 'add' 'add_ln231_96' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2700 [1/1] (1.02ns)   --->   "%add_ln231_177 = add i34 %shl_ln231_47, i34 %sext_ln231_289" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2700 'add' 'add_ln231_177' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_96, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2701 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%sum1_98 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_177, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2702 'partselect' 'sum1_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_177, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2703 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_49, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2704 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_177, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2705 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%or_ln231_196 = or i1 %tmp_1207, i1 %icmp_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2706 'or' 'or_ln231_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%and_ln231_245 = and i1 %or_ln231_196, i1 %tmp_1208" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2707 'and' 'and_ln231_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node sum1_99)   --->   "%zext_ln231_49 = zext i1 %and_ln231_245" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2708 'zext' 'zext_ln231_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2709 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_99 = add i24 %sum1_98, i24 %zext_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2709 'add' 'sum1_99' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_99, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2710 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_246)   --->   "%xor_ln231_245 = xor i1 %tmp_1210, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2711 'xor' 'xor_ln231_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2712 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_246 = and i1 %tmp_1209, i1 %xor_ln231_245" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2712 'and' 'and_ln231_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2713 [1/1] (0.28ns)   --->   "%xor_ln231_246 = xor i1 %tmp_1206, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2713 'xor' 'xor_ln231_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_247)   --->   "%select_ln231_196 = select i1 %and_ln231_246, i1 %tmp_1206, i1 %xor_ln231_246" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2714 'select' 'select_ln231_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_249)   --->   "%select_ln231_197 = select i1 %and_ln231_246, i1 %xor_ln231_246, i1 %tmp_1206" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2715 'select' 'select_ln231_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_249)   --->   "%xor_ln231_247 = xor i1 %tmp_1209, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2716 'xor' 'xor_ln231_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_249)   --->   "%or_ln231_197 = or i1 %tmp_1210, i1 %xor_ln231_247" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2717 'or' 'or_ln231_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_247)   --->   "%xor_ln231_248 = xor i1 %select_ln231_196, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2718 'xor' 'xor_ln231_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_247)   --->   "%or_ln231_198 = or i1 %tmp_1210, i1 %xor_ln231_248" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2719 'or' 'or_ln231_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2720 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_247 = and i1 %or_ln231_198, i1 %xor_ln231_246" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2720 'and' 'and_ln231_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_249)   --->   "%and_ln231_248 = and i1 %tmp_1210, i1 %select_ln231_197" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2721 'and' 'and_ln231_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2722 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_249 = xor i1 %and_ln231_248, i1 %or_ln231_197" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2722 'xor' 'xor_ln231_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_199)   --->   "%and_ln231_249 = and i1 %xor_ln231_249, i1 %tmp_1206" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2723 'and' 'and_ln231_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_199)   --->   "%or_ln231_199 = or i1 %and_ln231_247, i1 %and_ln231_249" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2724 'or' 'or_ln231_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_199)   --->   "%select_ln231_198 = select i1 %and_ln231_247, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2725 'select' 'select_ln231_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2726 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_199 = select i1 %or_ln231_199, i24 %select_ln231_198, i24 %sum1_99" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2726 'select' 'select_ln231_199' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2727 [1/1] (0.00ns)   --->   "%shl_ln231_48 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_199, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2727 'bitconcatenate' 'shl_ln231_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln231_149 = sext i34 %shl_ln231_48" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2728 'sext' 'sext_ln231_149' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln231_150 = sext i32 %mul_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2729 'sext' 'sext_ln231_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln231_290 = sext i32 %mul_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2730 'sext' 'sext_ln231_290' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2731 [1/1] (1.02ns)   --->   "%add_ln231_98 = add i35 %sext_ln231_149, i35 %sext_ln231_150" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2731 'add' 'add_ln231_98' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2732 [1/1] (1.02ns)   --->   "%add_ln231_179 = add i34 %shl_ln231_48, i34 %sext_ln231_290" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2732 'add' 'add_ln231_179' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_98, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2733 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_179, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2734 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.20>
ST_24 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%sum1_100 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_179, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2735 'partselect' 'sum1_100' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_179, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2736 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_50, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2737 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%or_ln231_200 = or i1 %tmp_1212, i1 %icmp_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2738 'or' 'or_ln231_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%and_ln231_250 = and i1 %or_ln231_200, i1 %tmp_1213" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2739 'and' 'and_ln231_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node sum1_101)   --->   "%zext_ln231_50 = zext i1 %and_ln231_250" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2740 'zext' 'zext_ln231_50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2741 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_101 = add i24 %sum1_100, i24 %zext_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2741 'add' 'sum1_101' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2742 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_101, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2742 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_251)   --->   "%xor_ln231_250 = xor i1 %tmp_1215, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2743 'xor' 'xor_ln231_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2744 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_251 = and i1 %tmp_1214, i1 %xor_ln231_250" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2744 'and' 'and_ln231_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2745 [1/1] (0.28ns)   --->   "%xor_ln231_251 = xor i1 %tmp_1211, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2745 'xor' 'xor_ln231_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_252)   --->   "%select_ln231_200 = select i1 %and_ln231_251, i1 %tmp_1211, i1 %xor_ln231_251" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2746 'select' 'select_ln231_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_254)   --->   "%select_ln231_201 = select i1 %and_ln231_251, i1 %xor_ln231_251, i1 %tmp_1211" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2747 'select' 'select_ln231_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_254)   --->   "%xor_ln231_252 = xor i1 %tmp_1214, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2748 'xor' 'xor_ln231_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_254)   --->   "%or_ln231_201 = or i1 %tmp_1215, i1 %xor_ln231_252" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2749 'or' 'or_ln231_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_252)   --->   "%xor_ln231_253 = xor i1 %select_ln231_200, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2750 'xor' 'xor_ln231_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_252)   --->   "%or_ln231_202 = or i1 %tmp_1215, i1 %xor_ln231_253" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2751 'or' 'or_ln231_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2752 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_252 = and i1 %or_ln231_202, i1 %xor_ln231_251" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2752 'and' 'and_ln231_252' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_254)   --->   "%and_ln231_253 = and i1 %tmp_1215, i1 %select_ln231_201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2753 'and' 'and_ln231_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2754 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_254 = xor i1 %and_ln231_253, i1 %or_ln231_201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2754 'xor' 'xor_ln231_254' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_203)   --->   "%and_ln231_254 = and i1 %xor_ln231_254, i1 %tmp_1211" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2755 'and' 'and_ln231_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_203)   --->   "%or_ln231_203 = or i1 %and_ln231_252, i1 %and_ln231_254" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2756 'or' 'or_ln231_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_203)   --->   "%select_ln231_202 = select i1 %and_ln231_252, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2757 'select' 'select_ln231_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2758 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_203 = select i1 %or_ln231_203, i24 %select_ln231_202, i24 %sum1_101" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2758 'select' 'select_ln231_203' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2759 [1/1] (0.00ns)   --->   "%shl_ln231_49 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_203, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2759 'bitconcatenate' 'shl_ln231_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln231_152 = sext i34 %shl_ln231_49" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2760 'sext' 'sext_ln231_152' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln231_153 = sext i32 %mul_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2761 'sext' 'sext_ln231_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln231_291 = sext i32 %mul_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2762 'sext' 'sext_ln231_291' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2763 [1/1] (1.02ns)   --->   "%add_ln231_100 = add i35 %sext_ln231_152, i35 %sext_ln231_153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2763 'add' 'add_ln231_100' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2764 [1/1] (1.02ns)   --->   "%add_ln231_181 = add i34 %shl_ln231_49, i34 %sext_ln231_291" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2764 'add' 'add_ln231_181' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_100, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2765 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%sum1_102 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_181, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2766 'partselect' 'sum1_102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_181, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2767 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_51, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2768 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_181, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2769 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%or_ln231_204 = or i1 %tmp_1217, i1 %icmp_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2770 'or' 'or_ln231_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%and_ln231_255 = and i1 %or_ln231_204, i1 %tmp_1218" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2771 'and' 'and_ln231_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node sum1_103)   --->   "%zext_ln231_51 = zext i1 %and_ln231_255" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2772 'zext' 'zext_ln231_51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2773 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_103 = add i24 %sum1_102, i24 %zext_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2773 'add' 'sum1_103' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_103, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2774 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_256)   --->   "%xor_ln231_255 = xor i1 %tmp_1220, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2775 'xor' 'xor_ln231_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2776 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_256 = and i1 %tmp_1219, i1 %xor_ln231_255" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2776 'and' 'and_ln231_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2777 [1/1] (0.28ns)   --->   "%xor_ln231_256 = xor i1 %tmp_1216, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2777 'xor' 'xor_ln231_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_257)   --->   "%select_ln231_204 = select i1 %and_ln231_256, i1 %tmp_1216, i1 %xor_ln231_256" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2778 'select' 'select_ln231_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_259)   --->   "%select_ln231_205 = select i1 %and_ln231_256, i1 %xor_ln231_256, i1 %tmp_1216" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2779 'select' 'select_ln231_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_259)   --->   "%xor_ln231_257 = xor i1 %tmp_1219, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2780 'xor' 'xor_ln231_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_259)   --->   "%or_ln231_205 = or i1 %tmp_1220, i1 %xor_ln231_257" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2781 'or' 'or_ln231_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_257)   --->   "%xor_ln231_258 = xor i1 %select_ln231_204, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2782 'xor' 'xor_ln231_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_257)   --->   "%or_ln231_206 = or i1 %tmp_1220, i1 %xor_ln231_258" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2783 'or' 'or_ln231_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2784 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_257 = and i1 %or_ln231_206, i1 %xor_ln231_256" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2784 'and' 'and_ln231_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_259)   --->   "%and_ln231_258 = and i1 %tmp_1220, i1 %select_ln231_205" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2785 'and' 'and_ln231_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2786 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_259 = xor i1 %and_ln231_258, i1 %or_ln231_205" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2786 'xor' 'xor_ln231_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_207)   --->   "%and_ln231_259 = and i1 %xor_ln231_259, i1 %tmp_1216" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2787 'and' 'and_ln231_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_207)   --->   "%or_ln231_207 = or i1 %and_ln231_257, i1 %and_ln231_259" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2788 'or' 'or_ln231_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_207)   --->   "%select_ln231_206 = select i1 %and_ln231_257, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2789 'select' 'select_ln231_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2790 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_207 = select i1 %or_ln231_207, i24 %select_ln231_206, i24 %sum1_103" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2790 'select' 'select_ln231_207' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2791 [1/1] (0.00ns)   --->   "%shl_ln231_50 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_207, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2791 'bitconcatenate' 'shl_ln231_50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln231_155 = sext i34 %shl_ln231_50" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2792 'sext' 'sext_ln231_155' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln231_156 = sext i32 %mul_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2793 'sext' 'sext_ln231_156' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln231_292 = sext i32 %mul_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2794 'sext' 'sext_ln231_292' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2795 [1/1] (1.02ns)   --->   "%add_ln231_102 = add i35 %sext_ln231_155, i35 %sext_ln231_156" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2795 'add' 'add_ln231_102' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2796 [1/1] (1.02ns)   --->   "%add_ln231_183 = add i34 %shl_ln231_50, i34 %sext_ln231_292" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2796 'add' 'add_ln231_183' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_102, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2797 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%sum1_104 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_183, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2798 'partselect' 'sum1_104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_183, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2799 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_52, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2800 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_183, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2801 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%or_ln231_208 = or i1 %tmp_1222, i1 %icmp_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2802 'or' 'or_ln231_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%and_ln231_260 = and i1 %or_ln231_208, i1 %tmp_1223" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2803 'and' 'and_ln231_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node sum1_105)   --->   "%zext_ln231_52 = zext i1 %and_ln231_260" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2804 'zext' 'zext_ln231_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2805 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_105 = add i24 %sum1_104, i24 %zext_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2805 'add' 'sum1_105' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2806 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_105, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2806 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_261)   --->   "%xor_ln231_260 = xor i1 %tmp_1225, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2807 'xor' 'xor_ln231_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2808 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_261 = and i1 %tmp_1224, i1 %xor_ln231_260" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2808 'and' 'and_ln231_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2809 [1/1] (0.28ns)   --->   "%xor_ln231_261 = xor i1 %tmp_1221, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2809 'xor' 'xor_ln231_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_262)   --->   "%select_ln231_208 = select i1 %and_ln231_261, i1 %tmp_1221, i1 %xor_ln231_261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2810 'select' 'select_ln231_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_264)   --->   "%select_ln231_209 = select i1 %and_ln231_261, i1 %xor_ln231_261, i1 %tmp_1221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2811 'select' 'select_ln231_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_264)   --->   "%xor_ln231_262 = xor i1 %tmp_1224, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2812 'xor' 'xor_ln231_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_264)   --->   "%or_ln231_209 = or i1 %tmp_1225, i1 %xor_ln231_262" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2813 'or' 'or_ln231_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_262)   --->   "%xor_ln231_263 = xor i1 %select_ln231_208, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2814 'xor' 'xor_ln231_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_262)   --->   "%or_ln231_210 = or i1 %tmp_1225, i1 %xor_ln231_263" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2815 'or' 'or_ln231_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2816 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_262 = and i1 %or_ln231_210, i1 %xor_ln231_261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2816 'and' 'and_ln231_262' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_264)   --->   "%and_ln231_263 = and i1 %tmp_1225, i1 %select_ln231_209" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2817 'and' 'and_ln231_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2818 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_264 = xor i1 %and_ln231_263, i1 %or_ln231_209" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2818 'xor' 'xor_ln231_264' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_211)   --->   "%and_ln231_264 = and i1 %xor_ln231_264, i1 %tmp_1221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2819 'and' 'and_ln231_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_211)   --->   "%or_ln231_211 = or i1 %and_ln231_262, i1 %and_ln231_264" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2820 'or' 'or_ln231_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_211)   --->   "%select_ln231_210 = select i1 %and_ln231_262, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2821 'select' 'select_ln231_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2822 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_211 = select i1 %or_ln231_211, i24 %select_ln231_210, i24 %sum1_105" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2822 'select' 'select_ln231_211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2823 [1/1] (0.00ns)   --->   "%shl_ln231_51 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_211, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2823 'bitconcatenate' 'shl_ln231_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln231_158 = sext i34 %shl_ln231_51" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2824 'sext' 'sext_ln231_158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln231_159 = sext i32 %mul_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2825 'sext' 'sext_ln231_159' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln231_293 = sext i32 %mul_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2826 'sext' 'sext_ln231_293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2827 [1/1] (1.02ns)   --->   "%add_ln231_104 = add i35 %sext_ln231_158, i35 %sext_ln231_159" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2827 'add' 'add_ln231_104' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2828 [1/1] (1.02ns)   --->   "%add_ln231_185 = add i34 %shl_ln231_51, i34 %sext_ln231_293" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2828 'add' 'add_ln231_185' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2829 [1/1] (0.00ns)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_104, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2829 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%sum1_106 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_185, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2830 'partselect' 'sum1_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_185, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2831 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_53, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2832 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_185, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2833 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%or_ln231_212 = or i1 %tmp_1227, i1 %icmp_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2834 'or' 'or_ln231_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%and_ln231_265 = and i1 %or_ln231_212, i1 %tmp_1228" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2835 'and' 'and_ln231_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node sum1_107)   --->   "%zext_ln231_53 = zext i1 %and_ln231_265" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2836 'zext' 'zext_ln231_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2837 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_107 = add i24 %sum1_106, i24 %zext_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2837 'add' 'sum1_107' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_107, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2838 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_266)   --->   "%xor_ln231_265 = xor i1 %tmp_1230, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2839 'xor' 'xor_ln231_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2840 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_266 = and i1 %tmp_1229, i1 %xor_ln231_265" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2840 'and' 'and_ln231_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2841 [1/1] (0.28ns)   --->   "%xor_ln231_266 = xor i1 %tmp_1226, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2841 'xor' 'xor_ln231_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_267)   --->   "%select_ln231_212 = select i1 %and_ln231_266, i1 %tmp_1226, i1 %xor_ln231_266" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2842 'select' 'select_ln231_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_269)   --->   "%select_ln231_213 = select i1 %and_ln231_266, i1 %xor_ln231_266, i1 %tmp_1226" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2843 'select' 'select_ln231_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_269)   --->   "%xor_ln231_267 = xor i1 %tmp_1229, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2844 'xor' 'xor_ln231_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_269)   --->   "%or_ln231_213 = or i1 %tmp_1230, i1 %xor_ln231_267" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2845 'or' 'or_ln231_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_267)   --->   "%xor_ln231_268 = xor i1 %select_ln231_212, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2846 'xor' 'xor_ln231_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_267)   --->   "%or_ln231_214 = or i1 %tmp_1230, i1 %xor_ln231_268" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2847 'or' 'or_ln231_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2848 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_267 = and i1 %or_ln231_214, i1 %xor_ln231_266" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2848 'and' 'and_ln231_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_269)   --->   "%and_ln231_268 = and i1 %tmp_1230, i1 %select_ln231_213" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2849 'and' 'and_ln231_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2850 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_269 = xor i1 %and_ln231_268, i1 %or_ln231_213" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2850 'xor' 'xor_ln231_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_215)   --->   "%and_ln231_269 = and i1 %xor_ln231_269, i1 %tmp_1226" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2851 'and' 'and_ln231_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_215)   --->   "%or_ln231_215 = or i1 %and_ln231_267, i1 %and_ln231_269" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2852 'or' 'or_ln231_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_215)   --->   "%select_ln231_214 = select i1 %and_ln231_267, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2853 'select' 'select_ln231_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2854 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_215 = select i1 %or_ln231_215, i24 %select_ln231_214, i24 %sum1_107" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2854 'select' 'select_ln231_215' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2855 [1/1] (0.00ns)   --->   "%shl_ln231_52 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_215, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2855 'bitconcatenate' 'shl_ln231_52' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln231_161 = sext i34 %shl_ln231_52" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2856 'sext' 'sext_ln231_161' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln231_162 = sext i32 %mul_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2857 'sext' 'sext_ln231_162' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln231_294 = sext i32 %mul_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2858 'sext' 'sext_ln231_294' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2859 [1/1] (1.02ns)   --->   "%add_ln231_106 = add i35 %sext_ln231_161, i35 %sext_ln231_162" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2859 'add' 'add_ln231_106' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2860 [1/1] (1.02ns)   --->   "%add_ln231_187 = add i34 %shl_ln231_52, i34 %sext_ln231_294" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2860 'add' 'add_ln231_187' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_106, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2861 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%sum1_108 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_187, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2862 'partselect' 'sum1_108' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_187, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2863 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_54, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2864 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_187, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2865 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%or_ln231_216 = or i1 %tmp_1232, i1 %icmp_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2866 'or' 'or_ln231_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%and_ln231_270 = and i1 %or_ln231_216, i1 %tmp_1233" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2867 'and' 'and_ln231_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node sum1_109)   --->   "%zext_ln231_54 = zext i1 %and_ln231_270" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2868 'zext' 'zext_ln231_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2869 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_109 = add i24 %sum1_108, i24 %zext_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2869 'add' 'sum1_109' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_109, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2870 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_271)   --->   "%xor_ln231_270 = xor i1 %tmp_1235, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2871 'xor' 'xor_ln231_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2872 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_271 = and i1 %tmp_1234, i1 %xor_ln231_270" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2872 'and' 'and_ln231_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2873 [1/1] (0.28ns)   --->   "%xor_ln231_271 = xor i1 %tmp_1231, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2873 'xor' 'xor_ln231_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_272)   --->   "%select_ln231_216 = select i1 %and_ln231_271, i1 %tmp_1231, i1 %xor_ln231_271" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2874 'select' 'select_ln231_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_274)   --->   "%select_ln231_217 = select i1 %and_ln231_271, i1 %xor_ln231_271, i1 %tmp_1231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2875 'select' 'select_ln231_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_274)   --->   "%xor_ln231_272 = xor i1 %tmp_1234, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2876 'xor' 'xor_ln231_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_274)   --->   "%or_ln231_217 = or i1 %tmp_1235, i1 %xor_ln231_272" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2877 'or' 'or_ln231_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_272)   --->   "%xor_ln231_273 = xor i1 %select_ln231_216, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2878 'xor' 'xor_ln231_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_272)   --->   "%or_ln231_218 = or i1 %tmp_1235, i1 %xor_ln231_273" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2879 'or' 'or_ln231_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2880 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_272 = and i1 %or_ln231_218, i1 %xor_ln231_271" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2880 'and' 'and_ln231_272' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_274)   --->   "%and_ln231_273 = and i1 %tmp_1235, i1 %select_ln231_217" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2881 'and' 'and_ln231_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2882 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_274 = xor i1 %and_ln231_273, i1 %or_ln231_217" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2882 'xor' 'xor_ln231_274' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_219)   --->   "%and_ln231_274 = and i1 %xor_ln231_274, i1 %tmp_1231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2883 'and' 'and_ln231_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_219)   --->   "%or_ln231_219 = or i1 %and_ln231_272, i1 %and_ln231_274" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2884 'or' 'or_ln231_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_219)   --->   "%select_ln231_218 = select i1 %and_ln231_272, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2885 'select' 'select_ln231_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2886 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_219 = select i1 %or_ln231_219, i24 %select_ln231_218, i24 %sum1_109" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2886 'select' 'select_ln231_219' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2887 [1/1] (0.00ns)   --->   "%shl_ln231_53 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_219, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2887 'bitconcatenate' 'shl_ln231_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln231_164 = sext i34 %shl_ln231_53" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2888 'sext' 'sext_ln231_164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln231_165 = sext i32 %mul_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2889 'sext' 'sext_ln231_165' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln231_295 = sext i32 %mul_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2890 'sext' 'sext_ln231_295' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2891 [1/1] (1.02ns)   --->   "%add_ln231_108 = add i35 %sext_ln231_164, i35 %sext_ln231_165" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2891 'add' 'add_ln231_108' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2892 [1/1] (1.02ns)   --->   "%add_ln231_189 = add i34 %shl_ln231_53, i34 %sext_ln231_295" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2892 'add' 'add_ln231_189' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_108, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2893 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2894 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_189, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2894 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.20>
ST_26 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%sum1_110 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_189, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2895 'partselect' 'sum1_110' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_189, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2896 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_55, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2897 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%or_ln231_220 = or i1 %tmp_1237, i1 %icmp_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2898 'or' 'or_ln231_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%and_ln231_275 = and i1 %or_ln231_220, i1 %tmp_1238" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2899 'and' 'and_ln231_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node sum1_111)   --->   "%zext_ln231_55 = zext i1 %and_ln231_275" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2900 'zext' 'zext_ln231_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2901 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_111 = add i24 %sum1_110, i24 %zext_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2901 'add' 'sum1_111' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_111, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2902 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_276)   --->   "%xor_ln231_275 = xor i1 %tmp_1240, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2903 'xor' 'xor_ln231_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2904 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_276 = and i1 %tmp_1239, i1 %xor_ln231_275" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2904 'and' 'and_ln231_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2905 [1/1] (0.28ns)   --->   "%xor_ln231_276 = xor i1 %tmp_1236, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2905 'xor' 'xor_ln231_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_277)   --->   "%select_ln231_220 = select i1 %and_ln231_276, i1 %tmp_1236, i1 %xor_ln231_276" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2906 'select' 'select_ln231_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_279)   --->   "%select_ln231_221 = select i1 %and_ln231_276, i1 %xor_ln231_276, i1 %tmp_1236" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2907 'select' 'select_ln231_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_279)   --->   "%xor_ln231_277 = xor i1 %tmp_1239, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2908 'xor' 'xor_ln231_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_279)   --->   "%or_ln231_221 = or i1 %tmp_1240, i1 %xor_ln231_277" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2909 'or' 'or_ln231_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_277)   --->   "%xor_ln231_278 = xor i1 %select_ln231_220, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2910 'xor' 'xor_ln231_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_277)   --->   "%or_ln231_222 = or i1 %tmp_1240, i1 %xor_ln231_278" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2911 'or' 'or_ln231_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2912 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_277 = and i1 %or_ln231_222, i1 %xor_ln231_276" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2912 'and' 'and_ln231_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_279)   --->   "%and_ln231_278 = and i1 %tmp_1240, i1 %select_ln231_221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2913 'and' 'and_ln231_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2914 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_279 = xor i1 %and_ln231_278, i1 %or_ln231_221" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2914 'xor' 'xor_ln231_279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_223)   --->   "%and_ln231_279 = and i1 %xor_ln231_279, i1 %tmp_1236" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2915 'and' 'and_ln231_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_223)   --->   "%or_ln231_223 = or i1 %and_ln231_277, i1 %and_ln231_279" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2916 'or' 'or_ln231_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_223)   --->   "%select_ln231_222 = select i1 %and_ln231_277, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2917 'select' 'select_ln231_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2918 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_223 = select i1 %or_ln231_223, i24 %select_ln231_222, i24 %sum1_111" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2918 'select' 'select_ln231_223' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2919 [1/1] (0.00ns)   --->   "%shl_ln231_54 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_223, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2919 'bitconcatenate' 'shl_ln231_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln231_167 = sext i34 %shl_ln231_54" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2920 'sext' 'sext_ln231_167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln231_168 = sext i32 %mul_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2921 'sext' 'sext_ln231_168' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln231_296 = sext i32 %mul_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2922 'sext' 'sext_ln231_296' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2923 [1/1] (1.02ns)   --->   "%add_ln231_110 = add i35 %sext_ln231_167, i35 %sext_ln231_168" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2923 'add' 'add_ln231_110' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2924 [1/1] (1.02ns)   --->   "%add_ln231_191 = add i34 %shl_ln231_54, i34 %sext_ln231_296" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2924 'add' 'add_ln231_191' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_110, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2925 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%sum1_112 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_191, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2926 'partselect' 'sum1_112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_191, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2927 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_56, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2928 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_191, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2929 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%or_ln231_224 = or i1 %tmp_1242, i1 %icmp_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2930 'or' 'or_ln231_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%and_ln231_280 = and i1 %or_ln231_224, i1 %tmp_1243" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2931 'and' 'and_ln231_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node sum1_113)   --->   "%zext_ln231_56 = zext i1 %and_ln231_280" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2932 'zext' 'zext_ln231_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2933 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_113 = add i24 %sum1_112, i24 %zext_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2933 'add' 'sum1_113' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_113, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2934 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_281)   --->   "%xor_ln231_280 = xor i1 %tmp_1245, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2935 'xor' 'xor_ln231_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2936 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_281 = and i1 %tmp_1244, i1 %xor_ln231_280" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2936 'and' 'and_ln231_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2937 [1/1] (0.28ns)   --->   "%xor_ln231_281 = xor i1 %tmp_1241, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2937 'xor' 'xor_ln231_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_282)   --->   "%select_ln231_224 = select i1 %and_ln231_281, i1 %tmp_1241, i1 %xor_ln231_281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2938 'select' 'select_ln231_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_284)   --->   "%select_ln231_225 = select i1 %and_ln231_281, i1 %xor_ln231_281, i1 %tmp_1241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2939 'select' 'select_ln231_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_284)   --->   "%xor_ln231_282 = xor i1 %tmp_1244, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2940 'xor' 'xor_ln231_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_284)   --->   "%or_ln231_225 = or i1 %tmp_1245, i1 %xor_ln231_282" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2941 'or' 'or_ln231_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_282)   --->   "%xor_ln231_283 = xor i1 %select_ln231_224, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2942 'xor' 'xor_ln231_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_282)   --->   "%or_ln231_226 = or i1 %tmp_1245, i1 %xor_ln231_283" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2943 'or' 'or_ln231_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2944 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_282 = and i1 %or_ln231_226, i1 %xor_ln231_281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2944 'and' 'and_ln231_282' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_284)   --->   "%and_ln231_283 = and i1 %tmp_1245, i1 %select_ln231_225" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2945 'and' 'and_ln231_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2946 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_284 = xor i1 %and_ln231_283, i1 %or_ln231_225" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2946 'xor' 'xor_ln231_284' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_227)   --->   "%and_ln231_284 = and i1 %xor_ln231_284, i1 %tmp_1241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2947 'and' 'and_ln231_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_227)   --->   "%or_ln231_227 = or i1 %and_ln231_282, i1 %and_ln231_284" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2948 'or' 'or_ln231_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_227)   --->   "%select_ln231_226 = select i1 %and_ln231_282, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2949 'select' 'select_ln231_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_227 = select i1 %or_ln231_227, i24 %select_ln231_226, i24 %sum1_113" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2950 'select' 'select_ln231_227' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2951 [1/1] (0.00ns)   --->   "%shl_ln231_55 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_227, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2951 'bitconcatenate' 'shl_ln231_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln231_170 = sext i34 %shl_ln231_55" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2952 'sext' 'sext_ln231_170' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln231_171 = sext i32 %mul_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2953 'sext' 'sext_ln231_171' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln231_297 = sext i32 %mul_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2954 'sext' 'sext_ln231_297' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2955 [1/1] (1.02ns)   --->   "%add_ln231_112 = add i35 %sext_ln231_170, i35 %sext_ln231_171" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2955 'add' 'add_ln231_112' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2956 [1/1] (1.02ns)   --->   "%add_ln231_193 = add i34 %shl_ln231_55, i34 %sext_ln231_297" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2956 'add' 'add_ln231_193' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2957 [1/1] (0.00ns)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_112, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2957 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%sum1_114 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_193, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2958 'partselect' 'sum1_114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_193, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2959 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_57, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2960 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2961 [1/1] (0.00ns)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_193, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2961 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%or_ln231_228 = or i1 %tmp_1247, i1 %icmp_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2962 'or' 'or_ln231_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%and_ln231_285 = and i1 %or_ln231_228, i1 %tmp_1248" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2963 'and' 'and_ln231_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node sum1_115)   --->   "%zext_ln231_57 = zext i1 %and_ln231_285" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2964 'zext' 'zext_ln231_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2965 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_115 = add i24 %sum1_114, i24 %zext_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2965 'add' 'sum1_115' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_115, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2966 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_286)   --->   "%xor_ln231_285 = xor i1 %tmp_1250, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2967 'xor' 'xor_ln231_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2968 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_286 = and i1 %tmp_1249, i1 %xor_ln231_285" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2968 'and' 'and_ln231_286' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2969 [1/1] (0.28ns)   --->   "%xor_ln231_286 = xor i1 %tmp_1246, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2969 'xor' 'xor_ln231_286' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_287)   --->   "%select_ln231_228 = select i1 %and_ln231_286, i1 %tmp_1246, i1 %xor_ln231_286" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2970 'select' 'select_ln231_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_289)   --->   "%select_ln231_229 = select i1 %and_ln231_286, i1 %xor_ln231_286, i1 %tmp_1246" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2971 'select' 'select_ln231_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_289)   --->   "%xor_ln231_287 = xor i1 %tmp_1249, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2972 'xor' 'xor_ln231_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_289)   --->   "%or_ln231_229 = or i1 %tmp_1250, i1 %xor_ln231_287" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2973 'or' 'or_ln231_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_287)   --->   "%xor_ln231_288 = xor i1 %select_ln231_228, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2974 'xor' 'xor_ln231_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_287)   --->   "%or_ln231_230 = or i1 %tmp_1250, i1 %xor_ln231_288" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2975 'or' 'or_ln231_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2976 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_287 = and i1 %or_ln231_230, i1 %xor_ln231_286" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2976 'and' 'and_ln231_287' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_289)   --->   "%and_ln231_288 = and i1 %tmp_1250, i1 %select_ln231_229" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2977 'and' 'and_ln231_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2978 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_289 = xor i1 %and_ln231_288, i1 %or_ln231_229" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2978 'xor' 'xor_ln231_289' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_231)   --->   "%and_ln231_289 = and i1 %xor_ln231_289, i1 %tmp_1246" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2979 'and' 'and_ln231_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_231)   --->   "%or_ln231_231 = or i1 %and_ln231_287, i1 %and_ln231_289" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2980 'or' 'or_ln231_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_231)   --->   "%select_ln231_230 = select i1 %and_ln231_287, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2981 'select' 'select_ln231_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2982 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_231 = select i1 %or_ln231_231, i24 %select_ln231_230, i24 %sum1_115" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2982 'select' 'select_ln231_231' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2983 [1/1] (0.00ns)   --->   "%shl_ln231_56 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_231, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2983 'bitconcatenate' 'shl_ln231_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln231_173 = sext i34 %shl_ln231_56" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2984 'sext' 'sext_ln231_173' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln231_174 = sext i32 %mul_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2985 'sext' 'sext_ln231_174' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln231_298 = sext i32 %mul_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2986 'sext' 'sext_ln231_298' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2987 [1/1] (1.02ns)   --->   "%add_ln231_114 = add i35 %sext_ln231_173, i35 %sext_ln231_174" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2987 'add' 'add_ln231_114' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2988 [1/1] (1.02ns)   --->   "%add_ln231_195 = add i34 %shl_ln231_56, i34 %sext_ln231_298" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2988 'add' 'add_ln231_195' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_114, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2989 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%sum1_116 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_195, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2990 'partselect' 'sum1_116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_195, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2991 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_58, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2992 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_195, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2993 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%or_ln231_232 = or i1 %tmp_1252, i1 %icmp_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2994 'or' 'or_ln231_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%and_ln231_290 = and i1 %or_ln231_232, i1 %tmp_1253" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2995 'and' 'and_ln231_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node sum1_117)   --->   "%zext_ln231_58 = zext i1 %and_ln231_290" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2996 'zext' 'zext_ln231_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2997 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_117 = add i24 %sum1_116, i24 %zext_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2997 'add' 'sum1_117' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2998 [1/1] (0.00ns)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_117, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2998 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_291)   --->   "%xor_ln231_290 = xor i1 %tmp_1255, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 2999 'xor' 'xor_ln231_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3000 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_291 = and i1 %tmp_1254, i1 %xor_ln231_290" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3000 'and' 'and_ln231_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3001 [1/1] (0.28ns)   --->   "%xor_ln231_291 = xor i1 %tmp_1251, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3001 'xor' 'xor_ln231_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_292)   --->   "%select_ln231_232 = select i1 %and_ln231_291, i1 %tmp_1251, i1 %xor_ln231_291" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3002 'select' 'select_ln231_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_294)   --->   "%select_ln231_233 = select i1 %and_ln231_291, i1 %xor_ln231_291, i1 %tmp_1251" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3003 'select' 'select_ln231_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_294)   --->   "%xor_ln231_292 = xor i1 %tmp_1254, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3004 'xor' 'xor_ln231_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_294)   --->   "%or_ln231_233 = or i1 %tmp_1255, i1 %xor_ln231_292" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3005 'or' 'or_ln231_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_292)   --->   "%xor_ln231_293 = xor i1 %select_ln231_232, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3006 'xor' 'xor_ln231_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_292)   --->   "%or_ln231_234 = or i1 %tmp_1255, i1 %xor_ln231_293" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3007 'or' 'or_ln231_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3008 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_292 = and i1 %or_ln231_234, i1 %xor_ln231_291" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3008 'and' 'and_ln231_292' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_294)   --->   "%and_ln231_293 = and i1 %tmp_1255, i1 %select_ln231_233" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3009 'and' 'and_ln231_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3010 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_294 = xor i1 %and_ln231_293, i1 %or_ln231_233" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3010 'xor' 'xor_ln231_294' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_235)   --->   "%and_ln231_294 = and i1 %xor_ln231_294, i1 %tmp_1251" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3011 'and' 'and_ln231_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_235)   --->   "%or_ln231_235 = or i1 %and_ln231_292, i1 %and_ln231_294" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3012 'or' 'or_ln231_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_235)   --->   "%select_ln231_234 = select i1 %and_ln231_292, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3013 'select' 'select_ln231_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3014 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_235 = select i1 %or_ln231_235, i24 %select_ln231_234, i24 %sum1_117" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3014 'select' 'select_ln231_235' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3015 [1/1] (0.00ns)   --->   "%shl_ln231_57 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_235, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3015 'bitconcatenate' 'shl_ln231_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln231_176 = sext i34 %shl_ln231_57" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3016 'sext' 'sext_ln231_176' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln231_177 = sext i32 %mul_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3017 'sext' 'sext_ln231_177' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln231_299 = sext i32 %mul_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3018 'sext' 'sext_ln231_299' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3019 [1/1] (1.02ns)   --->   "%add_ln231_116 = add i35 %sext_ln231_176, i35 %sext_ln231_177" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3019 'add' 'add_ln231_116' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3020 [1/1] (1.02ns)   --->   "%add_ln231_197 = add i34 %shl_ln231_57, i34 %sext_ln231_299" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3020 'add' 'add_ln231_197' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_116, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3021 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%sum1_118 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_197, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3022 'partselect' 'sum1_118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_197, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3023 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_59, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3024 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3025 [1/1] (0.00ns)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_197, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3025 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%or_ln231_236 = or i1 %tmp_1257, i1 %icmp_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3026 'or' 'or_ln231_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%and_ln231_295 = and i1 %or_ln231_236, i1 %tmp_1258" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3027 'and' 'and_ln231_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node sum1_119)   --->   "%zext_ln231_59 = zext i1 %and_ln231_295" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3028 'zext' 'zext_ln231_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3029 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_119 = add i24 %sum1_118, i24 %zext_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3029 'add' 'sum1_119' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3030 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_119, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3030 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_296)   --->   "%xor_ln231_295 = xor i1 %tmp_1260, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3031 'xor' 'xor_ln231_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3032 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_296 = and i1 %tmp_1259, i1 %xor_ln231_295" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3032 'and' 'and_ln231_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3033 [1/1] (0.28ns)   --->   "%xor_ln231_296 = xor i1 %tmp_1256, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3033 'xor' 'xor_ln231_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_297)   --->   "%select_ln231_236 = select i1 %and_ln231_296, i1 %tmp_1256, i1 %xor_ln231_296" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3034 'select' 'select_ln231_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_299)   --->   "%select_ln231_237 = select i1 %and_ln231_296, i1 %xor_ln231_296, i1 %tmp_1256" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3035 'select' 'select_ln231_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_299)   --->   "%xor_ln231_297 = xor i1 %tmp_1259, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3036 'xor' 'xor_ln231_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_299)   --->   "%or_ln231_237 = or i1 %tmp_1260, i1 %xor_ln231_297" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3037 'or' 'or_ln231_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_297)   --->   "%xor_ln231_298 = xor i1 %select_ln231_236, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3038 'xor' 'xor_ln231_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_297)   --->   "%or_ln231_238 = or i1 %tmp_1260, i1 %xor_ln231_298" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3039 'or' 'or_ln231_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3040 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_297 = and i1 %or_ln231_238, i1 %xor_ln231_296" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3040 'and' 'and_ln231_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_299)   --->   "%and_ln231_298 = and i1 %tmp_1260, i1 %select_ln231_237" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3041 'and' 'and_ln231_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3042 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_299 = xor i1 %and_ln231_298, i1 %or_ln231_237" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3042 'xor' 'xor_ln231_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_239)   --->   "%and_ln231_299 = and i1 %xor_ln231_299, i1 %tmp_1256" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3043 'and' 'and_ln231_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_239)   --->   "%or_ln231_239 = or i1 %and_ln231_297, i1 %and_ln231_299" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3044 'or' 'or_ln231_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_239)   --->   "%select_ln231_238 = select i1 %and_ln231_297, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3045 'select' 'select_ln231_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3046 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_239 = select i1 %or_ln231_239, i24 %select_ln231_238, i24 %sum1_119" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3046 'select' 'select_ln231_239' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 3047 [1/1] (0.00ns)   --->   "%shl_ln231_58 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_239, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3047 'bitconcatenate' 'shl_ln231_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln231_179 = sext i34 %shl_ln231_58" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3048 'sext' 'sext_ln231_179' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln231_180 = sext i32 %mul_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3049 'sext' 'sext_ln231_180' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln231_300 = sext i32 %mul_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3050 'sext' 'sext_ln231_300' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3051 [1/1] (1.02ns)   --->   "%add_ln231_118 = add i35 %sext_ln231_179, i35 %sext_ln231_180" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3051 'add' 'add_ln231_118' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3052 [1/1] (1.02ns)   --->   "%add_ln231_199 = add i34 %shl_ln231_58, i34 %sext_ln231_300" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3052 'add' 'add_ln231_199' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_118, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3053 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_199, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3054 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.20>
ST_28 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%sum1_120 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_199, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3055 'partselect' 'sum1_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_199, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3056 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_60, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3057 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%or_ln231_240 = or i1 %tmp_1262, i1 %icmp_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3058 'or' 'or_ln231_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%and_ln231_300 = and i1 %or_ln231_240, i1 %tmp_1263" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3059 'and' 'and_ln231_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node sum1_121)   --->   "%zext_ln231_60 = zext i1 %and_ln231_300" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3060 'zext' 'zext_ln231_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3061 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_121 = add i24 %sum1_120, i24 %zext_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3061 'add' 'sum1_121' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_121, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3062 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_301)   --->   "%xor_ln231_300 = xor i1 %tmp_1265, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3063 'xor' 'xor_ln231_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3064 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_301 = and i1 %tmp_1264, i1 %xor_ln231_300" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3064 'and' 'and_ln231_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3065 [1/1] (0.28ns)   --->   "%xor_ln231_301 = xor i1 %tmp_1261, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3065 'xor' 'xor_ln231_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_302)   --->   "%select_ln231_240 = select i1 %and_ln231_301, i1 %tmp_1261, i1 %xor_ln231_301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3066 'select' 'select_ln231_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_304)   --->   "%select_ln231_241 = select i1 %and_ln231_301, i1 %xor_ln231_301, i1 %tmp_1261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3067 'select' 'select_ln231_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_304)   --->   "%xor_ln231_302 = xor i1 %tmp_1264, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3068 'xor' 'xor_ln231_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_304)   --->   "%or_ln231_241 = or i1 %tmp_1265, i1 %xor_ln231_302" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3069 'or' 'or_ln231_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_302)   --->   "%xor_ln231_303 = xor i1 %select_ln231_240, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3070 'xor' 'xor_ln231_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_302)   --->   "%or_ln231_242 = or i1 %tmp_1265, i1 %xor_ln231_303" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3071 'or' 'or_ln231_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3072 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_302 = and i1 %or_ln231_242, i1 %xor_ln231_301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3072 'and' 'and_ln231_302' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_304)   --->   "%and_ln231_303 = and i1 %tmp_1265, i1 %select_ln231_241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3073 'and' 'and_ln231_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3074 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_304 = xor i1 %and_ln231_303, i1 %or_ln231_241" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3074 'xor' 'xor_ln231_304' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_243)   --->   "%and_ln231_304 = and i1 %xor_ln231_304, i1 %tmp_1261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3075 'and' 'and_ln231_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_243)   --->   "%or_ln231_243 = or i1 %and_ln231_302, i1 %and_ln231_304" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3076 'or' 'or_ln231_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_243)   --->   "%select_ln231_242 = select i1 %and_ln231_302, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3077 'select' 'select_ln231_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3078 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_243 = select i1 %or_ln231_243, i24 %select_ln231_242, i24 %sum1_121" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3078 'select' 'select_ln231_243' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3079 [1/1] (0.00ns)   --->   "%shl_ln231_59 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_243, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3079 'bitconcatenate' 'shl_ln231_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln231_182 = sext i34 %shl_ln231_59" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3080 'sext' 'sext_ln231_182' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln231_183 = sext i32 %mul_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3081 'sext' 'sext_ln231_183' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln231_301 = sext i32 %mul_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3082 'sext' 'sext_ln231_301' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3083 [1/1] (1.02ns)   --->   "%add_ln231_120 = add i35 %sext_ln231_182, i35 %sext_ln231_183" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3083 'add' 'add_ln231_120' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3084 [1/1] (1.02ns)   --->   "%add_ln231_201 = add i34 %shl_ln231_59, i34 %sext_ln231_301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3084 'add' 'add_ln231_201' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3085 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_120, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3085 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%sum1_122 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_201, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3086 'partselect' 'sum1_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_201, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3087 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_61, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3088 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3089 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_201, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3089 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%or_ln231_244 = or i1 %tmp_1267, i1 %icmp_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3090 'or' 'or_ln231_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%and_ln231_305 = and i1 %or_ln231_244, i1 %tmp_1268" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3091 'and' 'and_ln231_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node sum1_123)   --->   "%zext_ln231_61 = zext i1 %and_ln231_305" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3092 'zext' 'zext_ln231_61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3093 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_123 = add i24 %sum1_122, i24 %zext_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3093 'add' 'sum1_123' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_123, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3094 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_306)   --->   "%xor_ln231_305 = xor i1 %tmp_1270, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3095 'xor' 'xor_ln231_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3096 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_306 = and i1 %tmp_1269, i1 %xor_ln231_305" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3096 'and' 'and_ln231_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3097 [1/1] (0.28ns)   --->   "%xor_ln231_306 = xor i1 %tmp_1266, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3097 'xor' 'xor_ln231_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_307)   --->   "%select_ln231_244 = select i1 %and_ln231_306, i1 %tmp_1266, i1 %xor_ln231_306" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3098 'select' 'select_ln231_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_309)   --->   "%select_ln231_245 = select i1 %and_ln231_306, i1 %xor_ln231_306, i1 %tmp_1266" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3099 'select' 'select_ln231_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_309)   --->   "%xor_ln231_307 = xor i1 %tmp_1269, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3100 'xor' 'xor_ln231_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_309)   --->   "%or_ln231_245 = or i1 %tmp_1270, i1 %xor_ln231_307" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3101 'or' 'or_ln231_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_307)   --->   "%xor_ln231_308 = xor i1 %select_ln231_244, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3102 'xor' 'xor_ln231_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_307)   --->   "%or_ln231_246 = or i1 %tmp_1270, i1 %xor_ln231_308" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3103 'or' 'or_ln231_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3104 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_307 = and i1 %or_ln231_246, i1 %xor_ln231_306" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3104 'and' 'and_ln231_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_309)   --->   "%and_ln231_308 = and i1 %tmp_1270, i1 %select_ln231_245" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3105 'and' 'and_ln231_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3106 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_309 = xor i1 %and_ln231_308, i1 %or_ln231_245" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3106 'xor' 'xor_ln231_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_247)   --->   "%and_ln231_309 = and i1 %xor_ln231_309, i1 %tmp_1266" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3107 'and' 'and_ln231_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_247)   --->   "%or_ln231_247 = or i1 %and_ln231_307, i1 %and_ln231_309" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3108 'or' 'or_ln231_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_247)   --->   "%select_ln231_246 = select i1 %and_ln231_307, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3109 'select' 'select_ln231_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3110 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_247 = select i1 %or_ln231_247, i24 %select_ln231_246, i24 %sum1_123" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3110 'select' 'select_ln231_247' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3111 [1/1] (0.00ns)   --->   "%shl_ln231_60 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_247, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3111 'bitconcatenate' 'shl_ln231_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln231_185 = sext i34 %shl_ln231_60" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3112 'sext' 'sext_ln231_185' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln231_186 = sext i32 %mul_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3113 'sext' 'sext_ln231_186' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln231_302 = sext i32 %mul_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3114 'sext' 'sext_ln231_302' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3115 [1/1] (1.02ns)   --->   "%add_ln231_122 = add i35 %sext_ln231_185, i35 %sext_ln231_186" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3115 'add' 'add_ln231_122' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3116 [1/1] (1.02ns)   --->   "%add_ln231_203 = add i34 %shl_ln231_60, i34 %sext_ln231_302" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3116 'add' 'add_ln231_203' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_122, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3117 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%sum1_124 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_203, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3118 'partselect' 'sum1_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_203, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3119 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_62, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3120 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_203, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3121 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%or_ln231_248 = or i1 %tmp_1272, i1 %icmp_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3122 'or' 'or_ln231_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%and_ln231_310 = and i1 %or_ln231_248, i1 %tmp_1273" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3123 'and' 'and_ln231_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node sum1_125)   --->   "%zext_ln231_62 = zext i1 %and_ln231_310" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3124 'zext' 'zext_ln231_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3125 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_125 = add i24 %sum1_124, i24 %zext_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3125 'add' 'sum1_125' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_125, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3126 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_311)   --->   "%xor_ln231_310 = xor i1 %tmp_1275, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3127 'xor' 'xor_ln231_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3128 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_311 = and i1 %tmp_1274, i1 %xor_ln231_310" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3128 'and' 'and_ln231_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3129 [1/1] (0.28ns)   --->   "%xor_ln231_311 = xor i1 %tmp_1271, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3129 'xor' 'xor_ln231_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_312)   --->   "%select_ln231_248 = select i1 %and_ln231_311, i1 %tmp_1271, i1 %xor_ln231_311" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3130 'select' 'select_ln231_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_314)   --->   "%select_ln231_249 = select i1 %and_ln231_311, i1 %xor_ln231_311, i1 %tmp_1271" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3131 'select' 'select_ln231_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_314)   --->   "%xor_ln231_312 = xor i1 %tmp_1274, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3132 'xor' 'xor_ln231_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_314)   --->   "%or_ln231_249 = or i1 %tmp_1275, i1 %xor_ln231_312" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3133 'or' 'or_ln231_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_312)   --->   "%xor_ln231_313 = xor i1 %select_ln231_248, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3134 'xor' 'xor_ln231_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_312)   --->   "%or_ln231_250 = or i1 %tmp_1275, i1 %xor_ln231_313" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3135 'or' 'or_ln231_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3136 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_312 = and i1 %or_ln231_250, i1 %xor_ln231_311" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3136 'and' 'and_ln231_312' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_314)   --->   "%and_ln231_313 = and i1 %tmp_1275, i1 %select_ln231_249" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3137 'and' 'and_ln231_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3138 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_314 = xor i1 %and_ln231_313, i1 %or_ln231_249" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3138 'xor' 'xor_ln231_314' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_251)   --->   "%and_ln231_314 = and i1 %xor_ln231_314, i1 %tmp_1271" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3139 'and' 'and_ln231_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_251)   --->   "%or_ln231_251 = or i1 %and_ln231_312, i1 %and_ln231_314" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3140 'or' 'or_ln231_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_251)   --->   "%select_ln231_250 = select i1 %and_ln231_312, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3141 'select' 'select_ln231_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3142 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_251 = select i1 %or_ln231_251, i24 %select_ln231_250, i24 %sum1_125" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3142 'select' 'select_ln231_251' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln231_61 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_251, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3143 'bitconcatenate' 'shl_ln231_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln231_188 = sext i34 %shl_ln231_61" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3144 'sext' 'sext_ln231_188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln231_189 = sext i32 %mul_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3145 'sext' 'sext_ln231_189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln231_303 = sext i32 %mul_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3146 'sext' 'sext_ln231_303' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3147 [1/1] (1.02ns)   --->   "%add_ln231_124 = add i35 %sext_ln231_188, i35 %sext_ln231_189" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3147 'add' 'add_ln231_124' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3148 [1/1] (1.02ns)   --->   "%add_ln231_205 = add i34 %shl_ln231_61, i34 %sext_ln231_303" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3148 'add' 'add_ln231_205' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_124, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3149 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%sum1_126 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_205, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3150 'partselect' 'sum1_126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_205, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3151 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_63, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3152 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_205, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3153 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%or_ln231_252 = or i1 %tmp_1277, i1 %icmp_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3154 'or' 'or_ln231_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%and_ln231_315 = and i1 %or_ln231_252, i1 %tmp_1278" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3155 'and' 'and_ln231_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node sum1_127)   --->   "%zext_ln231_63 = zext i1 %and_ln231_315" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3156 'zext' 'zext_ln231_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3157 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_127 = add i24 %sum1_126, i24 %zext_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3157 'add' 'sum1_127' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_127, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3158 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_316)   --->   "%xor_ln231_315 = xor i1 %tmp_1280, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3159 'xor' 'xor_ln231_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3160 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_316 = and i1 %tmp_1279, i1 %xor_ln231_315" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3160 'and' 'and_ln231_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3161 [1/1] (0.28ns)   --->   "%xor_ln231_316 = xor i1 %tmp_1276, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3161 'xor' 'xor_ln231_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_317)   --->   "%select_ln231_252 = select i1 %and_ln231_316, i1 %tmp_1276, i1 %xor_ln231_316" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3162 'select' 'select_ln231_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_319)   --->   "%select_ln231_253 = select i1 %and_ln231_316, i1 %xor_ln231_316, i1 %tmp_1276" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3163 'select' 'select_ln231_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_319)   --->   "%xor_ln231_317 = xor i1 %tmp_1279, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3164 'xor' 'xor_ln231_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_319)   --->   "%or_ln231_253 = or i1 %tmp_1280, i1 %xor_ln231_317" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3165 'or' 'or_ln231_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_317)   --->   "%xor_ln231_318 = xor i1 %select_ln231_252, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3166 'xor' 'xor_ln231_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_317)   --->   "%or_ln231_254 = or i1 %tmp_1280, i1 %xor_ln231_318" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3167 'or' 'or_ln231_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3168 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_317 = and i1 %or_ln231_254, i1 %xor_ln231_316" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3168 'and' 'and_ln231_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_319)   --->   "%and_ln231_318 = and i1 %tmp_1280, i1 %select_ln231_253" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3169 'and' 'and_ln231_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3170 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_319 = xor i1 %and_ln231_318, i1 %or_ln231_253" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3170 'xor' 'xor_ln231_319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_255)   --->   "%and_ln231_319 = and i1 %xor_ln231_319, i1 %tmp_1276" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3171 'and' 'and_ln231_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_255)   --->   "%or_ln231_255 = or i1 %and_ln231_317, i1 %and_ln231_319" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3172 'or' 'or_ln231_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_255)   --->   "%select_ln231_254 = select i1 %and_ln231_317, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3173 'select' 'select_ln231_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3174 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_255 = select i1 %or_ln231_255, i24 %select_ln231_254, i24 %sum1_127" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3174 'select' 'select_ln231_255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3175 [1/1] (0.00ns)   --->   "%shl_ln231_62 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_255, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3175 'bitconcatenate' 'shl_ln231_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln231_191 = sext i34 %shl_ln231_62" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3176 'sext' 'sext_ln231_191' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln231_192 = sext i32 %mul_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3177 'sext' 'sext_ln231_192' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln231_304 = sext i32 %mul_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3178 'sext' 'sext_ln231_304' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3179 [1/1] (1.02ns)   --->   "%add_ln231_126 = add i35 %sext_ln231_191, i35 %sext_ln231_192" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3179 'add' 'add_ln231_126' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3180 [1/1] (1.02ns)   --->   "%add_ln231_207 = add i34 %shl_ln231_62, i34 %sext_ln231_304" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3180 'add' 'add_ln231_207' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_126, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3181 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%sum1_128 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_207, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3182 'partselect' 'sum1_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_207, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3183 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_64, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3184 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_207, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3185 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%or_ln231_256 = or i1 %tmp_1282, i1 %icmp_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3186 'or' 'or_ln231_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%and_ln231_320 = and i1 %or_ln231_256, i1 %tmp_1283" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3187 'and' 'and_ln231_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node sum1_129)   --->   "%zext_ln231_64 = zext i1 %and_ln231_320" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3188 'zext' 'zext_ln231_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3189 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_129 = add i24 %sum1_128, i24 %zext_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3189 'add' 'sum1_129' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_129, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3190 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_321)   --->   "%xor_ln231_320 = xor i1 %tmp_1285, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3191 'xor' 'xor_ln231_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3192 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_321 = and i1 %tmp_1284, i1 %xor_ln231_320" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3192 'and' 'and_ln231_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3193 [1/1] (0.28ns)   --->   "%xor_ln231_321 = xor i1 %tmp_1281, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3193 'xor' 'xor_ln231_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_322)   --->   "%select_ln231_256 = select i1 %and_ln231_321, i1 %tmp_1281, i1 %xor_ln231_321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3194 'select' 'select_ln231_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_324)   --->   "%select_ln231_257 = select i1 %and_ln231_321, i1 %xor_ln231_321, i1 %tmp_1281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3195 'select' 'select_ln231_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_324)   --->   "%xor_ln231_322 = xor i1 %tmp_1284, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3196 'xor' 'xor_ln231_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_324)   --->   "%or_ln231_257 = or i1 %tmp_1285, i1 %xor_ln231_322" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3197 'or' 'or_ln231_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_322)   --->   "%xor_ln231_323 = xor i1 %select_ln231_256, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3198 'xor' 'xor_ln231_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_322)   --->   "%or_ln231_258 = or i1 %tmp_1285, i1 %xor_ln231_323" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3199 'or' 'or_ln231_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_322 = and i1 %or_ln231_258, i1 %xor_ln231_321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3200 'and' 'and_ln231_322' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_324)   --->   "%and_ln231_323 = and i1 %tmp_1285, i1 %select_ln231_257" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3201 'and' 'and_ln231_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3202 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_324 = xor i1 %and_ln231_323, i1 %or_ln231_257" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3202 'xor' 'xor_ln231_324' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_259)   --->   "%and_ln231_324 = and i1 %xor_ln231_324, i1 %tmp_1281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3203 'and' 'and_ln231_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_259)   --->   "%or_ln231_259 = or i1 %and_ln231_322, i1 %and_ln231_324" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3204 'or' 'or_ln231_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_259)   --->   "%select_ln231_258 = select i1 %and_ln231_322, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3205 'select' 'select_ln231_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3206 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_259 = select i1 %or_ln231_259, i24 %select_ln231_258, i24 %sum1_129" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3206 'select' 'select_ln231_259' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3207 [1/1] (0.00ns)   --->   "%shl_ln231_63 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_259, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3207 'bitconcatenate' 'shl_ln231_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln231_194 = sext i34 %shl_ln231_63" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3208 'sext' 'sext_ln231_194' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln231_195 = sext i32 %mul_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3209 'sext' 'sext_ln231_195' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln231_305 = sext i32 %mul_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3210 'sext' 'sext_ln231_305' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3211 [1/1] (1.02ns)   --->   "%add_ln231_128 = add i35 %sext_ln231_194, i35 %sext_ln231_195" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3211 'add' 'add_ln231_128' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3212 [1/1] (1.02ns)   --->   "%add_ln231_209 = add i34 %shl_ln231_63, i34 %sext_ln231_305" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3212 'add' 'add_ln231_209' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_128, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3213 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3214 [1/1] (0.00ns)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_209, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3214 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.20>
ST_30 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%sum1_130 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_209, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3215 'partselect' 'sum1_130' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_209, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3216 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_65, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3217 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%or_ln231_260 = or i1 %tmp_1287, i1 %icmp_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3218 'or' 'or_ln231_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%and_ln231_325 = and i1 %or_ln231_260, i1 %tmp_1288" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3219 'and' 'and_ln231_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node sum1_131)   --->   "%zext_ln231_65 = zext i1 %and_ln231_325" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3220 'zext' 'zext_ln231_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3221 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_131 = add i24 %sum1_130, i24 %zext_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3221 'add' 'sum1_131' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_131, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3222 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_326)   --->   "%xor_ln231_325 = xor i1 %tmp_1290, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3223 'xor' 'xor_ln231_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3224 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_326 = and i1 %tmp_1289, i1 %xor_ln231_325" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3224 'and' 'and_ln231_326' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3225 [1/1] (0.28ns)   --->   "%xor_ln231_326 = xor i1 %tmp_1286, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3225 'xor' 'xor_ln231_326' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_327)   --->   "%select_ln231_260 = select i1 %and_ln231_326, i1 %tmp_1286, i1 %xor_ln231_326" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3226 'select' 'select_ln231_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_329)   --->   "%select_ln231_261 = select i1 %and_ln231_326, i1 %xor_ln231_326, i1 %tmp_1286" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3227 'select' 'select_ln231_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_329)   --->   "%xor_ln231_327 = xor i1 %tmp_1289, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3228 'xor' 'xor_ln231_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_329)   --->   "%or_ln231_261 = or i1 %tmp_1290, i1 %xor_ln231_327" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3229 'or' 'or_ln231_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_327)   --->   "%xor_ln231_328 = xor i1 %select_ln231_260, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3230 'xor' 'xor_ln231_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_327)   --->   "%or_ln231_262 = or i1 %tmp_1290, i1 %xor_ln231_328" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3231 'or' 'or_ln231_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3232 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_327 = and i1 %or_ln231_262, i1 %xor_ln231_326" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3232 'and' 'and_ln231_327' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_329)   --->   "%and_ln231_328 = and i1 %tmp_1290, i1 %select_ln231_261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3233 'and' 'and_ln231_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3234 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_329 = xor i1 %and_ln231_328, i1 %or_ln231_261" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3234 'xor' 'xor_ln231_329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_263)   --->   "%and_ln231_329 = and i1 %xor_ln231_329, i1 %tmp_1286" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3235 'and' 'and_ln231_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_263)   --->   "%or_ln231_263 = or i1 %and_ln231_327, i1 %and_ln231_329" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3236 'or' 'or_ln231_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_263)   --->   "%select_ln231_262 = select i1 %and_ln231_327, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3237 'select' 'select_ln231_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3238 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_263 = select i1 %or_ln231_263, i24 %select_ln231_262, i24 %sum1_131" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3238 'select' 'select_ln231_263' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3239 [1/1] (0.00ns)   --->   "%shl_ln231_64 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_263, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3239 'bitconcatenate' 'shl_ln231_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln231_197 = sext i34 %shl_ln231_64" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3240 'sext' 'sext_ln231_197' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln231_198 = sext i32 %mul_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3241 'sext' 'sext_ln231_198' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln231_306 = sext i32 %mul_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3242 'sext' 'sext_ln231_306' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3243 [1/1] (1.02ns)   --->   "%add_ln231_130 = add i35 %sext_ln231_197, i35 %sext_ln231_198" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3243 'add' 'add_ln231_130' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3244 [1/1] (1.02ns)   --->   "%add_ln231_211 = add i34 %shl_ln231_64, i34 %sext_ln231_306" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3244 'add' 'add_ln231_211' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_130, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3245 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%sum1_132 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_211, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3246 'partselect' 'sum1_132' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_211, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3247 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_66, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3248 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3249 [1/1] (0.00ns)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_211, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3249 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%or_ln231_264 = or i1 %tmp_1292, i1 %icmp_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3250 'or' 'or_ln231_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%and_ln231_330 = and i1 %or_ln231_264, i1 %tmp_1293" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3251 'and' 'and_ln231_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node sum1_133)   --->   "%zext_ln231_66 = zext i1 %and_ln231_330" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3252 'zext' 'zext_ln231_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3253 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_133 = add i24 %sum1_132, i24 %zext_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3253 'add' 'sum1_133' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3254 [1/1] (0.00ns)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_133, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3254 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_331)   --->   "%xor_ln231_330 = xor i1 %tmp_1295, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3255 'xor' 'xor_ln231_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3256 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_331 = and i1 %tmp_1294, i1 %xor_ln231_330" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3256 'and' 'and_ln231_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3257 [1/1] (0.28ns)   --->   "%xor_ln231_331 = xor i1 %tmp_1291, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3257 'xor' 'xor_ln231_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_332)   --->   "%select_ln231_264 = select i1 %and_ln231_331, i1 %tmp_1291, i1 %xor_ln231_331" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3258 'select' 'select_ln231_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_334)   --->   "%select_ln231_265 = select i1 %and_ln231_331, i1 %xor_ln231_331, i1 %tmp_1291" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3259 'select' 'select_ln231_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_334)   --->   "%xor_ln231_332 = xor i1 %tmp_1294, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3260 'xor' 'xor_ln231_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_334)   --->   "%or_ln231_265 = or i1 %tmp_1295, i1 %xor_ln231_332" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3261 'or' 'or_ln231_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_332)   --->   "%xor_ln231_333 = xor i1 %select_ln231_264, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3262 'xor' 'xor_ln231_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_332)   --->   "%or_ln231_266 = or i1 %tmp_1295, i1 %xor_ln231_333" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3263 'or' 'or_ln231_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3264 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_332 = and i1 %or_ln231_266, i1 %xor_ln231_331" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3264 'and' 'and_ln231_332' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_334)   --->   "%and_ln231_333 = and i1 %tmp_1295, i1 %select_ln231_265" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3265 'and' 'and_ln231_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3266 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_334 = xor i1 %and_ln231_333, i1 %or_ln231_265" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3266 'xor' 'xor_ln231_334' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_267)   --->   "%and_ln231_334 = and i1 %xor_ln231_334, i1 %tmp_1291" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3267 'and' 'and_ln231_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_267)   --->   "%or_ln231_267 = or i1 %and_ln231_332, i1 %and_ln231_334" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3268 'or' 'or_ln231_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_267)   --->   "%select_ln231_266 = select i1 %and_ln231_332, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3269 'select' 'select_ln231_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3270 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_267 = select i1 %or_ln231_267, i24 %select_ln231_266, i24 %sum1_133" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3270 'select' 'select_ln231_267' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3271 [1/1] (0.00ns)   --->   "%shl_ln231_65 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_267, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3271 'bitconcatenate' 'shl_ln231_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln231_200 = sext i34 %shl_ln231_65" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3272 'sext' 'sext_ln231_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln231_201 = sext i32 %mul_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3273 'sext' 'sext_ln231_201' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln231_307 = sext i32 %mul_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3274 'sext' 'sext_ln231_307' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3275 [1/1] (1.02ns)   --->   "%add_ln231_132 = add i35 %sext_ln231_200, i35 %sext_ln231_201" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3275 'add' 'add_ln231_132' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3276 [1/1] (1.02ns)   --->   "%add_ln231_213 = add i34 %shl_ln231_65, i34 %sext_ln231_307" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3276 'add' 'add_ln231_213' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_132, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3277 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%sum1_134 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_213, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3278 'partselect' 'sum1_134' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_213, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3279 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_67, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3280 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3281 [1/1] (0.00ns)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_213, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3281 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%or_ln231_268 = or i1 %tmp_1297, i1 %icmp_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3282 'or' 'or_ln231_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%and_ln231_335 = and i1 %or_ln231_268, i1 %tmp_1298" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3283 'and' 'and_ln231_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node sum1_135)   --->   "%zext_ln231_67 = zext i1 %and_ln231_335" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3284 'zext' 'zext_ln231_67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3285 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_135 = add i24 %sum1_134, i24 %zext_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3285 'add' 'sum1_135' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_135, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3286 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_336)   --->   "%xor_ln231_335 = xor i1 %tmp_1300, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3287 'xor' 'xor_ln231_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3288 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_336 = and i1 %tmp_1299, i1 %xor_ln231_335" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3288 'and' 'and_ln231_336' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3289 [1/1] (0.28ns)   --->   "%xor_ln231_336 = xor i1 %tmp_1296, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3289 'xor' 'xor_ln231_336' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_337)   --->   "%select_ln231_268 = select i1 %and_ln231_336, i1 %tmp_1296, i1 %xor_ln231_336" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3290 'select' 'select_ln231_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_339)   --->   "%select_ln231_269 = select i1 %and_ln231_336, i1 %xor_ln231_336, i1 %tmp_1296" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3291 'select' 'select_ln231_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_339)   --->   "%xor_ln231_337 = xor i1 %tmp_1299, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3292 'xor' 'xor_ln231_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_339)   --->   "%or_ln231_269 = or i1 %tmp_1300, i1 %xor_ln231_337" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3293 'or' 'or_ln231_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_337)   --->   "%xor_ln231_338 = xor i1 %select_ln231_268, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3294 'xor' 'xor_ln231_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_337)   --->   "%or_ln231_270 = or i1 %tmp_1300, i1 %xor_ln231_338" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3295 'or' 'or_ln231_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_337 = and i1 %or_ln231_270, i1 %xor_ln231_336" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3296 'and' 'and_ln231_337' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_339)   --->   "%and_ln231_338 = and i1 %tmp_1300, i1 %select_ln231_269" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3297 'and' 'and_ln231_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3298 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_339 = xor i1 %and_ln231_338, i1 %or_ln231_269" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3298 'xor' 'xor_ln231_339' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_271)   --->   "%and_ln231_339 = and i1 %xor_ln231_339, i1 %tmp_1296" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3299 'and' 'and_ln231_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_271)   --->   "%or_ln231_271 = or i1 %and_ln231_337, i1 %and_ln231_339" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3300 'or' 'or_ln231_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_271)   --->   "%select_ln231_270 = select i1 %and_ln231_337, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3301 'select' 'select_ln231_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3302 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_271 = select i1 %or_ln231_271, i24 %select_ln231_270, i24 %sum1_135" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3302 'select' 'select_ln231_271' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3303 [1/1] (0.00ns)   --->   "%shl_ln231_66 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_271, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3303 'bitconcatenate' 'shl_ln231_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln231_203 = sext i34 %shl_ln231_66" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3304 'sext' 'sext_ln231_203' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln231_204 = sext i32 %mul_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3305 'sext' 'sext_ln231_204' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln231_308 = sext i32 %mul_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3306 'sext' 'sext_ln231_308' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3307 [1/1] (1.02ns)   --->   "%add_ln231_134 = add i35 %sext_ln231_203, i35 %sext_ln231_204" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3307 'add' 'add_ln231_134' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3308 [1/1] (1.02ns)   --->   "%add_ln231_215 = add i34 %shl_ln231_66, i34 %sext_ln231_308" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3308 'add' 'add_ln231_215' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_134, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3309 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%sum1_136 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_215, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3310 'partselect' 'sum1_136' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_215, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3311 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_68, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3312 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3313 [1/1] (0.00ns)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_215, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3313 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%or_ln231_272 = or i1 %tmp_1302, i1 %icmp_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3314 'or' 'or_ln231_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%and_ln231_340 = and i1 %or_ln231_272, i1 %tmp_1303" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3315 'and' 'and_ln231_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node sum1_137)   --->   "%zext_ln231_68 = zext i1 %and_ln231_340" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3316 'zext' 'zext_ln231_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3317 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_137 = add i24 %sum1_136, i24 %zext_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3317 'add' 'sum1_137' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3318 [1/1] (0.00ns)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_137, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3318 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_341)   --->   "%xor_ln231_340 = xor i1 %tmp_1305, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3319 'xor' 'xor_ln231_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3320 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_341 = and i1 %tmp_1304, i1 %xor_ln231_340" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3320 'and' 'and_ln231_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3321 [1/1] (0.28ns)   --->   "%xor_ln231_341 = xor i1 %tmp_1301, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3321 'xor' 'xor_ln231_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_342)   --->   "%select_ln231_272 = select i1 %and_ln231_341, i1 %tmp_1301, i1 %xor_ln231_341" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3322 'select' 'select_ln231_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_344)   --->   "%select_ln231_273 = select i1 %and_ln231_341, i1 %xor_ln231_341, i1 %tmp_1301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3323 'select' 'select_ln231_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_344)   --->   "%xor_ln231_342 = xor i1 %tmp_1304, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3324 'xor' 'xor_ln231_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_344)   --->   "%or_ln231_273 = or i1 %tmp_1305, i1 %xor_ln231_342" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3325 'or' 'or_ln231_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_342)   --->   "%xor_ln231_343 = xor i1 %select_ln231_272, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3326 'xor' 'xor_ln231_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_342)   --->   "%or_ln231_274 = or i1 %tmp_1305, i1 %xor_ln231_343" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3327 'or' 'or_ln231_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3328 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_342 = and i1 %or_ln231_274, i1 %xor_ln231_341" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3328 'and' 'and_ln231_342' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_344)   --->   "%and_ln231_343 = and i1 %tmp_1305, i1 %select_ln231_273" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3329 'and' 'and_ln231_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3330 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_344 = xor i1 %and_ln231_343, i1 %or_ln231_273" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3330 'xor' 'xor_ln231_344' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_275)   --->   "%and_ln231_344 = and i1 %xor_ln231_344, i1 %tmp_1301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3331 'and' 'and_ln231_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_275)   --->   "%or_ln231_275 = or i1 %and_ln231_342, i1 %and_ln231_344" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3332 'or' 'or_ln231_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_275)   --->   "%select_ln231_274 = select i1 %and_ln231_342, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3333 'select' 'select_ln231_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3334 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_275 = select i1 %or_ln231_275, i24 %select_ln231_274, i24 %sum1_137" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3334 'select' 'select_ln231_275' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3335 [1/1] (0.00ns)   --->   "%shl_ln231_67 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_275, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3335 'bitconcatenate' 'shl_ln231_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln231_206 = sext i34 %shl_ln231_67" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3336 'sext' 'sext_ln231_206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln231_207 = sext i32 %mul_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3337 'sext' 'sext_ln231_207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln231_309 = sext i32 %mul_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3338 'sext' 'sext_ln231_309' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3339 [1/1] (1.02ns)   --->   "%add_ln231_136 = add i35 %sext_ln231_206, i35 %sext_ln231_207" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3339 'add' 'add_ln231_136' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3340 [1/1] (1.02ns)   --->   "%add_ln231_217 = add i34 %shl_ln231_67, i34 %sext_ln231_309" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3340 'add' 'add_ln231_217' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_136, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3341 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%sum1_138 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_217, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3342 'partselect' 'sum1_138' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_217, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3343 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_69, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3344 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_217, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3345 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%or_ln231_276 = or i1 %tmp_1307, i1 %icmp_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3346 'or' 'or_ln231_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%and_ln231_345 = and i1 %or_ln231_276, i1 %tmp_1308" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3347 'and' 'and_ln231_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node sum1_139)   --->   "%zext_ln231_69 = zext i1 %and_ln231_345" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3348 'zext' 'zext_ln231_69' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3349 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_139 = add i24 %sum1_138, i24 %zext_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3349 'add' 'sum1_139' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_139, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3350 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_346)   --->   "%xor_ln231_345 = xor i1 %tmp_1310, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3351 'xor' 'xor_ln231_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3352 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_346 = and i1 %tmp_1309, i1 %xor_ln231_345" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3352 'and' 'and_ln231_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3353 [1/1] (0.28ns)   --->   "%xor_ln231_346 = xor i1 %tmp_1306, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3353 'xor' 'xor_ln231_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_347)   --->   "%select_ln231_276 = select i1 %and_ln231_346, i1 %tmp_1306, i1 %xor_ln231_346" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3354 'select' 'select_ln231_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_349)   --->   "%select_ln231_277 = select i1 %and_ln231_346, i1 %xor_ln231_346, i1 %tmp_1306" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3355 'select' 'select_ln231_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_349)   --->   "%xor_ln231_347 = xor i1 %tmp_1309, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3356 'xor' 'xor_ln231_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_349)   --->   "%or_ln231_277 = or i1 %tmp_1310, i1 %xor_ln231_347" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3357 'or' 'or_ln231_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_347)   --->   "%xor_ln231_348 = xor i1 %select_ln231_276, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3358 'xor' 'xor_ln231_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_347)   --->   "%or_ln231_278 = or i1 %tmp_1310, i1 %xor_ln231_348" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3359 'or' 'or_ln231_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3360 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_347 = and i1 %or_ln231_278, i1 %xor_ln231_346" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3360 'and' 'and_ln231_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_349)   --->   "%and_ln231_348 = and i1 %tmp_1310, i1 %select_ln231_277" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3361 'and' 'and_ln231_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3362 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_349 = xor i1 %and_ln231_348, i1 %or_ln231_277" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3362 'xor' 'xor_ln231_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_279)   --->   "%and_ln231_349 = and i1 %xor_ln231_349, i1 %tmp_1306" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3363 'and' 'and_ln231_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_279)   --->   "%or_ln231_279 = or i1 %and_ln231_347, i1 %and_ln231_349" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3364 'or' 'or_ln231_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_279)   --->   "%select_ln231_278 = select i1 %and_ln231_347, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3365 'select' 'select_ln231_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3366 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_279 = select i1 %or_ln231_279, i24 %select_ln231_278, i24 %sum1_139" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3366 'select' 'select_ln231_279' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3367 [1/1] (0.00ns)   --->   "%shl_ln231_68 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_279, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3367 'bitconcatenate' 'shl_ln231_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln231_209 = sext i34 %shl_ln231_68" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3368 'sext' 'sext_ln231_209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln231_210 = sext i32 %mul_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3369 'sext' 'sext_ln231_210' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln231_310 = sext i32 %mul_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3370 'sext' 'sext_ln231_310' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3371 [1/1] (1.02ns)   --->   "%add_ln231_138 = add i35 %sext_ln231_209, i35 %sext_ln231_210" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3371 'add' 'add_ln231_138' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3372 [1/1] (1.02ns)   --->   "%add_ln231_219 = add i34 %shl_ln231_68, i34 %sext_ln231_310" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3372 'add' 'add_ln231_219' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3373 [1/1] (0.00ns)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_138, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3373 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_219, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3374 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.20>
ST_32 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%sum1_140 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_219, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3375 'partselect' 'sum1_140' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_219, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3376 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_70, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3377 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%or_ln231_280 = or i1 %tmp_1312, i1 %icmp_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3378 'or' 'or_ln231_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%and_ln231_350 = and i1 %or_ln231_280, i1 %tmp_1313" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3379 'and' 'and_ln231_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node sum1_141)   --->   "%zext_ln231_70 = zext i1 %and_ln231_350" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3380 'zext' 'zext_ln231_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3381 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_141 = add i24 %sum1_140, i24 %zext_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3381 'add' 'sum1_141' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_141, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3382 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_351)   --->   "%xor_ln231_350 = xor i1 %tmp_1315, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3383 'xor' 'xor_ln231_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3384 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_351 = and i1 %tmp_1314, i1 %xor_ln231_350" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3384 'and' 'and_ln231_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3385 [1/1] (0.28ns)   --->   "%xor_ln231_351 = xor i1 %tmp_1311, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3385 'xor' 'xor_ln231_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_352)   --->   "%select_ln231_280 = select i1 %and_ln231_351, i1 %tmp_1311, i1 %xor_ln231_351" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3386 'select' 'select_ln231_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_354)   --->   "%select_ln231_281 = select i1 %and_ln231_351, i1 %xor_ln231_351, i1 %tmp_1311" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3387 'select' 'select_ln231_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_354)   --->   "%xor_ln231_352 = xor i1 %tmp_1314, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3388 'xor' 'xor_ln231_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_354)   --->   "%or_ln231_281 = or i1 %tmp_1315, i1 %xor_ln231_352" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3389 'or' 'or_ln231_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_352)   --->   "%xor_ln231_353 = xor i1 %select_ln231_280, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3390 'xor' 'xor_ln231_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_352)   --->   "%or_ln231_282 = or i1 %tmp_1315, i1 %xor_ln231_353" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3391 'or' 'or_ln231_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3392 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_352 = and i1 %or_ln231_282, i1 %xor_ln231_351" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3392 'and' 'and_ln231_352' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_354)   --->   "%and_ln231_353 = and i1 %tmp_1315, i1 %select_ln231_281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3393 'and' 'and_ln231_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3394 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_354 = xor i1 %and_ln231_353, i1 %or_ln231_281" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3394 'xor' 'xor_ln231_354' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_283)   --->   "%and_ln231_354 = and i1 %xor_ln231_354, i1 %tmp_1311" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3395 'and' 'and_ln231_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_283)   --->   "%or_ln231_283 = or i1 %and_ln231_352, i1 %and_ln231_354" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3396 'or' 'or_ln231_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_283)   --->   "%select_ln231_282 = select i1 %and_ln231_352, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3397 'select' 'select_ln231_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3398 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_283 = select i1 %or_ln231_283, i24 %select_ln231_282, i24 %sum1_141" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3398 'select' 'select_ln231_283' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3399 [1/1] (0.00ns)   --->   "%shl_ln231_69 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_283, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3399 'bitconcatenate' 'shl_ln231_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln231_212 = sext i34 %shl_ln231_69" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3400 'sext' 'sext_ln231_212' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln231_213 = sext i32 %mul_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3401 'sext' 'sext_ln231_213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln231_311 = sext i32 %mul_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3402 'sext' 'sext_ln231_311' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3403 [1/1] (1.02ns)   --->   "%add_ln231_140 = add i35 %sext_ln231_212, i35 %sext_ln231_213" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3403 'add' 'add_ln231_140' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3404 [1/1] (1.02ns)   --->   "%add_ln231_221 = add i34 %shl_ln231_69, i34 %sext_ln231_311" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3404 'add' 'add_ln231_221' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_140, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3405 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%sum1_142 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_221, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3406 'partselect' 'sum1_142' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_221, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3407 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_71, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3408 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_221, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3409 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%or_ln231_284 = or i1 %tmp_1317, i1 %icmp_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3410 'or' 'or_ln231_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%and_ln231_355 = and i1 %or_ln231_284, i1 %tmp_1318" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3411 'and' 'and_ln231_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node sum1_143)   --->   "%zext_ln231_71 = zext i1 %and_ln231_355" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3412 'zext' 'zext_ln231_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3413 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_143 = add i24 %sum1_142, i24 %zext_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3413 'add' 'sum1_143' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3414 [1/1] (0.00ns)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_143, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3414 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_356)   --->   "%xor_ln231_355 = xor i1 %tmp_1320, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3415 'xor' 'xor_ln231_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3416 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_356 = and i1 %tmp_1319, i1 %xor_ln231_355" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3416 'and' 'and_ln231_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3417 [1/1] (0.28ns)   --->   "%xor_ln231_356 = xor i1 %tmp_1316, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3417 'xor' 'xor_ln231_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_357)   --->   "%select_ln231_284 = select i1 %and_ln231_356, i1 %tmp_1316, i1 %xor_ln231_356" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3418 'select' 'select_ln231_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_359)   --->   "%select_ln231_285 = select i1 %and_ln231_356, i1 %xor_ln231_356, i1 %tmp_1316" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3419 'select' 'select_ln231_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_359)   --->   "%xor_ln231_357 = xor i1 %tmp_1319, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3420 'xor' 'xor_ln231_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_359)   --->   "%or_ln231_285 = or i1 %tmp_1320, i1 %xor_ln231_357" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3421 'or' 'or_ln231_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_357)   --->   "%xor_ln231_358 = xor i1 %select_ln231_284, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3422 'xor' 'xor_ln231_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_357)   --->   "%or_ln231_286 = or i1 %tmp_1320, i1 %xor_ln231_358" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3423 'or' 'or_ln231_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3424 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_357 = and i1 %or_ln231_286, i1 %xor_ln231_356" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3424 'and' 'and_ln231_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_359)   --->   "%and_ln231_358 = and i1 %tmp_1320, i1 %select_ln231_285" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3425 'and' 'and_ln231_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3426 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_359 = xor i1 %and_ln231_358, i1 %or_ln231_285" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3426 'xor' 'xor_ln231_359' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_287)   --->   "%and_ln231_359 = and i1 %xor_ln231_359, i1 %tmp_1316" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3427 'and' 'and_ln231_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_287)   --->   "%or_ln231_287 = or i1 %and_ln231_357, i1 %and_ln231_359" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3428 'or' 'or_ln231_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_287)   --->   "%select_ln231_286 = select i1 %and_ln231_357, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3429 'select' 'select_ln231_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3430 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_287 = select i1 %or_ln231_287, i24 %select_ln231_286, i24 %sum1_143" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3430 'select' 'select_ln231_287' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3431 [1/1] (0.00ns)   --->   "%shl_ln231_70 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_287, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3431 'bitconcatenate' 'shl_ln231_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln231_215 = sext i34 %shl_ln231_70" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3432 'sext' 'sext_ln231_215' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln231_216 = sext i32 %mul_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3433 'sext' 'sext_ln231_216' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln231_312 = sext i32 %mul_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3434 'sext' 'sext_ln231_312' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3435 [1/1] (1.02ns)   --->   "%add_ln231_142 = add i35 %sext_ln231_215, i35 %sext_ln231_216" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3435 'add' 'add_ln231_142' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3436 [1/1] (1.02ns)   --->   "%add_ln231_223 = add i34 %shl_ln231_70, i34 %sext_ln231_312" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3436 'add' 'add_ln231_223' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3437 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_142, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3437 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%sum1_144 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_223, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3438 'partselect' 'sum1_144' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_223, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3439 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_72, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3440 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3441 [1/1] (0.00ns)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_223, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3441 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%or_ln231_288 = or i1 %tmp_1322, i1 %icmp_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3442 'or' 'or_ln231_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%and_ln231_360 = and i1 %or_ln231_288, i1 %tmp_1323" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3443 'and' 'and_ln231_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node sum1_145)   --->   "%zext_ln231_72 = zext i1 %and_ln231_360" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3444 'zext' 'zext_ln231_72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3445 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_145 = add i24 %sum1_144, i24 %zext_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3445 'add' 'sum1_145' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3446 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_145, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3446 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_361)   --->   "%xor_ln231_360 = xor i1 %tmp_1325, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3447 'xor' 'xor_ln231_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3448 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_361 = and i1 %tmp_1324, i1 %xor_ln231_360" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3448 'and' 'and_ln231_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3449 [1/1] (0.28ns)   --->   "%xor_ln231_361 = xor i1 %tmp_1321, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3449 'xor' 'xor_ln231_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_362)   --->   "%select_ln231_288 = select i1 %and_ln231_361, i1 %tmp_1321, i1 %xor_ln231_361" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3450 'select' 'select_ln231_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_364)   --->   "%select_ln231_289 = select i1 %and_ln231_361, i1 %xor_ln231_361, i1 %tmp_1321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3451 'select' 'select_ln231_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_364)   --->   "%xor_ln231_362 = xor i1 %tmp_1324, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3452 'xor' 'xor_ln231_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_364)   --->   "%or_ln231_289 = or i1 %tmp_1325, i1 %xor_ln231_362" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3453 'or' 'or_ln231_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_362)   --->   "%xor_ln231_363 = xor i1 %select_ln231_288, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3454 'xor' 'xor_ln231_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_362)   --->   "%or_ln231_290 = or i1 %tmp_1325, i1 %xor_ln231_363" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3455 'or' 'or_ln231_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3456 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_362 = and i1 %or_ln231_290, i1 %xor_ln231_361" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3456 'and' 'and_ln231_362' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_364)   --->   "%and_ln231_363 = and i1 %tmp_1325, i1 %select_ln231_289" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3457 'and' 'and_ln231_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3458 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_364 = xor i1 %and_ln231_363, i1 %or_ln231_289" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3458 'xor' 'xor_ln231_364' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_291)   --->   "%and_ln231_364 = and i1 %xor_ln231_364, i1 %tmp_1321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3459 'and' 'and_ln231_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_291)   --->   "%or_ln231_291 = or i1 %and_ln231_362, i1 %and_ln231_364" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3460 'or' 'or_ln231_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_291)   --->   "%select_ln231_290 = select i1 %and_ln231_362, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3461 'select' 'select_ln231_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3462 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_291 = select i1 %or_ln231_291, i24 %select_ln231_290, i24 %sum1_145" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3462 'select' 'select_ln231_291' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3463 [1/1] (0.00ns)   --->   "%shl_ln231_71 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_291, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3463 'bitconcatenate' 'shl_ln231_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln231_218 = sext i34 %shl_ln231_71" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3464 'sext' 'sext_ln231_218' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln231_219 = sext i32 %mul_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3465 'sext' 'sext_ln231_219' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln231_313 = sext i32 %mul_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3466 'sext' 'sext_ln231_313' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3467 [1/1] (1.02ns)   --->   "%add_ln231_144 = add i35 %sext_ln231_218, i35 %sext_ln231_219" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3467 'add' 'add_ln231_144' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3468 [1/1] (1.02ns)   --->   "%add_ln231_225 = add i34 %shl_ln231_71, i34 %sext_ln231_313" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3468 'add' 'add_ln231_225' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3469 [1/1] (0.00ns)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_144, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3469 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%sum1_146 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_225, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3470 'partselect' 'sum1_146' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_225, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3471 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_73, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3472 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3473 [1/1] (0.00ns)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_225, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3473 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%or_ln231_292 = or i1 %tmp_1327, i1 %icmp_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3474 'or' 'or_ln231_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%and_ln231_365 = and i1 %or_ln231_292, i1 %tmp_1328" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3475 'and' 'and_ln231_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node sum1_147)   --->   "%zext_ln231_73 = zext i1 %and_ln231_365" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3476 'zext' 'zext_ln231_73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3477 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_147 = add i24 %sum1_146, i24 %zext_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3477 'add' 'sum1_147' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3478 [1/1] (0.00ns)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_147, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3478 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_366)   --->   "%xor_ln231_365 = xor i1 %tmp_1330, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3479 'xor' 'xor_ln231_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3480 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_366 = and i1 %tmp_1329, i1 %xor_ln231_365" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3480 'and' 'and_ln231_366' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3481 [1/1] (0.28ns)   --->   "%xor_ln231_366 = xor i1 %tmp_1326, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3481 'xor' 'xor_ln231_366' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_367)   --->   "%select_ln231_292 = select i1 %and_ln231_366, i1 %tmp_1326, i1 %xor_ln231_366" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3482 'select' 'select_ln231_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_369)   --->   "%select_ln231_293 = select i1 %and_ln231_366, i1 %xor_ln231_366, i1 %tmp_1326" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3483 'select' 'select_ln231_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_369)   --->   "%xor_ln231_367 = xor i1 %tmp_1329, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3484 'xor' 'xor_ln231_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_369)   --->   "%or_ln231_293 = or i1 %tmp_1330, i1 %xor_ln231_367" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3485 'or' 'or_ln231_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_367)   --->   "%xor_ln231_368 = xor i1 %select_ln231_292, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3486 'xor' 'xor_ln231_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_367)   --->   "%or_ln231_294 = or i1 %tmp_1330, i1 %xor_ln231_368" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3487 'or' 'or_ln231_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3488 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_367 = and i1 %or_ln231_294, i1 %xor_ln231_366" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3488 'and' 'and_ln231_367' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_369)   --->   "%and_ln231_368 = and i1 %tmp_1330, i1 %select_ln231_293" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3489 'and' 'and_ln231_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3490 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_369 = xor i1 %and_ln231_368, i1 %or_ln231_293" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3490 'xor' 'xor_ln231_369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_295)   --->   "%and_ln231_369 = and i1 %xor_ln231_369, i1 %tmp_1326" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3491 'and' 'and_ln231_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_295)   --->   "%or_ln231_295 = or i1 %and_ln231_367, i1 %and_ln231_369" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3492 'or' 'or_ln231_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_295)   --->   "%select_ln231_294 = select i1 %and_ln231_367, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3493 'select' 'select_ln231_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3494 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_295 = select i1 %or_ln231_295, i24 %select_ln231_294, i24 %sum1_147" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3494 'select' 'select_ln231_295' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3495 [1/1] (0.00ns)   --->   "%shl_ln231_72 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_295, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3495 'bitconcatenate' 'shl_ln231_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln231_221 = sext i34 %shl_ln231_72" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3496 'sext' 'sext_ln231_221' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln231_222 = sext i32 %mul_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3497 'sext' 'sext_ln231_222' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln231_314 = sext i32 %mul_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3498 'sext' 'sext_ln231_314' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3499 [1/1] (1.02ns)   --->   "%add_ln231_146 = add i35 %sext_ln231_221, i35 %sext_ln231_222" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3499 'add' 'add_ln231_146' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3500 [1/1] (1.02ns)   --->   "%add_ln231_227 = add i34 %shl_ln231_72, i34 %sext_ln231_314" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3500 'add' 'add_ln231_227' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3501 [1/1] (0.00ns)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_146, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3501 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%sum1_148 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_227, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3502 'partselect' 'sum1_148' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_227, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3503 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_74, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3504 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3505 [1/1] (0.00ns)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_227, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3505 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%or_ln231_296 = or i1 %tmp_1332, i1 %icmp_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3506 'or' 'or_ln231_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%and_ln231_370 = and i1 %or_ln231_296, i1 %tmp_1333" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3507 'and' 'and_ln231_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node sum1_149)   --->   "%zext_ln231_74 = zext i1 %and_ln231_370" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3508 'zext' 'zext_ln231_74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3509 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_149 = add i24 %sum1_148, i24 %zext_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3509 'add' 'sum1_149' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_149, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3510 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_371)   --->   "%xor_ln231_370 = xor i1 %tmp_1335, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3511 'xor' 'xor_ln231_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3512 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_371 = and i1 %tmp_1334, i1 %xor_ln231_370" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3512 'and' 'and_ln231_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3513 [1/1] (0.28ns)   --->   "%xor_ln231_371 = xor i1 %tmp_1331, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3513 'xor' 'xor_ln231_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_372)   --->   "%select_ln231_296 = select i1 %and_ln231_371, i1 %tmp_1331, i1 %xor_ln231_371" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3514 'select' 'select_ln231_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_374)   --->   "%select_ln231_297 = select i1 %and_ln231_371, i1 %xor_ln231_371, i1 %tmp_1331" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3515 'select' 'select_ln231_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_374)   --->   "%xor_ln231_372 = xor i1 %tmp_1334, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3516 'xor' 'xor_ln231_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_374)   --->   "%or_ln231_297 = or i1 %tmp_1335, i1 %xor_ln231_372" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3517 'or' 'or_ln231_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_372)   --->   "%xor_ln231_373 = xor i1 %select_ln231_296, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3518 'xor' 'xor_ln231_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_372)   --->   "%or_ln231_298 = or i1 %tmp_1335, i1 %xor_ln231_373" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3519 'or' 'or_ln231_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_372 = and i1 %or_ln231_298, i1 %xor_ln231_371" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3520 'and' 'and_ln231_372' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_374)   --->   "%and_ln231_373 = and i1 %tmp_1335, i1 %select_ln231_297" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3521 'and' 'and_ln231_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3522 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_374 = xor i1 %and_ln231_373, i1 %or_ln231_297" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3522 'xor' 'xor_ln231_374' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_299)   --->   "%and_ln231_374 = and i1 %xor_ln231_374, i1 %tmp_1331" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3523 'and' 'and_ln231_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_299)   --->   "%or_ln231_299 = or i1 %and_ln231_372, i1 %and_ln231_374" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3524 'or' 'or_ln231_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_299)   --->   "%select_ln231_298 = select i1 %and_ln231_372, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3525 'select' 'select_ln231_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3526 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_299 = select i1 %or_ln231_299, i24 %select_ln231_298, i24 %sum1_149" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3526 'select' 'select_ln231_299' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3527 [1/1] (0.00ns)   --->   "%shl_ln231_73 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_299, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3527 'bitconcatenate' 'shl_ln231_73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln231_224 = sext i34 %shl_ln231_73" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3528 'sext' 'sext_ln231_224' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln231_225 = sext i32 %mul_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3529 'sext' 'sext_ln231_225' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln231_315 = sext i32 %mul_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3530 'sext' 'sext_ln231_315' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3531 [1/1] (1.02ns)   --->   "%add_ln231_148 = add i35 %sext_ln231_224, i35 %sext_ln231_225" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3531 'add' 'add_ln231_148' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3532 [1/1] (1.02ns)   --->   "%add_ln231_229 = add i34 %shl_ln231_73, i34 %sext_ln231_315" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3532 'add' 'add_ln231_229' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3533 [1/1] (0.00ns)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_148, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3533 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3534 [1/1] (0.00ns)   --->   "%tmp_1339 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_229, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3534 'bitselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 4956 [1/1] (0.00ns)   --->   "%p_load1233 = load i24 %empty"   --->   Operation 4956 'load' 'p_load1233' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4957 [1/1] (0.00ns)   --->   "%p_load1231 = load i24 %empty_105"   --->   Operation 4957 'load' 'p_load1231' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4958 [1/1] (0.00ns)   --->   "%p_load1229 = load i24 %empty_106"   --->   Operation 4958 'load' 'p_load1229' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4959 [1/1] (0.00ns)   --->   "%p_load1227 = load i24 %empty_107"   --->   Operation 4959 'load' 'p_load1227' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4960 [1/1] (0.00ns)   --->   "%p_load1225 = load i24 %empty_108"   --->   Operation 4960 'load' 'p_load1225' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4961 [1/1] (0.00ns)   --->   "%p_load1223 = load i24 %empty_109"   --->   Operation 4961 'load' 'p_load1223' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4962 [1/1] (0.00ns)   --->   "%p_load1221 = load i24 %empty_110"   --->   Operation 4962 'load' 'p_load1221' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4963 [1/1] (0.00ns)   --->   "%p_load1219 = load i24 %empty_111"   --->   Operation 4963 'load' 'p_load1219' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4964 [1/1] (0.00ns)   --->   "%p_load1217 = load i24 %empty_112"   --->   Operation 4964 'load' 'p_load1217' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4965 [1/1] (0.00ns)   --->   "%p_load1215 = load i24 %empty_113"   --->   Operation 4965 'load' 'p_load1215' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4966 [1/1] (0.00ns)   --->   "%p_load1213 = load i24 %empty_114"   --->   Operation 4966 'load' 'p_load1213' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4967 [1/1] (0.00ns)   --->   "%p_load1211 = load i24 %empty_115"   --->   Operation 4967 'load' 'p_load1211' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4968 [1/1] (0.00ns)   --->   "%p_load1209 = load i24 %empty_116"   --->   Operation 4968 'load' 'p_load1209' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4969 [1/1] (0.00ns)   --->   "%p_load1207 = load i24 %empty_117"   --->   Operation 4969 'load' 'p_load1207' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4970 [1/1] (0.00ns)   --->   "%p_load1205 = load i24 %empty_118"   --->   Operation 4970 'load' 'p_load1205' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4971 [1/1] (0.00ns)   --->   "%p_load1203 = load i24 %empty_119"   --->   Operation 4971 'load' 'p_load1203' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4972 [1/1] (0.00ns)   --->   "%p_load1201 = load i24 %empty_120"   --->   Operation 4972 'load' 'p_load1201' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4973 [1/1] (0.00ns)   --->   "%p_load1199 = load i24 %empty_121"   --->   Operation 4973 'load' 'p_load1199' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4974 [1/1] (0.00ns)   --->   "%p_load1197 = load i24 %empty_122"   --->   Operation 4974 'load' 'p_load1197' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4975 [1/1] (0.00ns)   --->   "%p_load1195 = load i24 %empty_123"   --->   Operation 4975 'load' 'p_load1195' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4976 [1/1] (0.00ns)   --->   "%p_load1193 = load i24 %empty_124"   --->   Operation 4976 'load' 'p_load1193' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4977 [1/1] (0.00ns)   --->   "%p_load1191 = load i24 %empty_125"   --->   Operation 4977 'load' 'p_load1191' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4978 [1/1] (0.00ns)   --->   "%p_load1189 = load i24 %empty_126"   --->   Operation 4978 'load' 'p_load1189' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4979 [1/1] (0.00ns)   --->   "%p_load1187 = load i24 %empty_127"   --->   Operation 4979 'load' 'p_load1187' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4980 [1/1] (0.00ns)   --->   "%p_load1185 = load i24 %empty_128"   --->   Operation 4980 'load' 'p_load1185' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4981 [1/1] (0.00ns)   --->   "%p_load1183 = load i24 %empty_129"   --->   Operation 4981 'load' 'p_load1183' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4982 [1/1] (0.00ns)   --->   "%p_load1181 = load i24 %empty_130"   --->   Operation 4982 'load' 'p_load1181' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4983 [1/1] (0.00ns)   --->   "%p_load1179 = load i24 %empty_131"   --->   Operation 4983 'load' 'p_load1179' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4984 [1/1] (0.00ns)   --->   "%p_load1177 = load i24 %empty_132"   --->   Operation 4984 'load' 'p_load1177' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4985 [1/1] (0.00ns)   --->   "%p_load1175 = load i24 %empty_133"   --->   Operation 4985 'load' 'p_load1175' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4986 [1/1] (0.00ns)   --->   "%p_load1173 = load i24 %empty_134"   --->   Operation 4986 'load' 'p_load1173' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4987 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty_135"   --->   Operation 4987 'load' 'p_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4988 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load"   --->   Operation 4988 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4989 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out1, i24 %p_load1173"   --->   Operation 4989 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4990 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out2, i24 %p_load1175"   --->   Operation 4990 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4991 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out3, i24 %p_load1177"   --->   Operation 4991 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4992 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out4, i24 %p_load1179"   --->   Operation 4992 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4993 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out5, i24 %p_load1181"   --->   Operation 4993 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4994 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out6, i24 %p_load1183"   --->   Operation 4994 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4995 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out7, i24 %p_load1185"   --->   Operation 4995 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4996 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out8, i24 %p_load1187"   --->   Operation 4996 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4997 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out9, i24 %p_load1189"   --->   Operation 4997 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4998 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out10, i24 %p_load1191"   --->   Operation 4998 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 4999 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out11, i24 %p_load1193"   --->   Operation 4999 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5000 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out12, i24 %p_load1195"   --->   Operation 5000 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5001 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out13, i24 %p_load1197"   --->   Operation 5001 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5002 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out14, i24 %p_load1199"   --->   Operation 5002 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5003 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out15, i24 %p_load1201"   --->   Operation 5003 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5004 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out16, i24 %p_load1203"   --->   Operation 5004 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5005 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out17, i24 %p_load1205"   --->   Operation 5005 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5006 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out18, i24 %p_load1207"   --->   Operation 5006 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5007 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out19, i24 %p_load1209"   --->   Operation 5007 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5008 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out20, i24 %p_load1211"   --->   Operation 5008 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5009 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out21, i24 %p_load1213"   --->   Operation 5009 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5010 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out22, i24 %p_load1215"   --->   Operation 5010 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5011 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out23, i24 %p_load1217"   --->   Operation 5011 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5012 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out24, i24 %p_load1219"   --->   Operation 5012 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5013 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out25, i24 %p_load1221"   --->   Operation 5013 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5014 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out26, i24 %p_load1223"   --->   Operation 5014 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5015 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out27, i24 %p_load1225"   --->   Operation 5015 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5016 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out28, i24 %p_load1227"   --->   Operation 5016 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5017 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out29, i24 %p_load1229"   --->   Operation 5017 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5018 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out30, i24 %p_load1231"   --->   Operation 5018 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5019 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out31, i24 %p_load1233"   --->   Operation 5019 'write' 'write_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_33 : Operation 5020 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5020 'ret' 'ret_ln0' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.63>
ST_34 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%sum1_150 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_229, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3535 'partselect' 'sum1_150' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_229, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3536 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%tmp_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_75, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3537 'bitselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%or_ln231_300 = or i1 %tmp_1337, i1 %icmp_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3538 'or' 'or_ln231_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%and_ln231_375 = and i1 %or_ln231_300, i1 %tmp_1338" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3539 'and' 'and_ln231_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node sum1_151)   --->   "%zext_ln231_75 = zext i1 %and_ln231_375" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3540 'zext' 'zext_ln231_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3541 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_151 = add i24 %sum1_150, i24 %zext_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3541 'add' 'sum1_151' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_1340 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_151, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3542 'bitselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_376)   --->   "%xor_ln231_375 = xor i1 %tmp_1340, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3543 'xor' 'xor_ln231_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3544 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_376 = and i1 %tmp_1339, i1 %xor_ln231_375" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3544 'and' 'and_ln231_376' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3545 [1/1] (0.28ns)   --->   "%xor_ln231_376 = xor i1 %tmp_1336, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3545 'xor' 'xor_ln231_376' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_377)   --->   "%select_ln231_300 = select i1 %and_ln231_376, i1 %tmp_1336, i1 %xor_ln231_376" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3546 'select' 'select_ln231_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_379)   --->   "%select_ln231_301 = select i1 %and_ln231_376, i1 %xor_ln231_376, i1 %tmp_1336" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3547 'select' 'select_ln231_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_379)   --->   "%xor_ln231_377 = xor i1 %tmp_1339, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3548 'xor' 'xor_ln231_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_379)   --->   "%or_ln231_301 = or i1 %tmp_1340, i1 %xor_ln231_377" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3549 'or' 'or_ln231_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_377)   --->   "%xor_ln231_378 = xor i1 %select_ln231_300, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3550 'xor' 'xor_ln231_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_377)   --->   "%or_ln231_302 = or i1 %tmp_1340, i1 %xor_ln231_378" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3551 'or' 'or_ln231_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3552 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_377 = and i1 %or_ln231_302, i1 %xor_ln231_376" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3552 'and' 'and_ln231_377' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_379)   --->   "%and_ln231_378 = and i1 %tmp_1340, i1 %select_ln231_301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3553 'and' 'and_ln231_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3554 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_379 = xor i1 %and_ln231_378, i1 %or_ln231_301" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3554 'xor' 'xor_ln231_379' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_303)   --->   "%and_ln231_379 = and i1 %xor_ln231_379, i1 %tmp_1336" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3555 'and' 'and_ln231_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_303)   --->   "%or_ln231_303 = or i1 %and_ln231_377, i1 %and_ln231_379" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3556 'or' 'or_ln231_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_303)   --->   "%select_ln231_302 = select i1 %and_ln231_377, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3557 'select' 'select_ln231_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3558 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_303 = select i1 %or_ln231_303, i24 %select_ln231_302, i24 %sum1_151" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3558 'select' 'select_ln231_303' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3559 [1/1] (0.00ns)   --->   "%shl_ln231_74 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_303, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3559 'bitconcatenate' 'shl_ln231_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln231_227 = sext i34 %shl_ln231_74" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3560 'sext' 'sext_ln231_227' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln231_228 = sext i32 %mul_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3561 'sext' 'sext_ln231_228' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln231_316 = sext i32 %mul_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3562 'sext' 'sext_ln231_316' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3563 [1/1] (1.02ns)   --->   "%add_ln231_150 = add i35 %sext_ln231_227, i35 %sext_ln231_228" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3563 'add' 'add_ln231_150' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3564 [1/1] (1.02ns)   --->   "%add_ln231_231 = add i34 %shl_ln231_74, i34 %sext_ln231_316" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3564 'add' 'add_ln231_231' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3565 [1/1] (0.00ns)   --->   "%tmp_1341 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_150, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3565 'bitselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%sum1_152 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_231, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3566 'partselect' 'sum1_152' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_231, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3567 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%tmp_1343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_76, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3568 'bitselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3569 [1/1] (0.00ns)   --->   "%tmp_1344 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_231, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3569 'bitselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%or_ln231_304 = or i1 %tmp_1342, i1 %icmp_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3570 'or' 'or_ln231_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%and_ln231_380 = and i1 %or_ln231_304, i1 %tmp_1343" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3571 'and' 'and_ln231_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node sum1_153)   --->   "%zext_ln231_76 = zext i1 %and_ln231_380" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3572 'zext' 'zext_ln231_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3573 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_153 = add i24 %sum1_152, i24 %zext_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3573 'add' 'sum1_153' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3574 [1/1] (0.00ns)   --->   "%tmp_1345 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_153, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3574 'bitselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_381)   --->   "%xor_ln231_380 = xor i1 %tmp_1345, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3575 'xor' 'xor_ln231_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3576 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_381 = and i1 %tmp_1344, i1 %xor_ln231_380" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3576 'and' 'and_ln231_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3577 [1/1] (0.28ns)   --->   "%xor_ln231_381 = xor i1 %tmp_1341, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3577 'xor' 'xor_ln231_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_382)   --->   "%select_ln231_304 = select i1 %and_ln231_381, i1 %tmp_1341, i1 %xor_ln231_381" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3578 'select' 'select_ln231_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_384)   --->   "%select_ln231_305 = select i1 %and_ln231_381, i1 %xor_ln231_381, i1 %tmp_1341" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3579 'select' 'select_ln231_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_384)   --->   "%xor_ln231_382 = xor i1 %tmp_1344, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3580 'xor' 'xor_ln231_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_384)   --->   "%or_ln231_305 = or i1 %tmp_1345, i1 %xor_ln231_382" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3581 'or' 'or_ln231_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_382)   --->   "%xor_ln231_383 = xor i1 %select_ln231_304, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3582 'xor' 'xor_ln231_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_382)   --->   "%or_ln231_306 = or i1 %tmp_1345, i1 %xor_ln231_383" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3583 'or' 'or_ln231_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_382 = and i1 %or_ln231_306, i1 %xor_ln231_381" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3584 'and' 'and_ln231_382' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_384)   --->   "%and_ln231_383 = and i1 %tmp_1345, i1 %select_ln231_305" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3585 'and' 'and_ln231_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3586 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_384 = xor i1 %and_ln231_383, i1 %or_ln231_305" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3586 'xor' 'xor_ln231_384' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_307)   --->   "%and_ln231_384 = and i1 %xor_ln231_384, i1 %tmp_1341" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3587 'and' 'and_ln231_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_307)   --->   "%or_ln231_307 = or i1 %and_ln231_382, i1 %and_ln231_384" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3588 'or' 'or_ln231_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_307)   --->   "%select_ln231_306 = select i1 %and_ln231_382, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3589 'select' 'select_ln231_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3590 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_307 = select i1 %or_ln231_307, i24 %select_ln231_306, i24 %sum1_153" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3590 'select' 'select_ln231_307' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3591 [1/1] (0.00ns)   --->   "%shl_ln231_75 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_307, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3591 'bitconcatenate' 'shl_ln231_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln231_230 = sext i34 %shl_ln231_75" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3592 'sext' 'sext_ln231_230' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln231_231 = sext i32 %mul_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3593 'sext' 'sext_ln231_231' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln231_317 = sext i32 %mul_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3594 'sext' 'sext_ln231_317' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3595 [1/1] (1.02ns)   --->   "%add_ln231_152 = add i35 %sext_ln231_230, i35 %sext_ln231_231" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3595 'add' 'add_ln231_152' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3596 [1/1] (1.02ns)   --->   "%add_ln231_233 = add i34 %shl_ln231_75, i34 %sext_ln231_317" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3596 'add' 'add_ln231_233' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3597 [1/1] (0.00ns)   --->   "%tmp_1346 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_152, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3597 'bitselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%sum1_154 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_233, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3598 'partselect' 'sum1_154' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%tmp_1347 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_233, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3599 'bitselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%tmp_1348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_77, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3600 'bitselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3601 [1/1] (0.00ns)   --->   "%tmp_1349 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_233, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3601 'bitselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%or_ln231_308 = or i1 %tmp_1347, i1 %icmp_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3602 'or' 'or_ln231_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%and_ln231_385 = and i1 %or_ln231_308, i1 %tmp_1348" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3603 'and' 'and_ln231_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node sum1_155)   --->   "%zext_ln231_77 = zext i1 %and_ln231_385" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3604 'zext' 'zext_ln231_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3605 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_155 = add i24 %sum1_154, i24 %zext_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3605 'add' 'sum1_155' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_1350 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_155, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3606 'bitselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.59>
ST_35 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_386)   --->   "%xor_ln231_385 = xor i1 %tmp_1350, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3607 'xor' 'xor_ln231_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3608 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_386 = and i1 %tmp_1349, i1 %xor_ln231_385" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3608 'and' 'and_ln231_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3609 [1/1] (0.28ns)   --->   "%xor_ln231_386 = xor i1 %tmp_1346, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3609 'xor' 'xor_ln231_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_387)   --->   "%select_ln231_308 = select i1 %and_ln231_386, i1 %tmp_1346, i1 %xor_ln231_386" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3610 'select' 'select_ln231_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_389)   --->   "%select_ln231_309 = select i1 %and_ln231_386, i1 %xor_ln231_386, i1 %tmp_1346" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3611 'select' 'select_ln231_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_389)   --->   "%xor_ln231_387 = xor i1 %tmp_1349, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3612 'xor' 'xor_ln231_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_389)   --->   "%or_ln231_309 = or i1 %tmp_1350, i1 %xor_ln231_387" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3613 'or' 'or_ln231_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_387)   --->   "%xor_ln231_388 = xor i1 %select_ln231_308, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3614 'xor' 'xor_ln231_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_387)   --->   "%or_ln231_310 = or i1 %tmp_1350, i1 %xor_ln231_388" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3615 'or' 'or_ln231_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3616 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_387 = and i1 %or_ln231_310, i1 %xor_ln231_386" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3616 'and' 'and_ln231_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_389)   --->   "%and_ln231_388 = and i1 %tmp_1350, i1 %select_ln231_309" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3617 'and' 'and_ln231_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3618 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_389 = xor i1 %and_ln231_388, i1 %or_ln231_309" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3618 'xor' 'xor_ln231_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_311)   --->   "%and_ln231_389 = and i1 %xor_ln231_389, i1 %tmp_1346" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3619 'and' 'and_ln231_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_311)   --->   "%or_ln231_311 = or i1 %and_ln231_387, i1 %and_ln231_389" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3620 'or' 'or_ln231_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_311)   --->   "%select_ln231_310 = select i1 %and_ln231_387, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3621 'select' 'select_ln231_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3622 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_311 = select i1 %or_ln231_311, i24 %select_ln231_310, i24 %sum1_155" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3622 'select' 'select_ln231_311' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3623 [1/1] (0.00ns)   --->   "%shl_ln231_76 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_311, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3623 'bitconcatenate' 'shl_ln231_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln231_233 = sext i34 %shl_ln231_76" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3624 'sext' 'sext_ln231_233' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln231_234 = sext i32 %mul_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3625 'sext' 'sext_ln231_234' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln231_318 = sext i32 %mul_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3626 'sext' 'sext_ln231_318' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3627 [1/1] (1.02ns)   --->   "%add_ln231_154 = add i35 %sext_ln231_233, i35 %sext_ln231_234" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3627 'add' 'add_ln231_154' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3628 [1/1] (1.02ns)   --->   "%add_ln231_235 = add i34 %shl_ln231_76, i34 %sext_ln231_318" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3628 'add' 'add_ln231_235' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_1351 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_154, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3629 'bitselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%sum1_156 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_235, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3630 'partselect' 'sum1_156' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%tmp_1352 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_235, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3631 'bitselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%tmp_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_78, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3632 'bitselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3633 [1/1] (0.00ns)   --->   "%tmp_1354 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_235, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3633 'bitselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%or_ln231_312 = or i1 %tmp_1352, i1 %icmp_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3634 'or' 'or_ln231_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%and_ln231_390 = and i1 %or_ln231_312, i1 %tmp_1353" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3635 'and' 'and_ln231_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node sum1_157)   --->   "%zext_ln231_78 = zext i1 %and_ln231_390" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3636 'zext' 'zext_ln231_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3637 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_157 = add i24 %sum1_156, i24 %zext_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3637 'add' 'sum1_157' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_1355 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_157, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3638 'bitselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_391)   --->   "%xor_ln231_390 = xor i1 %tmp_1355, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3639 'xor' 'xor_ln231_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3640 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_391 = and i1 %tmp_1354, i1 %xor_ln231_390" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3640 'and' 'and_ln231_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3641 [1/1] (0.28ns)   --->   "%xor_ln231_391 = xor i1 %tmp_1351, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3641 'xor' 'xor_ln231_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_392)   --->   "%select_ln231_312 = select i1 %and_ln231_391, i1 %tmp_1351, i1 %xor_ln231_391" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3642 'select' 'select_ln231_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_394)   --->   "%select_ln231_313 = select i1 %and_ln231_391, i1 %xor_ln231_391, i1 %tmp_1351" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3643 'select' 'select_ln231_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_394)   --->   "%xor_ln231_392 = xor i1 %tmp_1354, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3644 'xor' 'xor_ln231_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_394)   --->   "%or_ln231_313 = or i1 %tmp_1355, i1 %xor_ln231_392" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3645 'or' 'or_ln231_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_392)   --->   "%xor_ln231_393 = xor i1 %select_ln231_312, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3646 'xor' 'xor_ln231_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_392)   --->   "%or_ln231_314 = or i1 %tmp_1355, i1 %xor_ln231_393" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3647 'or' 'or_ln231_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3648 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_392 = and i1 %or_ln231_314, i1 %xor_ln231_391" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3648 'and' 'and_ln231_392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_394)   --->   "%and_ln231_393 = and i1 %tmp_1355, i1 %select_ln231_313" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3649 'and' 'and_ln231_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3650 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_394 = xor i1 %and_ln231_393, i1 %or_ln231_313" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3650 'xor' 'xor_ln231_394' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_315)   --->   "%and_ln231_394 = and i1 %xor_ln231_394, i1 %tmp_1351" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3651 'and' 'and_ln231_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_315)   --->   "%or_ln231_315 = or i1 %and_ln231_392, i1 %and_ln231_394" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3652 'or' 'or_ln231_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_315)   --->   "%select_ln231_314 = select i1 %and_ln231_392, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3653 'select' 'select_ln231_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3654 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_315 = select i1 %or_ln231_315, i24 %select_ln231_314, i24 %sum1_157" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3654 'select' 'select_ln231_315' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3655 [1/1] (0.00ns)   --->   "%shl_ln231_77 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_315, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3655 'bitconcatenate' 'shl_ln231_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln231_236 = sext i34 %shl_ln231_77" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3656 'sext' 'sext_ln231_236' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln231_237 = sext i32 %mul_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3657 'sext' 'sext_ln231_237' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln231_319 = sext i32 %mul_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3658 'sext' 'sext_ln231_319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3659 [1/1] (1.02ns)   --->   "%add_ln231_156 = add i35 %sext_ln231_236, i35 %sext_ln231_237" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3659 'add' 'add_ln231_156' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3660 [1/1] (1.02ns)   --->   "%add_ln231_237 = add i34 %shl_ln231_77, i34 %sext_ln231_319" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3660 'add' 'add_ln231_237' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3661 [1/1] (0.00ns)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_156, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3661 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%sum1_158 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_237, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3662 'partselect' 'sum1_158' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%tmp_1357 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_237, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3663 'bitselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_79, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3664 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_1359 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_237, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3665 'bitselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%or_ln231_316 = or i1 %tmp_1357, i1 %icmp_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3666 'or' 'or_ln231_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%and_ln231_395 = and i1 %or_ln231_316, i1 %tmp_1358" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3667 'and' 'and_ln231_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node sum1_159)   --->   "%zext_ln231_79 = zext i1 %and_ln231_395" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3668 'zext' 'zext_ln231_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3669 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_159 = add i24 %sum1_158, i24 %zext_ln231_79" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3669 'add' 'sum1_159' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3670 [1/1] (0.00ns)   --->   "%tmp_1360 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_159, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3670 'bitselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_396)   --->   "%xor_ln231_395 = xor i1 %tmp_1360, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3671 'xor' 'xor_ln231_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3672 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_396 = and i1 %tmp_1359, i1 %xor_ln231_395" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3672 'and' 'and_ln231_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3673 [1/1] (0.28ns)   --->   "%xor_ln231_396 = xor i1 %tmp_1356, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3673 'xor' 'xor_ln231_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_397)   --->   "%select_ln231_316 = select i1 %and_ln231_396, i1 %tmp_1356, i1 %xor_ln231_396" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3674 'select' 'select_ln231_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_399)   --->   "%select_ln231_317 = select i1 %and_ln231_396, i1 %xor_ln231_396, i1 %tmp_1356" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3675 'select' 'select_ln231_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_399)   --->   "%xor_ln231_397 = xor i1 %tmp_1359, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3676 'xor' 'xor_ln231_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_399)   --->   "%or_ln231_317 = or i1 %tmp_1360, i1 %xor_ln231_397" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3677 'or' 'or_ln231_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_397)   --->   "%xor_ln231_398 = xor i1 %select_ln231_316, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3678 'xor' 'xor_ln231_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_397)   --->   "%or_ln231_318 = or i1 %tmp_1360, i1 %xor_ln231_398" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3679 'or' 'or_ln231_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3680 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_397 = and i1 %or_ln231_318, i1 %xor_ln231_396" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3680 'and' 'and_ln231_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_399)   --->   "%and_ln231_398 = and i1 %tmp_1360, i1 %select_ln231_317" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3681 'and' 'and_ln231_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3682 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_399 = xor i1 %and_ln231_398, i1 %or_ln231_317" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3682 'xor' 'xor_ln231_399' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_319)   --->   "%and_ln231_399 = and i1 %xor_ln231_399, i1 %tmp_1356" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3683 'and' 'and_ln231_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_319)   --->   "%or_ln231_319 = or i1 %and_ln231_397, i1 %and_ln231_399" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3684 'or' 'or_ln231_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_319)   --->   "%select_ln231_318 = select i1 %and_ln231_397, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3685 'select' 'select_ln231_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3686 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln231_319 = select i1 %or_ln231_319, i24 %select_ln231_318, i24 %sum1_159" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3686 'select' 'select_ln231_319' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.27>
ST_36 : Operation 3687 [1/1] (0.00ns)   --->   "%shl_ln231_78 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %select_ln231_319, i10 0" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3687 'bitconcatenate' 'shl_ln231_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln231_239 = sext i34 %shl_ln231_78" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3688 'sext' 'sext_ln231_239' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln231_240 = sext i32 %mul_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3689 'sext' 'sext_ln231_240' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln231_320 = sext i32 %mul_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3690 'sext' 'sext_ln231_320' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3691 [1/1] (1.02ns)   --->   "%add_ln231_158 = add i35 %sext_ln231_239, i35 %sext_ln231_240" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3691 'add' 'add_ln231_158' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3692 [1/1] (1.02ns)   --->   "%add_ln231_239 = add i34 %shl_ln231_78, i34 %sext_ln231_320" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3692 'add' 'add_ln231_239' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3693 [1/1] (0.00ns)   --->   "%tmp_1361 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %add_ln231_158, i32 34" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3693 'bitselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%sum1_160 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %add_ln231_239, i32 10, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3694 'partselect' 'sum1_160' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%tmp_1362 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_239, i32 10" [src/srcnn.cpp:224->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3695 'bitselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln231_80, i32 9" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3696 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln231_239, i32 33" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3697 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%or_ln231_320 = or i1 %tmp_1362, i1 %icmp_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3698 'or' 'or_ln231_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%and_ln231_400 = and i1 %or_ln231_320, i1 %tmp_1363" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3699 'and' 'and_ln231_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node sum1_161)   --->   "%zext_ln231_80 = zext i1 %and_ln231_400" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3700 'zext' 'zext_ln231_80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3701 [1/1] (0.93ns) (out node of the LUT)   --->   "%sum1_161 = add i24 %sum1_160, i24 %zext_ln231_80" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3701 'add' 'sum1_161' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3702 [1/1] (0.00ns)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum1_161, i32 23" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3702 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_401)   --->   "%xor_ln231_400 = xor i1 %tmp_1365, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3703 'xor' 'xor_ln231_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3704 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_401 = and i1 %tmp_1364, i1 %xor_ln231_400" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3704 'and' 'and_ln231_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3705 [1/1] (0.28ns)   --->   "%xor_ln231_401 = xor i1 %tmp_1361, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3705 'xor' 'xor_ln231_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_402)   --->   "%select_ln231_320 = select i1 %and_ln231_401, i1 %tmp_1361, i1 %xor_ln231_401" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3706 'select' 'select_ln231_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_404)   --->   "%select_ln231_321 = select i1 %and_ln231_401, i1 %xor_ln231_401, i1 %tmp_1361" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3707 'select' 'select_ln231_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_404)   --->   "%xor_ln231_402 = xor i1 %tmp_1364, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3708 'xor' 'xor_ln231_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_404)   --->   "%or_ln231_321 = or i1 %tmp_1365, i1 %xor_ln231_402" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3709 'or' 'or_ln231_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_402)   --->   "%xor_ln231_403 = xor i1 %select_ln231_320, i1 1" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3710 'xor' 'xor_ln231_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_402)   --->   "%or_ln231_322 = or i1 %tmp_1365, i1 %xor_ln231_403" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3711 'or' 'or_ln231_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3712 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln231_402 = and i1 %or_ln231_322, i1 %xor_ln231_401" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3712 'and' 'and_ln231_402' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln231_404)   --->   "%and_ln231_403 = and i1 %tmp_1365, i1 %select_ln231_321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3713 'and' 'and_ln231_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3714 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln231_404 = xor i1 %and_ln231_403, i1 %or_ln231_321" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3714 'xor' 'xor_ln231_404' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node sum1_162)   --->   "%and_ln231_404 = and i1 %xor_ln231_404, i1 %tmp_1361" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3715 'and' 'and_ln231_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node sum1_162)   --->   "%select_ln231_322 = select i1 %and_ln231_402, i24 8388607, i24 8388608" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3716 'select' 'select_ln231_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node sum1_162)   --->   "%or_ln231_323 = or i1 %and_ln231_402, i1 %and_ln231_404" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3717 'or' 'or_ln231_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3718 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum1_162 = select i1 %or_ln231_323, i24 %select_ln231_322, i24 %sum1_161" [src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3718 'select' 'sum1_162' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3719 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_432_i, i4 0" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3719 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i20 %shl_ln3" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3720 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln235_1 = sext i24 %sum1_162" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3721 'sext' 'sext_ln235_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln235_2 = sext i20 %shl_ln3" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3722 'sext' 'sext_ln235_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3723 [1/1] (0.93ns)   --->   "%add_ln235 = add i25 %sext_ln235_1, i25 %sext_ln235" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3723 'add' 'add_ln235' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3724 [1/1] (0.00ns)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln235, i32 24" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3724 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3725 [1/1] (0.93ns)   --->   "%acc1_sum = add i24 %sum1_162, i24 %sext_ln235_2" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3725 'add' 'acc1_sum' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3726 [1/1] (0.00ns)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc1_sum, i32 23" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3726 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node acc1_sum_1)   --->   "%xor_ln235 = xor i1 %tmp_1366, i1 1" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3727 'xor' 'xor_ln235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node acc1_sum_1)   --->   "%and_ln235 = and i1 %tmp_1367, i1 %xor_ln235" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3728 'and' 'and_ln235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node acc1_sum_1)   --->   "%xor_ln235_1 = xor i1 %tmp_1366, i1 %tmp_1367" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3729 'xor' 'xor_ln235_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node acc1_sum_1)   --->   "%select_ln235 = select i1 %and_ln235, i24 8388607, i24 8388608" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3730 'select' 'select_ln235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3731 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc1_sum_1 = select i1 %xor_ln235_1, i24 %select_ln235, i24 %acc1_sum" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3731 'select' 'acc1_sum_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3732 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i24 %acc1_sum_1" [src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3732 'trunc' 'trunc_ln235' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3733 [1/1] (0.00ns)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc1_sum_1, i32 23" [src/srcnn.cpp:236->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3733 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3734 [1/1] (0.33ns)   --->   "%acc1_sum_2 = select i1 %tmp_1368, i23 0, i23 %trunc_ln235" [src/srcnn.cpp:236->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3734 'select' 'acc1_sum_2' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3735 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i23 %acc1_sum_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3735 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3736 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3737 [1/1] (2.83ns)   --->   "%mul_ln242 = mul i39 %zext_ln242, i39 %sext_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3737 'mul' 'mul_ln242' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3738 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i39 %mul_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3738 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln242_3 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3739 'sext' 'sext_ln242_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3740 [1/1] (2.83ns)   --->   "%mul_ln242_1 = mul i39 %zext_ln242, i39 %sext_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3740 'mul' 'mul_ln242_1' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3741 [1/1] (0.00ns)   --->   "%trunc_ln242_2 = trunc i39 %mul_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3741 'trunc' 'trunc_ln242_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln242_6 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3742 'sext' 'sext_ln242_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3743 [1/1] (2.83ns)   --->   "%mul_ln242_2 = mul i39 %zext_ln242, i39 %sext_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3743 'mul' 'mul_ln242_2' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3744 [1/1] (0.00ns)   --->   "%trunc_ln242_3 = trunc i39 %mul_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3744 'trunc' 'trunc_ln242_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln242_9 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3745 'sext' 'sext_ln242_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3746 [1/1] (2.83ns)   --->   "%mul_ln242_3 = mul i39 %zext_ln242, i39 %sext_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3746 'mul' 'mul_ln242_3' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3747 [1/1] (0.00ns)   --->   "%trunc_ln242_5 = trunc i39 %mul_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3747 'trunc' 'trunc_ln242_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln242_12 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3748 'sext' 'sext_ln242_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3749 [1/1] (2.83ns)   --->   "%mul_ln242_4 = mul i39 %zext_ln242, i39 %sext_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3749 'mul' 'mul_ln242_4' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3750 [1/1] (0.00ns)   --->   "%trunc_ln242_8 = trunc i39 %mul_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3750 'trunc' 'trunc_ln242_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln242_15 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3751 'sext' 'sext_ln242_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3752 [1/1] (2.83ns)   --->   "%mul_ln242_5 = mul i39 %zext_ln242, i39 %sext_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3752 'mul' 'mul_ln242_5' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3753 [1/1] (0.00ns)   --->   "%trunc_ln242_10 = trunc i39 %mul_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3753 'trunc' 'trunc_ln242_10' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 6.13>
ST_37 : Operation 3754 [1/1] (0.00ns)   --->   "%p_load1234 = load i24 %empty" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3754 'load' 'p_load1234' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3755 [1/1] (0.00ns)   --->   "%p_load1232 = load i24 %empty_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3755 'load' 'p_load1232' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3756 [1/1] (0.00ns)   --->   "%p_load1230 = load i24 %empty_106" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3756 'load' 'p_load1230' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3757 [1/1] (0.00ns)   --->   "%p_load1228 = load i24 %empty_107" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3757 'load' 'p_load1228' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3758 [1/1] (0.00ns)   --->   "%p_load1226 = load i24 %empty_108" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3758 'load' 'p_load1226' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3759 [1/1] (0.00ns)   --->   "%p_load1224 = load i24 %empty_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3759 'load' 'p_load1224' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3760 [1/1] (0.00ns)   --->   "%p_load1222 = load i24 %empty_110" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3760 'load' 'p_load1222' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3761 [1/1] (0.00ns)   --->   "%p_load1220 = load i24 %empty_111" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3761 'load' 'p_load1220' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3762 [1/1] (0.00ns)   --->   "%p_load1218 = load i24 %empty_112" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3762 'load' 'p_load1218' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3763 [1/1] (0.00ns)   --->   "%p_load1216 = load i24 %empty_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3763 'load' 'p_load1216' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3764 [1/1] (0.00ns)   --->   "%p_load1214 = load i24 %empty_114" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3764 'load' 'p_load1214' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3765 [1/1] (0.00ns)   --->   "%p_load1212 = load i24 %empty_115" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3765 'load' 'p_load1212' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3766 [1/1] (0.00ns)   --->   "%p_load1210 = load i24 %empty_116" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3766 'load' 'p_load1210' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3767 [1/1] (0.00ns)   --->   "%p_load1208 = load i24 %empty_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3767 'load' 'p_load1208' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3768 [1/1] (0.00ns)   --->   "%p_load1206 = load i24 %empty_118" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3768 'load' 'p_load1206' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3769 [1/1] (0.00ns)   --->   "%p_load1204 = load i24 %empty_119" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3769 'load' 'p_load1204' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3770 [1/1] (0.00ns)   --->   "%p_load1202 = load i24 %empty_120" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3770 'load' 'p_load1202' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3771 [1/1] (0.00ns)   --->   "%p_load1200 = load i24 %empty_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3771 'load' 'p_load1200' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3772 [1/1] (0.00ns)   --->   "%p_load1198 = load i24 %empty_122" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3772 'load' 'p_load1198' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3773 [1/1] (0.00ns)   --->   "%p_load1196 = load i24 %empty_123" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3773 'load' 'p_load1196' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3774 [1/1] (0.00ns)   --->   "%p_load1194 = load i24 %empty_124" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3774 'load' 'p_load1194' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3775 [1/1] (0.00ns)   --->   "%p_load1192 = load i24 %empty_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3775 'load' 'p_load1192' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3776 [1/1] (0.00ns)   --->   "%p_load1190 = load i24 %empty_126" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3776 'load' 'p_load1190' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3777 [1/1] (0.00ns)   --->   "%p_load1188 = load i24 %empty_127" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3777 'load' 'p_load1188' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3778 [1/1] (0.00ns)   --->   "%p_load1186 = load i24 %empty_128" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3778 'load' 'p_load1186' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3779 [1/1] (0.00ns)   --->   "%p_load1184 = load i24 %empty_129" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3779 'load' 'p_load1184' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3780 [1/1] (0.00ns)   --->   "%p_load1182 = load i24 %empty_130" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3780 'load' 'p_load1182' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3781 [1/1] (0.00ns)   --->   "%p_load1180 = load i24 %empty_131" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3781 'load' 'p_load1180' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3782 [1/1] (0.00ns)   --->   "%p_load1178 = load i24 %empty_132" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3782 'load' 'p_load1178' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3783 [1/1] (0.00ns)   --->   "%p_load1176 = load i24 %empty_133" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3783 'load' 'p_load1176' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3784 [1/1] (0.00ns)   --->   "%p_load1174 = load i24 %empty_134" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3784 'load' 'p_load1174' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3785 [1/1] (0.00ns)   --->   "%p_load1172 = load i24 %empty_135" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3785 'load' 'p_load1172' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3786 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:220->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3786 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3787 [1/1] (0.00ns)   --->   "%speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3787 'speclooptripcount' 'speclooptripcount_ln219' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3788 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3788 'specloopname' 'specloopname_ln219' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3789 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1234, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3789 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln242_1 = sext i41 %shl_ln4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3790 'sext' 'sext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln242_2 = sext i39 %mul_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3791 'sext' 'sext_ln242_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln242_96 = sext i39 %mul_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3792 'sext' 'sext_ln242_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3793 [1/1] (1.04ns)   --->   "%add_ln242 = add i42 %sext_ln242_1, i42 %sext_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3793 'add' 'add_ln242' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3794 [1/1] (1.04ns)   --->   "%add_ln242_64 = add i41 %shl_ln4, i41 %sext_ln242_96" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3794 'add' 'add_ln242_64' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3795 [1/1] (0.00ns)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3795 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%trunc_ln242_1 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_64, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3796 'partselect' 'trunc_ln242_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_64, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3797 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3798 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3799 [1/1] (0.85ns)   --->   "%icmp_ln242 = icmp_ne  i16 %trunc_ln242, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3799 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_64, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3800 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%or_ln242 = or i1 %tmp_1370, i1 %icmp_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3801 'or' 'or_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%and_ln242 = and i1 %or_ln242, i1 %tmp_1371" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3802 'and' 'and_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_1)   --->   "%zext_ln242_1 = zext i1 %and_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3803 'zext' 'zext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3804 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_1 = add i24 %trunc_ln242_1, i24 %zext_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3804 'add' 'add_ln242_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_1, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3805 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_1)   --->   "%xor_ln242 = xor i1 %tmp_1373, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3806 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3807 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_1 = and i1 %tmp_1372, i1 %xor_ln242" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3807 'and' 'and_ln242_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3808 [1/1] (0.28ns)   --->   "%xor_ln242_1 = xor i1 %tmp_1369, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3808 'xor' 'xor_ln242_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_2)   --->   "%select_ln242 = select i1 %and_ln242_1, i1 %tmp_1369, i1 %xor_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3809 'select' 'select_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_4)   --->   "%select_ln242_1 = select i1 %and_ln242_1, i1 %xor_ln242_1, i1 %tmp_1369" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3810 'select' 'select_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_4)   --->   "%xor_ln242_2 = xor i1 %tmp_1372, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3811 'xor' 'xor_ln242_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_4)   --->   "%or_ln242_1 = or i1 %tmp_1373, i1 %xor_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3812 'or' 'or_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_2)   --->   "%xor_ln242_3 = xor i1 %select_ln242, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3813 'xor' 'xor_ln242_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_2)   --->   "%or_ln242_2 = or i1 %tmp_1373, i1 %xor_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3814 'or' 'or_ln242_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3815 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_2 = and i1 %or_ln242_2, i1 %xor_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3815 'and' 'and_ln242_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_4)   --->   "%and_ln242_3 = and i1 %tmp_1373, i1 %select_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3816 'and' 'and_ln242_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3817 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_4 = xor i1 %and_ln242_3, i1 %or_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3817 'xor' 'xor_ln242_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%and_ln242_4 = and i1 %xor_ln242_4, i1 %tmp_1369" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3818 'and' 'and_ln242_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%select_ln242_2 = select i1 %and_ln242_2, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3819 'select' 'select_ln242_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%or_ln242_3 = or i1 %and_ln242_2, i1 %and_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3820 'or' 'or_ln242_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3821 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_3 = select i1 %or_ln242_3, i24 %select_ln242_2, i24 %add_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3821 'select' 'select_ln242_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3822 [1/1] (0.00ns)   --->   "%shl_ln242_1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1232, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3822 'bitconcatenate' 'shl_ln242_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln242_4 = sext i41 %shl_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3823 'sext' 'sext_ln242_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln242_5 = sext i39 %mul_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3824 'sext' 'sext_ln242_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln242_97 = sext i39 %mul_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3825 'sext' 'sext_ln242_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3826 [1/1] (1.04ns)   --->   "%add_ln242_2 = add i42 %sext_ln242_4, i42 %sext_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3826 'add' 'add_ln242_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3827 [1/1] (1.04ns)   --->   "%add_ln242_65 = add i41 %shl_ln242_1, i41 %sext_ln242_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3827 'add' 'add_ln242_65' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3828 [1/1] (0.00ns)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_2, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3828 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%trunc_ln242_4 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_65, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3829 'partselect' 'trunc_ln242_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_65, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3830 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_1, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3831 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3832 [1/1] (0.85ns)   --->   "%icmp_ln242_1 = icmp_ne  i16 %trunc_ln242_2, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3832 'icmp' 'icmp_ln242_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3833 [1/1] (0.00ns)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_65, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3833 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%or_ln242_4 = or i1 %tmp_1375, i1 %icmp_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3834 'or' 'or_ln242_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%and_ln242_5 = and i1 %or_ln242_4, i1 %tmp_1376" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3835 'and' 'and_ln242_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_3)   --->   "%zext_ln242_2 = zext i1 %and_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3836 'zext' 'zext_ln242_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3837 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_3 = add i24 %trunc_ln242_4, i24 %zext_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3837 'add' 'add_ln242_3' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_3, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3838 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_6)   --->   "%xor_ln242_5 = xor i1 %tmp_1378, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3839 'xor' 'xor_ln242_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3840 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_6 = and i1 %tmp_1377, i1 %xor_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3840 'and' 'and_ln242_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3841 [1/1] (0.28ns)   --->   "%xor_ln242_6 = xor i1 %tmp_1374, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3841 'xor' 'xor_ln242_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_7)   --->   "%select_ln242_4 = select i1 %and_ln242_6, i1 %tmp_1374, i1 %xor_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3842 'select' 'select_ln242_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_9)   --->   "%select_ln242_5 = select i1 %and_ln242_6, i1 %xor_ln242_6, i1 %tmp_1374" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3843 'select' 'select_ln242_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_9)   --->   "%xor_ln242_7 = xor i1 %tmp_1377, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3844 'xor' 'xor_ln242_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_9)   --->   "%or_ln242_5 = or i1 %tmp_1378, i1 %xor_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3845 'or' 'or_ln242_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_7)   --->   "%xor_ln242_8 = xor i1 %select_ln242_4, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3846 'xor' 'xor_ln242_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_7)   --->   "%or_ln242_6 = or i1 %tmp_1378, i1 %xor_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3847 'or' 'or_ln242_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3848 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_7 = and i1 %or_ln242_6, i1 %xor_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3848 'and' 'and_ln242_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_9)   --->   "%and_ln242_8 = and i1 %tmp_1378, i1 %select_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3849 'and' 'and_ln242_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3850 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_9 = xor i1 %and_ln242_8, i1 %or_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3850 'xor' 'xor_ln242_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_7)   --->   "%and_ln242_9 = and i1 %xor_ln242_9, i1 %tmp_1374" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3851 'and' 'and_ln242_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_7)   --->   "%select_ln242_6 = select i1 %and_ln242_7, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3852 'select' 'select_ln242_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_7)   --->   "%or_ln242_7 = or i1 %and_ln242_7, i1 %and_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3853 'or' 'or_ln242_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3854 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_7 = select i1 %or_ln242_7, i24 %select_ln242_6, i24 %add_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3854 'select' 'select_ln242_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3855 [1/1] (0.00ns)   --->   "%shl_ln242_2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1230, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3855 'bitconcatenate' 'shl_ln242_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln242_7 = sext i41 %shl_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3856 'sext' 'sext_ln242_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln242_8 = sext i39 %mul_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3857 'sext' 'sext_ln242_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln242_98 = sext i39 %mul_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3858 'sext' 'sext_ln242_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3859 [1/1] (1.04ns)   --->   "%add_ln242_4 = add i42 %sext_ln242_7, i42 %sext_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3859 'add' 'add_ln242_4' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3860 [1/1] (1.04ns)   --->   "%add_ln242_66 = add i41 %shl_ln242_2, i41 %sext_ln242_98" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3860 'add' 'add_ln242_66' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3861 [1/1] (0.00ns)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_4, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3861 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%trunc_ln242_7 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_66, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3862 'partselect' 'trunc_ln242_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_66, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3863 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_2, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3864 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3865 [1/1] (0.85ns)   --->   "%icmp_ln242_2 = icmp_ne  i16 %trunc_ln242_3, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3865 'icmp' 'icmp_ln242_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_66, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3866 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%or_ln242_8 = or i1 %tmp_1380, i1 %icmp_ln242_2" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3867 'or' 'or_ln242_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%and_ln242_10 = and i1 %or_ln242_8, i1 %tmp_1381" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3868 'and' 'and_ln242_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_5)   --->   "%zext_ln242_3 = zext i1 %and_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3869 'zext' 'zext_ln242_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3870 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_5 = add i24 %trunc_ln242_7, i24 %zext_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3870 'add' 'add_ln242_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_5, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3871 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_11)   --->   "%xor_ln242_10 = xor i1 %tmp_1383, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3872 'xor' 'xor_ln242_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3873 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_11 = and i1 %tmp_1382, i1 %xor_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3873 'and' 'and_ln242_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3874 [1/1] (0.28ns)   --->   "%xor_ln242_11 = xor i1 %tmp_1379, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3874 'xor' 'xor_ln242_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_12)   --->   "%select_ln242_8 = select i1 %and_ln242_11, i1 %tmp_1379, i1 %xor_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3875 'select' 'select_ln242_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_14)   --->   "%select_ln242_9 = select i1 %and_ln242_11, i1 %xor_ln242_11, i1 %tmp_1379" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3876 'select' 'select_ln242_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_14)   --->   "%xor_ln242_12 = xor i1 %tmp_1382, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3877 'xor' 'xor_ln242_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_14)   --->   "%or_ln242_9 = or i1 %tmp_1383, i1 %xor_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3878 'or' 'or_ln242_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_12)   --->   "%xor_ln242_13 = xor i1 %select_ln242_8, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3879 'xor' 'xor_ln242_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_12)   --->   "%or_ln242_10 = or i1 %tmp_1383, i1 %xor_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3880 'or' 'or_ln242_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3881 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_12 = and i1 %or_ln242_10, i1 %xor_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3881 'and' 'and_ln242_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_14)   --->   "%and_ln242_13 = and i1 %tmp_1383, i1 %select_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3882 'and' 'and_ln242_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3883 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_14 = xor i1 %and_ln242_13, i1 %or_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3883 'xor' 'xor_ln242_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_11)   --->   "%and_ln242_14 = and i1 %xor_ln242_14, i1 %tmp_1379" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3884 'and' 'and_ln242_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_11)   --->   "%select_ln242_10 = select i1 %and_ln242_12, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3885 'select' 'select_ln242_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_11)   --->   "%or_ln242_11 = or i1 %and_ln242_12, i1 %and_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3886 'or' 'or_ln242_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_11 = select i1 %or_ln242_11, i24 %select_ln242_10, i24 %add_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3887 'select' 'select_ln242_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3888 [1/1] (0.00ns)   --->   "%shl_ln242_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1228, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3888 'bitconcatenate' 'shl_ln242_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln242_10 = sext i41 %shl_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3889 'sext' 'sext_ln242_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln242_11 = sext i39 %mul_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3890 'sext' 'sext_ln242_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3891 [1/1] (0.00ns)   --->   "%sext_ln242_99 = sext i39 %mul_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3891 'sext' 'sext_ln242_99' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3892 [1/1] (1.04ns)   --->   "%add_ln242_6 = add i42 %sext_ln242_10, i42 %sext_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3892 'add' 'add_ln242_6' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3893 [1/1] (1.04ns)   --->   "%add_ln242_67 = add i41 %shl_ln242_3, i41 %sext_ln242_99" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3893 'add' 'add_ln242_67' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3894 [1/1] (0.00ns)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_6, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3894 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%trunc_ln242_s = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_67, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3895 'partselect' 'trunc_ln242_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3896 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%tmp_1385 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_67, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3896 'bitselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_3, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3897 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3898 [1/1] (0.85ns)   --->   "%icmp_ln242_3 = icmp_ne  i16 %trunc_ln242_5, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3898 'icmp' 'icmp_ln242_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3899 [1/1] (0.00ns)   --->   "%tmp_1387 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_67, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3899 'bitselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%or_ln242_12 = or i1 %tmp_1385, i1 %icmp_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3900 'or' 'or_ln242_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%and_ln242_15 = and i1 %or_ln242_12, i1 %tmp_1386" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3901 'and' 'and_ln242_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_7)   --->   "%zext_ln242_4 = zext i1 %and_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3902 'zext' 'zext_ln242_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3903 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_7 = add i24 %trunc_ln242_s, i24 %zext_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3903 'add' 'add_ln242_7' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3904 [1/1] (0.00ns)   --->   "%tmp_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_7, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3904 'bitselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_16)   --->   "%xor_ln242_15 = xor i1 %tmp_1388, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3905 'xor' 'xor_ln242_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3906 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_16 = and i1 %tmp_1387, i1 %xor_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3906 'and' 'and_ln242_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3907 [1/1] (0.28ns)   --->   "%xor_ln242_16 = xor i1 %tmp_1384, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3907 'xor' 'xor_ln242_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_17)   --->   "%select_ln242_12 = select i1 %and_ln242_16, i1 %tmp_1384, i1 %xor_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3908 'select' 'select_ln242_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_19)   --->   "%select_ln242_13 = select i1 %and_ln242_16, i1 %xor_ln242_16, i1 %tmp_1384" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3909 'select' 'select_ln242_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_19)   --->   "%xor_ln242_17 = xor i1 %tmp_1387, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3910 'xor' 'xor_ln242_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_19)   --->   "%or_ln242_13 = or i1 %tmp_1388, i1 %xor_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3911 'or' 'or_ln242_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_17)   --->   "%xor_ln242_18 = xor i1 %select_ln242_12, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3912 'xor' 'xor_ln242_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_17)   --->   "%or_ln242_14 = or i1 %tmp_1388, i1 %xor_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3913 'or' 'or_ln242_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3914 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_17 = and i1 %or_ln242_14, i1 %xor_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3914 'and' 'and_ln242_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_19)   --->   "%and_ln242_18 = and i1 %tmp_1388, i1 %select_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3915 'and' 'and_ln242_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3916 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_19 = xor i1 %and_ln242_18, i1 %or_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3916 'xor' 'xor_ln242_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_15)   --->   "%and_ln242_19 = and i1 %xor_ln242_19, i1 %tmp_1384" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3917 'and' 'and_ln242_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_15)   --->   "%select_ln242_14 = select i1 %and_ln242_17, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3918 'select' 'select_ln242_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_15)   --->   "%or_ln242_15 = or i1 %and_ln242_17, i1 %and_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3919 'or' 'or_ln242_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3920 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_15 = select i1 %or_ln242_15, i24 %select_ln242_14, i24 %add_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3920 'select' 'select_ln242_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3921 [1/1] (0.00ns)   --->   "%shl_ln242_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1226, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3921 'bitconcatenate' 'shl_ln242_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln242_13 = sext i41 %shl_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3922 'sext' 'sext_ln242_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln242_14 = sext i39 %mul_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3923 'sext' 'sext_ln242_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln242_100 = sext i39 %mul_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3924 'sext' 'sext_ln242_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3925 [1/1] (1.04ns)   --->   "%add_ln242_8 = add i42 %sext_ln242_13, i42 %sext_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3925 'add' 'add_ln242_8' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3926 [1/1] (1.04ns)   --->   "%add_ln242_68 = add i41 %shl_ln242_4, i41 %sext_ln242_100" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3926 'add' 'add_ln242_68' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3927 [1/1] (0.00ns)   --->   "%tmp_1389 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_8, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3927 'bitselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%trunc_ln242_6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_68, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3928 'partselect' 'trunc_ln242_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%tmp_1390 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_68, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3929 'bitselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_4, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3930 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3931 [1/1] (0.85ns)   --->   "%icmp_ln242_4 = icmp_ne  i16 %trunc_ln242_8, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3931 'icmp' 'icmp_ln242_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_1392 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_68, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3932 'bitselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%or_ln242_16 = or i1 %tmp_1390, i1 %icmp_ln242_4" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3933 'or' 'or_ln242_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%and_ln242_20 = and i1 %or_ln242_16, i1 %tmp_1391" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3934 'and' 'and_ln242_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_9)   --->   "%zext_ln242_5 = zext i1 %and_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3935 'zext' 'zext_ln242_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3936 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_9 = add i24 %trunc_ln242_6, i24 %zext_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3936 'add' 'add_ln242_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3937 [1/1] (0.00ns)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_9, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3937 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_21)   --->   "%xor_ln242_20 = xor i1 %tmp_1393, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3938 'xor' 'xor_ln242_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3939 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_21 = and i1 %tmp_1392, i1 %xor_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3939 'and' 'and_ln242_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3940 [1/1] (0.28ns)   --->   "%xor_ln242_21 = xor i1 %tmp_1389, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3940 'xor' 'xor_ln242_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_22)   --->   "%select_ln242_16 = select i1 %and_ln242_21, i1 %tmp_1389, i1 %xor_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3941 'select' 'select_ln242_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_24)   --->   "%select_ln242_17 = select i1 %and_ln242_21, i1 %xor_ln242_21, i1 %tmp_1389" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3942 'select' 'select_ln242_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_24)   --->   "%xor_ln242_22 = xor i1 %tmp_1392, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3943 'xor' 'xor_ln242_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_24)   --->   "%or_ln242_17 = or i1 %tmp_1393, i1 %xor_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3944 'or' 'or_ln242_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_22)   --->   "%xor_ln242_23 = xor i1 %select_ln242_16, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3945 'xor' 'xor_ln242_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_22)   --->   "%or_ln242_18 = or i1 %tmp_1393, i1 %xor_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3946 'or' 'or_ln242_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3947 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_22 = and i1 %or_ln242_18, i1 %xor_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3947 'and' 'and_ln242_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_24)   --->   "%and_ln242_23 = and i1 %tmp_1393, i1 %select_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3948 'and' 'and_ln242_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3949 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_24 = xor i1 %and_ln242_23, i1 %or_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3949 'xor' 'xor_ln242_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_19)   --->   "%and_ln242_24 = and i1 %xor_ln242_24, i1 %tmp_1389" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3950 'and' 'and_ln242_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_19)   --->   "%select_ln242_18 = select i1 %and_ln242_22, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3951 'select' 'select_ln242_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_19)   --->   "%or_ln242_19 = or i1 %and_ln242_22, i1 %and_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3952 'or' 'or_ln242_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3953 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_19 = select i1 %or_ln242_19, i24 %select_ln242_18, i24 %add_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3953 'select' 'select_ln242_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3954 [1/1] (0.00ns)   --->   "%shl_ln242_5 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1224, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3954 'bitconcatenate' 'shl_ln242_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln242_16 = sext i41 %shl_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3955 'sext' 'sext_ln242_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln242_17 = sext i39 %mul_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3956 'sext' 'sext_ln242_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln242_101 = sext i39 %mul_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3957 'sext' 'sext_ln242_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3958 [1/1] (1.04ns)   --->   "%add_ln242_10 = add i42 %sext_ln242_16, i42 %sext_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3958 'add' 'add_ln242_10' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3959 [1/1] (1.04ns)   --->   "%add_ln242_69 = add i41 %shl_ln242_5, i41 %sext_ln242_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3959 'add' 'add_ln242_69' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3960 [1/1] (0.00ns)   --->   "%tmp_1394 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_10, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3960 'bitselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%trunc_ln242_9 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_69, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3961 'partselect' 'trunc_ln242_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%tmp_1395 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_69, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3962 'bitselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%tmp_1396 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_5, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3963 'bitselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3964 [1/1] (0.85ns)   --->   "%icmp_ln242_5 = icmp_ne  i16 %trunc_ln242_10, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3964 'icmp' 'icmp_ln242_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3965 [1/1] (0.00ns)   --->   "%tmp_1397 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_69, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3965 'bitselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%or_ln242_20 = or i1 %tmp_1395, i1 %icmp_ln242_5" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3966 'or' 'or_ln242_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%and_ln242_25 = and i1 %or_ln242_20, i1 %tmp_1396" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3967 'and' 'and_ln242_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_11)   --->   "%zext_ln242_6 = zext i1 %and_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3968 'zext' 'zext_ln242_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3969 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_11 = add i24 %trunc_ln242_9, i24 %zext_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3969 'add' 'add_ln242_11' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_11, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3970 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_26)   --->   "%xor_ln242_25 = xor i1 %tmp_1398, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3971 'xor' 'xor_ln242_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3972 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_26 = and i1 %tmp_1397, i1 %xor_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3972 'and' 'and_ln242_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3973 [1/1] (0.28ns)   --->   "%xor_ln242_26 = xor i1 %tmp_1394, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3973 'xor' 'xor_ln242_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_27)   --->   "%select_ln242_20 = select i1 %and_ln242_26, i1 %tmp_1394, i1 %xor_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3974 'select' 'select_ln242_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_29)   --->   "%select_ln242_21 = select i1 %and_ln242_26, i1 %xor_ln242_26, i1 %tmp_1394" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3975 'select' 'select_ln242_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_29)   --->   "%xor_ln242_27 = xor i1 %tmp_1397, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3976 'xor' 'xor_ln242_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_29)   --->   "%or_ln242_21 = or i1 %tmp_1398, i1 %xor_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3977 'or' 'or_ln242_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_27)   --->   "%xor_ln242_28 = xor i1 %select_ln242_20, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3978 'xor' 'xor_ln242_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_27)   --->   "%or_ln242_22 = or i1 %tmp_1398, i1 %xor_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3979 'or' 'or_ln242_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3980 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_27 = and i1 %or_ln242_22, i1 %xor_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3980 'and' 'and_ln242_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_29)   --->   "%and_ln242_28 = and i1 %tmp_1398, i1 %select_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3981 'and' 'and_ln242_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3982 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_29 = xor i1 %and_ln242_28, i1 %or_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3982 'xor' 'xor_ln242_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_23)   --->   "%and_ln242_29 = and i1 %xor_ln242_29, i1 %tmp_1394" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3983 'and' 'and_ln242_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_23)   --->   "%select_ln242_22 = select i1 %and_ln242_27, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3984 'select' 'select_ln242_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_23)   --->   "%or_ln242_23 = or i1 %and_ln242_27, i1 %and_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3985 'or' 'or_ln242_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3986 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_23 = select i1 %or_ln242_23, i24 %select_ln242_22, i24 %add_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3986 'select' 'select_ln242_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln242_18 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3987 'sext' 'sext_ln242_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3988 [1/1] (2.83ns)   --->   "%mul_ln242_6 = mul i39 %zext_ln242, i39 %sext_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3988 'mul' 'mul_ln242_6' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3989 [1/1] (0.00ns)   --->   "%shl_ln242_6 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1222, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3989 'bitconcatenate' 'shl_ln242_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln242_19 = sext i41 %shl_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3990 'sext' 'sext_ln242_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln242_20 = sext i39 %mul_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3991 'sext' 'sext_ln242_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln242_102 = sext i39 %mul_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3992 'sext' 'sext_ln242_102' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3993 [1/1] (1.04ns)   --->   "%add_ln242_12 = add i42 %sext_ln242_19, i42 %sext_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3993 'add' 'add_ln242_12' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3994 [1/1] (1.04ns)   --->   "%add_ln242_70 = add i41 %shl_ln242_6, i41 %sext_ln242_102" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3994 'add' 'add_ln242_70' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3995 [1/1] (0.00ns)   --->   "%tmp_1399 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_12, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3995 'bitselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%trunc_ln242_11 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_70, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3996 'partselect' 'trunc_ln242_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%tmp_1400 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_70, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3997 'bitselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%tmp_1401 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_6, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3998 'bitselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3999 [1/1] (0.00ns)   --->   "%trunc_ln242_12 = trunc i39 %mul_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 3999 'trunc' 'trunc_ln242_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4000 [1/1] (0.85ns)   --->   "%icmp_ln242_6 = icmp_ne  i16 %trunc_ln242_12, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4000 'icmp' 'icmp_ln242_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4001 [1/1] (0.00ns)   --->   "%tmp_1402 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_70, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4001 'bitselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%or_ln242_24 = or i1 %tmp_1400, i1 %icmp_ln242_6" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4002 'or' 'or_ln242_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%and_ln242_30 = and i1 %or_ln242_24, i1 %tmp_1401" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4003 'and' 'and_ln242_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_13)   --->   "%zext_ln242_7 = zext i1 %and_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4004 'zext' 'zext_ln242_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4005 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_13 = add i24 %trunc_ln242_11, i24 %zext_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4005 'add' 'add_ln242_13' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4006 [1/1] (0.00ns)   --->   "%tmp_1403 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_13, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4006 'bitselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_31)   --->   "%xor_ln242_30 = xor i1 %tmp_1403, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4007 'xor' 'xor_ln242_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4008 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_31 = and i1 %tmp_1402, i1 %xor_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4008 'and' 'and_ln242_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4009 [1/1] (0.28ns)   --->   "%xor_ln242_31 = xor i1 %tmp_1399, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4009 'xor' 'xor_ln242_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_32)   --->   "%select_ln242_24 = select i1 %and_ln242_31, i1 %tmp_1399, i1 %xor_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4010 'select' 'select_ln242_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_34)   --->   "%select_ln242_25 = select i1 %and_ln242_31, i1 %xor_ln242_31, i1 %tmp_1399" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4011 'select' 'select_ln242_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_34)   --->   "%xor_ln242_32 = xor i1 %tmp_1402, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4012 'xor' 'xor_ln242_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_34)   --->   "%or_ln242_25 = or i1 %tmp_1403, i1 %xor_ln242_32" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4013 'or' 'or_ln242_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_32)   --->   "%xor_ln242_33 = xor i1 %select_ln242_24, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4014 'xor' 'xor_ln242_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_32)   --->   "%or_ln242_26 = or i1 %tmp_1403, i1 %xor_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4015 'or' 'or_ln242_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4016 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_32 = and i1 %or_ln242_26, i1 %xor_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4016 'and' 'and_ln242_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_34)   --->   "%and_ln242_33 = and i1 %tmp_1403, i1 %select_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4017 'and' 'and_ln242_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4018 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_34 = xor i1 %and_ln242_33, i1 %or_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4018 'xor' 'xor_ln242_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_27)   --->   "%and_ln242_34 = and i1 %xor_ln242_34, i1 %tmp_1399" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4019 'and' 'and_ln242_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_27)   --->   "%select_ln242_26 = select i1 %and_ln242_32, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4020 'select' 'select_ln242_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_27)   --->   "%or_ln242_27 = or i1 %and_ln242_32, i1 %and_ln242_34" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4021 'or' 'or_ln242_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4022 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_27 = select i1 %or_ln242_27, i24 %select_ln242_26, i24 %add_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4022 'select' 'select_ln242_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln242_21 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4023 'sext' 'sext_ln242_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4024 [1/1] (2.83ns)   --->   "%mul_ln242_7 = mul i39 %zext_ln242, i39 %sext_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4024 'mul' 'mul_ln242_7' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4025 [1/1] (0.00ns)   --->   "%shl_ln242_7 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1220, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4025 'bitconcatenate' 'shl_ln242_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln242_22 = sext i41 %shl_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4026 'sext' 'sext_ln242_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln242_23 = sext i39 %mul_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4027 'sext' 'sext_ln242_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln242_103 = sext i39 %mul_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4028 'sext' 'sext_ln242_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4029 [1/1] (1.04ns)   --->   "%add_ln242_14 = add i42 %sext_ln242_22, i42 %sext_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4029 'add' 'add_ln242_14' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4030 [1/1] (1.04ns)   --->   "%add_ln242_71 = add i41 %shl_ln242_7, i41 %sext_ln242_103" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4030 'add' 'add_ln242_71' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4031 [1/1] (0.00ns)   --->   "%tmp_1404 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_14, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4031 'bitselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%trunc_ln242_13 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_71, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4032 'partselect' 'trunc_ln242_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%tmp_1405 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_71, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4033 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%tmp_1406 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_7, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4034 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4035 [1/1] (0.00ns)   --->   "%trunc_ln242_14 = trunc i39 %mul_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4035 'trunc' 'trunc_ln242_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4036 [1/1] (0.85ns)   --->   "%icmp_ln242_7 = icmp_ne  i16 %trunc_ln242_14, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4036 'icmp' 'icmp_ln242_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4037 [1/1] (0.00ns)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_71, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4037 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%or_ln242_28 = or i1 %tmp_1405, i1 %icmp_ln242_7" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4038 'or' 'or_ln242_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%and_ln242_35 = and i1 %or_ln242_28, i1 %tmp_1406" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4039 'and' 'and_ln242_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_15)   --->   "%zext_ln242_8 = zext i1 %and_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4040 'zext' 'zext_ln242_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4041 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_15 = add i24 %trunc_ln242_13, i24 %zext_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4041 'add' 'add_ln242_15' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4042 [1/1] (0.00ns)   --->   "%tmp_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_15, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4042 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_36)   --->   "%xor_ln242_35 = xor i1 %tmp_1408, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4043 'xor' 'xor_ln242_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4044 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_36 = and i1 %tmp_1407, i1 %xor_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4044 'and' 'and_ln242_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4045 [1/1] (0.28ns)   --->   "%xor_ln242_36 = xor i1 %tmp_1404, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4045 'xor' 'xor_ln242_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_37)   --->   "%select_ln242_28 = select i1 %and_ln242_36, i1 %tmp_1404, i1 %xor_ln242_36" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4046 'select' 'select_ln242_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_39)   --->   "%select_ln242_29 = select i1 %and_ln242_36, i1 %xor_ln242_36, i1 %tmp_1404" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4047 'select' 'select_ln242_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_39)   --->   "%xor_ln242_37 = xor i1 %tmp_1407, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4048 'xor' 'xor_ln242_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_39)   --->   "%or_ln242_29 = or i1 %tmp_1408, i1 %xor_ln242_37" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4049 'or' 'or_ln242_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_37)   --->   "%xor_ln242_38 = xor i1 %select_ln242_28, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4050 'xor' 'xor_ln242_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_37)   --->   "%or_ln242_30 = or i1 %tmp_1408, i1 %xor_ln242_38" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4051 'or' 'or_ln242_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4052 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_37 = and i1 %or_ln242_30, i1 %xor_ln242_36" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4052 'and' 'and_ln242_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_39)   --->   "%and_ln242_38 = and i1 %tmp_1408, i1 %select_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4053 'and' 'and_ln242_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4054 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_39 = xor i1 %and_ln242_38, i1 %or_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4054 'xor' 'xor_ln242_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_31)   --->   "%and_ln242_39 = and i1 %xor_ln242_39, i1 %tmp_1404" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4055 'and' 'and_ln242_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_31)   --->   "%select_ln242_30 = select i1 %and_ln242_37, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4056 'select' 'select_ln242_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_31)   --->   "%or_ln242_31 = or i1 %and_ln242_37, i1 %and_ln242_39" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4057 'or' 'or_ln242_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4058 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_31 = select i1 %or_ln242_31, i24 %select_ln242_30, i24 %add_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4058 'select' 'select_ln242_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln242_24 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4059 'sext' 'sext_ln242_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4060 [1/1] (2.83ns)   --->   "%mul_ln242_8 = mul i39 %zext_ln242, i39 %sext_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4060 'mul' 'mul_ln242_8' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4061 [1/1] (0.00ns)   --->   "%shl_ln242_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1218, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4061 'bitconcatenate' 'shl_ln242_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln242_25 = sext i41 %shl_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4062 'sext' 'sext_ln242_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln242_26 = sext i39 %mul_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4063 'sext' 'sext_ln242_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln242_104 = sext i39 %mul_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4064 'sext' 'sext_ln242_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4065 [1/1] (1.04ns)   --->   "%add_ln242_16 = add i42 %sext_ln242_25, i42 %sext_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4065 'add' 'add_ln242_16' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4066 [1/1] (1.04ns)   --->   "%add_ln242_72 = add i41 %shl_ln242_8, i41 %sext_ln242_104" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4066 'add' 'add_ln242_72' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4067 [1/1] (0.00ns)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_16, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4067 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%trunc_ln242_15 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_72, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4068 'partselect' 'trunc_ln242_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%tmp_1410 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_72, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4069 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%tmp_1411 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_8, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4070 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4071 [1/1] (0.00ns)   --->   "%trunc_ln242_16 = trunc i39 %mul_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4071 'trunc' 'trunc_ln242_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4072 [1/1] (0.85ns)   --->   "%icmp_ln242_8 = icmp_ne  i16 %trunc_ln242_16, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4072 'icmp' 'icmp_ln242_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4073 [1/1] (0.00ns)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_72, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4073 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%or_ln242_32 = or i1 %tmp_1410, i1 %icmp_ln242_8" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4074 'or' 'or_ln242_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%and_ln242_40 = and i1 %or_ln242_32, i1 %tmp_1411" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4075 'and' 'and_ln242_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_17)   --->   "%zext_ln242_9 = zext i1 %and_ln242_40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4076 'zext' 'zext_ln242_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4077 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_17 = add i24 %trunc_ln242_15, i24 %zext_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4077 'add' 'add_ln242_17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4078 [1/1] (0.00ns)   --->   "%tmp_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_17, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4078 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_41)   --->   "%xor_ln242_40 = xor i1 %tmp_1413, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4079 'xor' 'xor_ln242_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4080 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_41 = and i1 %tmp_1412, i1 %xor_ln242_40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4080 'and' 'and_ln242_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4081 [1/1] (0.28ns)   --->   "%xor_ln242_41 = xor i1 %tmp_1409, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4081 'xor' 'xor_ln242_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_42)   --->   "%select_ln242_32 = select i1 %and_ln242_41, i1 %tmp_1409, i1 %xor_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4082 'select' 'select_ln242_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_44)   --->   "%select_ln242_33 = select i1 %and_ln242_41, i1 %xor_ln242_41, i1 %tmp_1409" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4083 'select' 'select_ln242_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_44)   --->   "%xor_ln242_42 = xor i1 %tmp_1412, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4084 'xor' 'xor_ln242_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_44)   --->   "%or_ln242_33 = or i1 %tmp_1413, i1 %xor_ln242_42" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4085 'or' 'or_ln242_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_42)   --->   "%xor_ln242_43 = xor i1 %select_ln242_32, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4086 'xor' 'xor_ln242_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_42)   --->   "%or_ln242_34 = or i1 %tmp_1413, i1 %xor_ln242_43" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4087 'or' 'or_ln242_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4088 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_42 = and i1 %or_ln242_34, i1 %xor_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4088 'and' 'and_ln242_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_44)   --->   "%and_ln242_43 = and i1 %tmp_1413, i1 %select_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4089 'and' 'and_ln242_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4090 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_44 = xor i1 %and_ln242_43, i1 %or_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4090 'xor' 'xor_ln242_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_35)   --->   "%and_ln242_44 = and i1 %xor_ln242_44, i1 %tmp_1409" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4091 'and' 'and_ln242_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_35)   --->   "%select_ln242_34 = select i1 %and_ln242_42, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4092 'select' 'select_ln242_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_35)   --->   "%or_ln242_35 = or i1 %and_ln242_42, i1 %and_ln242_44" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4093 'or' 'or_ln242_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4094 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_35 = select i1 %or_ln242_35, i24 %select_ln242_34, i24 %add_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4094 'select' 'select_ln242_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4095 [1/1] (0.00ns)   --->   "%sext_ln242_27 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4095 'sext' 'sext_ln242_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4096 [1/1] (2.83ns)   --->   "%mul_ln242_9 = mul i39 %zext_ln242, i39 %sext_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4096 'mul' 'mul_ln242_9' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4097 [1/1] (0.00ns)   --->   "%shl_ln242_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1216, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4097 'bitconcatenate' 'shl_ln242_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln242_28 = sext i41 %shl_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4098 'sext' 'sext_ln242_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln242_29 = sext i39 %mul_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4099 'sext' 'sext_ln242_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln242_105 = sext i39 %mul_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4100 'sext' 'sext_ln242_105' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4101 [1/1] (1.04ns)   --->   "%add_ln242_18 = add i42 %sext_ln242_28, i42 %sext_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4101 'add' 'add_ln242_18' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4102 [1/1] (1.04ns)   --->   "%add_ln242_73 = add i41 %shl_ln242_9, i41 %sext_ln242_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4102 'add' 'add_ln242_73' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4103 [1/1] (0.00ns)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_18, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4103 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%trunc_ln242_17 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_73, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4104 'partselect' 'trunc_ln242_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_73, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4105 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_9, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4106 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4107 [1/1] (0.00ns)   --->   "%trunc_ln242_18 = trunc i39 %mul_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4107 'trunc' 'trunc_ln242_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4108 [1/1] (0.85ns)   --->   "%icmp_ln242_9 = icmp_ne  i16 %trunc_ln242_18, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4108 'icmp' 'icmp_ln242_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_73, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4109 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%or_ln242_36 = or i1 %tmp_1415, i1 %icmp_ln242_9" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4110 'or' 'or_ln242_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%and_ln242_45 = and i1 %or_ln242_36, i1 %tmp_1416" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4111 'and' 'and_ln242_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_19)   --->   "%zext_ln242_10 = zext i1 %and_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4112 'zext' 'zext_ln242_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4113 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_19 = add i24 %trunc_ln242_17, i24 %zext_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4113 'add' 'add_ln242_19' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4114 [1/1] (0.00ns)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_19, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4114 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_46)   --->   "%xor_ln242_45 = xor i1 %tmp_1418, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4115 'xor' 'xor_ln242_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4116 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_46 = and i1 %tmp_1417, i1 %xor_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4116 'and' 'and_ln242_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4117 [1/1] (0.28ns)   --->   "%xor_ln242_46 = xor i1 %tmp_1414, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4117 'xor' 'xor_ln242_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_47)   --->   "%select_ln242_36 = select i1 %and_ln242_46, i1 %tmp_1414, i1 %xor_ln242_46" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4118 'select' 'select_ln242_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_49)   --->   "%select_ln242_37 = select i1 %and_ln242_46, i1 %xor_ln242_46, i1 %tmp_1414" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4119 'select' 'select_ln242_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_49)   --->   "%xor_ln242_47 = xor i1 %tmp_1417, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4120 'xor' 'xor_ln242_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_49)   --->   "%or_ln242_37 = or i1 %tmp_1418, i1 %xor_ln242_47" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4121 'or' 'or_ln242_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_47)   --->   "%xor_ln242_48 = xor i1 %select_ln242_36, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4122 'xor' 'xor_ln242_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_47)   --->   "%or_ln242_38 = or i1 %tmp_1418, i1 %xor_ln242_48" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4123 'or' 'or_ln242_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4124 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_47 = and i1 %or_ln242_38, i1 %xor_ln242_46" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4124 'and' 'and_ln242_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_49)   --->   "%and_ln242_48 = and i1 %tmp_1418, i1 %select_ln242_37" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4125 'and' 'and_ln242_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4126 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_49 = xor i1 %and_ln242_48, i1 %or_ln242_37" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4126 'xor' 'xor_ln242_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_39)   --->   "%and_ln242_49 = and i1 %xor_ln242_49, i1 %tmp_1414" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4127 'and' 'and_ln242_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_39)   --->   "%select_ln242_38 = select i1 %and_ln242_47, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4128 'select' 'select_ln242_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_39)   --->   "%or_ln242_39 = or i1 %and_ln242_47, i1 %and_ln242_49" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4129 'or' 'or_ln242_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4130 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_39 = select i1 %or_ln242_39, i24 %select_ln242_38, i24 %add_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4130 'select' 'select_ln242_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4131 [1/1] (0.00ns)   --->   "%sext_ln242_30 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4131 'sext' 'sext_ln242_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4132 [1/1] (2.83ns)   --->   "%mul_ln242_10 = mul i39 %zext_ln242, i39 %sext_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4132 'mul' 'mul_ln242_10' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4133 [1/1] (0.00ns)   --->   "%shl_ln242_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1214, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4133 'bitconcatenate' 'shl_ln242_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln242_31 = sext i41 %shl_ln242_s" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4134 'sext' 'sext_ln242_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln242_32 = sext i39 %mul_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4135 'sext' 'sext_ln242_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln242_106 = sext i39 %mul_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4136 'sext' 'sext_ln242_106' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4137 [1/1] (1.04ns)   --->   "%add_ln242_20 = add i42 %sext_ln242_31, i42 %sext_ln242_32" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4137 'add' 'add_ln242_20' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4138 [1/1] (1.04ns)   --->   "%add_ln242_74 = add i41 %shl_ln242_s, i41 %sext_ln242_106" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4138 'add' 'add_ln242_74' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4139 [1/1] (0.00ns)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_20, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4139 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%trunc_ln242_19 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_74, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4140 'partselect' 'trunc_ln242_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_74, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4141 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_10, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4142 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4143 [1/1] (0.00ns)   --->   "%trunc_ln242_20 = trunc i39 %mul_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4143 'trunc' 'trunc_ln242_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4144 [1/1] (0.85ns)   --->   "%icmp_ln242_10 = icmp_ne  i16 %trunc_ln242_20, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4144 'icmp' 'icmp_ln242_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4145 [1/1] (0.00ns)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_74, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4145 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%or_ln242_40 = or i1 %tmp_1420, i1 %icmp_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4146 'or' 'or_ln242_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%and_ln242_50 = and i1 %or_ln242_40, i1 %tmp_1421" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4147 'and' 'and_ln242_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_21)   --->   "%zext_ln242_11 = zext i1 %and_ln242_50" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4148 'zext' 'zext_ln242_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4149 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_21 = add i24 %trunc_ln242_19, i24 %zext_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4149 'add' 'add_ln242_21' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4150 [1/1] (0.00ns)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_21, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4150 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_51)   --->   "%xor_ln242_50 = xor i1 %tmp_1423, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4151 'xor' 'xor_ln242_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4152 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_51 = and i1 %tmp_1422, i1 %xor_ln242_50" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4152 'and' 'and_ln242_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4153 [1/1] (0.28ns)   --->   "%xor_ln242_51 = xor i1 %tmp_1419, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4153 'xor' 'xor_ln242_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_52)   --->   "%select_ln242_40 = select i1 %and_ln242_51, i1 %tmp_1419, i1 %xor_ln242_51" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4154 'select' 'select_ln242_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_54)   --->   "%select_ln242_41 = select i1 %and_ln242_51, i1 %xor_ln242_51, i1 %tmp_1419" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4155 'select' 'select_ln242_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_54)   --->   "%xor_ln242_52 = xor i1 %tmp_1422, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4156 'xor' 'xor_ln242_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_54)   --->   "%or_ln242_41 = or i1 %tmp_1423, i1 %xor_ln242_52" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4157 'or' 'or_ln242_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_52)   --->   "%xor_ln242_53 = xor i1 %select_ln242_40, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4158 'xor' 'xor_ln242_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_52)   --->   "%or_ln242_42 = or i1 %tmp_1423, i1 %xor_ln242_53" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4159 'or' 'or_ln242_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4160 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_52 = and i1 %or_ln242_42, i1 %xor_ln242_51" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4160 'and' 'and_ln242_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_54)   --->   "%and_ln242_53 = and i1 %tmp_1423, i1 %select_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4161 'and' 'and_ln242_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4162 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_54 = xor i1 %and_ln242_53, i1 %or_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4162 'xor' 'xor_ln242_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_43)   --->   "%and_ln242_54 = and i1 %xor_ln242_54, i1 %tmp_1419" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4163 'and' 'and_ln242_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_43)   --->   "%select_ln242_42 = select i1 %and_ln242_52, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4164 'select' 'select_ln242_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_43)   --->   "%or_ln242_43 = or i1 %and_ln242_52, i1 %and_ln242_54" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4165 'or' 'or_ln242_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4166 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_43 = select i1 %or_ln242_43, i24 %select_ln242_42, i24 %add_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4166 'select' 'select_ln242_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln242_33 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4167 'sext' 'sext_ln242_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4168 [1/1] (2.83ns)   --->   "%mul_ln242_11 = mul i39 %zext_ln242, i39 %sext_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4168 'mul' 'mul_ln242_11' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4169 [1/1] (0.00ns)   --->   "%shl_ln242_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1212, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4169 'bitconcatenate' 'shl_ln242_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4170 [1/1] (0.00ns)   --->   "%sext_ln242_34 = sext i41 %shl_ln242_10" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4170 'sext' 'sext_ln242_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln242_35 = sext i39 %mul_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4171 'sext' 'sext_ln242_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln242_107 = sext i39 %mul_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4172 'sext' 'sext_ln242_107' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4173 [1/1] (1.04ns)   --->   "%add_ln242_22 = add i42 %sext_ln242_34, i42 %sext_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4173 'add' 'add_ln242_22' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4174 [1/1] (1.04ns)   --->   "%add_ln242_75 = add i41 %shl_ln242_10, i41 %sext_ln242_107" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4174 'add' 'add_ln242_75' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_22, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4175 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%trunc_ln242_21 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_75, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4176 'partselect' 'trunc_ln242_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_75, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4177 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_11, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4178 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4179 [1/1] (0.00ns)   --->   "%trunc_ln242_22 = trunc i39 %mul_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4179 'trunc' 'trunc_ln242_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4180 [1/1] (0.85ns)   --->   "%icmp_ln242_11 = icmp_ne  i16 %trunc_ln242_22, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4180 'icmp' 'icmp_ln242_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4181 [1/1] (0.00ns)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_75, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4181 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%or_ln242_44 = or i1 %tmp_1425, i1 %icmp_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4182 'or' 'or_ln242_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%and_ln242_55 = and i1 %or_ln242_44, i1 %tmp_1426" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4183 'and' 'and_ln242_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_23)   --->   "%zext_ln242_12 = zext i1 %and_ln242_55" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4184 'zext' 'zext_ln242_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4185 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_23 = add i24 %trunc_ln242_21, i24 %zext_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4185 'add' 'add_ln242_23' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4186 [1/1] (0.00ns)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_23, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4186 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_56)   --->   "%xor_ln242_55 = xor i1 %tmp_1428, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4187 'xor' 'xor_ln242_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4188 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_56 = and i1 %tmp_1427, i1 %xor_ln242_55" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4188 'and' 'and_ln242_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4189 [1/1] (0.28ns)   --->   "%xor_ln242_56 = xor i1 %tmp_1424, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4189 'xor' 'xor_ln242_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_57)   --->   "%select_ln242_44 = select i1 %and_ln242_56, i1 %tmp_1424, i1 %xor_ln242_56" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4190 'select' 'select_ln242_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_59)   --->   "%select_ln242_45 = select i1 %and_ln242_56, i1 %xor_ln242_56, i1 %tmp_1424" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4191 'select' 'select_ln242_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_59)   --->   "%xor_ln242_57 = xor i1 %tmp_1427, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4192 'xor' 'xor_ln242_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_59)   --->   "%or_ln242_45 = or i1 %tmp_1428, i1 %xor_ln242_57" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4193 'or' 'or_ln242_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_57)   --->   "%xor_ln242_58 = xor i1 %select_ln242_44, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4194 'xor' 'xor_ln242_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_57)   --->   "%or_ln242_46 = or i1 %tmp_1428, i1 %xor_ln242_58" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4195 'or' 'or_ln242_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4196 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_57 = and i1 %or_ln242_46, i1 %xor_ln242_56" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4196 'and' 'and_ln242_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_59)   --->   "%and_ln242_58 = and i1 %tmp_1428, i1 %select_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4197 'and' 'and_ln242_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4198 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_59 = xor i1 %and_ln242_58, i1 %or_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4198 'xor' 'xor_ln242_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_47)   --->   "%and_ln242_59 = and i1 %xor_ln242_59, i1 %tmp_1424" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4199 'and' 'and_ln242_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_47)   --->   "%select_ln242_46 = select i1 %and_ln242_57, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4200 'select' 'select_ln242_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_47)   --->   "%or_ln242_47 = or i1 %and_ln242_57, i1 %and_ln242_59" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4201 'or' 'or_ln242_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4202 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_47 = select i1 %or_ln242_47, i24 %select_ln242_46, i24 %add_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4202 'select' 'select_ln242_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln242_36 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4203 'sext' 'sext_ln242_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4204 [1/1] (2.83ns)   --->   "%mul_ln242_12 = mul i39 %zext_ln242, i39 %sext_ln242_36" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4204 'mul' 'mul_ln242_12' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4205 [1/1] (0.00ns)   --->   "%shl_ln242_11 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1210, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4205 'bitconcatenate' 'shl_ln242_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln242_37 = sext i41 %shl_ln242_11" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4206 'sext' 'sext_ln242_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln242_38 = sext i39 %mul_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4207 'sext' 'sext_ln242_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln242_108 = sext i39 %mul_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4208 'sext' 'sext_ln242_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4209 [1/1] (1.04ns)   --->   "%add_ln242_24 = add i42 %sext_ln242_37, i42 %sext_ln242_38" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4209 'add' 'add_ln242_24' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4210 [1/1] (1.04ns)   --->   "%add_ln242_76 = add i41 %shl_ln242_11, i41 %sext_ln242_108" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4210 'add' 'add_ln242_76' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4211 [1/1] (0.00ns)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_24, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4211 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%trunc_ln242_23 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_76, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4212 'partselect' 'trunc_ln242_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_76, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4213 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_12, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4214 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4215 [1/1] (0.00ns)   --->   "%trunc_ln242_24 = trunc i39 %mul_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4215 'trunc' 'trunc_ln242_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4216 [1/1] (0.85ns)   --->   "%icmp_ln242_12 = icmp_ne  i16 %trunc_ln242_24, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4216 'icmp' 'icmp_ln242_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4217 [1/1] (0.00ns)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_76, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4217 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%or_ln242_48 = or i1 %tmp_1430, i1 %icmp_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4218 'or' 'or_ln242_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%and_ln242_60 = and i1 %or_ln242_48, i1 %tmp_1431" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4219 'and' 'and_ln242_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_25)   --->   "%zext_ln242_13 = zext i1 %and_ln242_60" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4220 'zext' 'zext_ln242_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4221 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_25 = add i24 %trunc_ln242_23, i24 %zext_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4221 'add' 'add_ln242_25' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4222 [1/1] (0.00ns)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_25, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4222 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_61)   --->   "%xor_ln242_60 = xor i1 %tmp_1433, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4223 'xor' 'xor_ln242_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4224 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_61 = and i1 %tmp_1432, i1 %xor_ln242_60" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4224 'and' 'and_ln242_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4225 [1/1] (0.28ns)   --->   "%xor_ln242_61 = xor i1 %tmp_1429, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4225 'xor' 'xor_ln242_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_62)   --->   "%select_ln242_48 = select i1 %and_ln242_61, i1 %tmp_1429, i1 %xor_ln242_61" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4226 'select' 'select_ln242_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_64)   --->   "%select_ln242_49 = select i1 %and_ln242_61, i1 %xor_ln242_61, i1 %tmp_1429" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4227 'select' 'select_ln242_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_64)   --->   "%xor_ln242_62 = xor i1 %tmp_1432, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4228 'xor' 'xor_ln242_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_64)   --->   "%or_ln242_49 = or i1 %tmp_1433, i1 %xor_ln242_62" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4229 'or' 'or_ln242_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_62)   --->   "%xor_ln242_63 = xor i1 %select_ln242_48, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4230 'xor' 'xor_ln242_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_62)   --->   "%or_ln242_50 = or i1 %tmp_1433, i1 %xor_ln242_63" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4231 'or' 'or_ln242_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4232 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_62 = and i1 %or_ln242_50, i1 %xor_ln242_61" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4232 'and' 'and_ln242_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_64)   --->   "%and_ln242_63 = and i1 %tmp_1433, i1 %select_ln242_49" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4233 'and' 'and_ln242_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4234 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_64 = xor i1 %and_ln242_63, i1 %or_ln242_49" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4234 'xor' 'xor_ln242_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_51)   --->   "%and_ln242_64 = and i1 %xor_ln242_64, i1 %tmp_1429" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4235 'and' 'and_ln242_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_51)   --->   "%select_ln242_50 = select i1 %and_ln242_62, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4236 'select' 'select_ln242_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_51)   --->   "%or_ln242_51 = or i1 %and_ln242_62, i1 %and_ln242_64" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4237 'or' 'or_ln242_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4238 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_51 = select i1 %or_ln242_51, i24 %select_ln242_50, i24 %add_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4238 'select' 'select_ln242_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4239 [1/1] (0.00ns)   --->   "%sext_ln242_39 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4239 'sext' 'sext_ln242_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4240 [1/1] (2.83ns)   --->   "%mul_ln242_13 = mul i39 %zext_ln242, i39 %sext_ln242_39" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4240 'mul' 'mul_ln242_13' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4241 [1/1] (0.00ns)   --->   "%shl_ln242_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1208, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4241 'bitconcatenate' 'shl_ln242_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln242_40 = sext i41 %shl_ln242_12" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4242 'sext' 'sext_ln242_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln242_41 = sext i39 %mul_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4243 'sext' 'sext_ln242_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln242_109 = sext i39 %mul_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4244 'sext' 'sext_ln242_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4245 [1/1] (1.04ns)   --->   "%add_ln242_26 = add i42 %sext_ln242_40, i42 %sext_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4245 'add' 'add_ln242_26' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4246 [1/1] (1.04ns)   --->   "%add_ln242_77 = add i41 %shl_ln242_12, i41 %sext_ln242_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4246 'add' 'add_ln242_77' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4247 [1/1] (0.00ns)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_26, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4247 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%trunc_ln242_25 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_77, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4248 'partselect' 'trunc_ln242_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_77, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4249 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%tmp_1436 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_13, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4250 'bitselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4251 [1/1] (0.00ns)   --->   "%trunc_ln242_26 = trunc i39 %mul_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4251 'trunc' 'trunc_ln242_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4252 [1/1] (0.85ns)   --->   "%icmp_ln242_13 = icmp_ne  i16 %trunc_ln242_26, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4252 'icmp' 'icmp_ln242_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4253 [1/1] (0.00ns)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_77, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4253 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%or_ln242_52 = or i1 %tmp_1435, i1 %icmp_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4254 'or' 'or_ln242_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%and_ln242_65 = and i1 %or_ln242_52, i1 %tmp_1436" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4255 'and' 'and_ln242_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_27)   --->   "%zext_ln242_14 = zext i1 %and_ln242_65" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4256 'zext' 'zext_ln242_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4257 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_27 = add i24 %trunc_ln242_25, i24 %zext_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4257 'add' 'add_ln242_27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4258 [1/1] (0.00ns)   --->   "%tmp_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_27, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4258 'bitselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_66)   --->   "%xor_ln242_65 = xor i1 %tmp_1438, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4259 'xor' 'xor_ln242_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4260 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_66 = and i1 %tmp_1437, i1 %xor_ln242_65" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4260 'and' 'and_ln242_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4261 [1/1] (0.28ns)   --->   "%xor_ln242_66 = xor i1 %tmp_1434, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4261 'xor' 'xor_ln242_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_67)   --->   "%select_ln242_52 = select i1 %and_ln242_66, i1 %tmp_1434, i1 %xor_ln242_66" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4262 'select' 'select_ln242_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_69)   --->   "%select_ln242_53 = select i1 %and_ln242_66, i1 %xor_ln242_66, i1 %tmp_1434" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4263 'select' 'select_ln242_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_69)   --->   "%xor_ln242_67 = xor i1 %tmp_1437, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4264 'xor' 'xor_ln242_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_69)   --->   "%or_ln242_53 = or i1 %tmp_1438, i1 %xor_ln242_67" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4265 'or' 'or_ln242_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_67)   --->   "%xor_ln242_68 = xor i1 %select_ln242_52, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4266 'xor' 'xor_ln242_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_67)   --->   "%or_ln242_54 = or i1 %tmp_1438, i1 %xor_ln242_68" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4267 'or' 'or_ln242_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4268 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_67 = and i1 %or_ln242_54, i1 %xor_ln242_66" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4268 'and' 'and_ln242_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_69)   --->   "%and_ln242_68 = and i1 %tmp_1438, i1 %select_ln242_53" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4269 'and' 'and_ln242_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4270 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_69 = xor i1 %and_ln242_68, i1 %or_ln242_53" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4270 'xor' 'xor_ln242_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_55)   --->   "%and_ln242_69 = and i1 %xor_ln242_69, i1 %tmp_1434" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4271 'and' 'and_ln242_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_55)   --->   "%select_ln242_54 = select i1 %and_ln242_67, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4272 'select' 'select_ln242_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_55)   --->   "%or_ln242_55 = or i1 %and_ln242_67, i1 %and_ln242_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4273 'or' 'or_ln242_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4274 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_55 = select i1 %or_ln242_55, i24 %select_ln242_54, i24 %add_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4274 'select' 'select_ln242_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln242_42 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4275 'sext' 'sext_ln242_42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4276 [1/1] (2.83ns)   --->   "%mul_ln242_14 = mul i39 %zext_ln242, i39 %sext_ln242_42" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4276 'mul' 'mul_ln242_14' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4277 [1/1] (0.00ns)   --->   "%shl_ln242_13 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1206, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4277 'bitconcatenate' 'shl_ln242_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln242_43 = sext i41 %shl_ln242_13" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4278 'sext' 'sext_ln242_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln242_44 = sext i39 %mul_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4279 'sext' 'sext_ln242_44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln242_110 = sext i39 %mul_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4280 'sext' 'sext_ln242_110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4281 [1/1] (1.04ns)   --->   "%add_ln242_28 = add i42 %sext_ln242_43, i42 %sext_ln242_44" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4281 'add' 'add_ln242_28' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4282 [1/1] (1.04ns)   --->   "%add_ln242_78 = add i41 %shl_ln242_13, i41 %sext_ln242_110" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4282 'add' 'add_ln242_78' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4283 [1/1] (0.00ns)   --->   "%tmp_1439 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_28, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4283 'bitselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%trunc_ln242_27 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_78, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4284 'partselect' 'trunc_ln242_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%tmp_1440 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_78, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4285 'bitselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%tmp_1441 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_14, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4286 'bitselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4287 [1/1] (0.00ns)   --->   "%trunc_ln242_28 = trunc i39 %mul_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4287 'trunc' 'trunc_ln242_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4288 [1/1] (0.85ns)   --->   "%icmp_ln242_14 = icmp_ne  i16 %trunc_ln242_28, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4288 'icmp' 'icmp_ln242_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4289 [1/1] (0.00ns)   --->   "%tmp_1442 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_78, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4289 'bitselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%or_ln242_56 = or i1 %tmp_1440, i1 %icmp_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4290 'or' 'or_ln242_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%and_ln242_70 = and i1 %or_ln242_56, i1 %tmp_1441" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4291 'and' 'and_ln242_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_29)   --->   "%zext_ln242_15 = zext i1 %and_ln242_70" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4292 'zext' 'zext_ln242_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4293 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_29 = add i24 %trunc_ln242_27, i24 %zext_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4293 'add' 'add_ln242_29' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_1443 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_29, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4294 'bitselect' 'tmp_1443' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_71)   --->   "%xor_ln242_70 = xor i1 %tmp_1443, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4295 'xor' 'xor_ln242_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_71 = and i1 %tmp_1442, i1 %xor_ln242_70" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4296 'and' 'and_ln242_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4297 [1/1] (0.28ns)   --->   "%xor_ln242_71 = xor i1 %tmp_1439, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4297 'xor' 'xor_ln242_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_72)   --->   "%select_ln242_56 = select i1 %and_ln242_71, i1 %tmp_1439, i1 %xor_ln242_71" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4298 'select' 'select_ln242_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_74)   --->   "%select_ln242_57 = select i1 %and_ln242_71, i1 %xor_ln242_71, i1 %tmp_1439" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4299 'select' 'select_ln242_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_74)   --->   "%xor_ln242_72 = xor i1 %tmp_1442, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4300 'xor' 'xor_ln242_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_74)   --->   "%or_ln242_57 = or i1 %tmp_1443, i1 %xor_ln242_72" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4301 'or' 'or_ln242_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_72)   --->   "%xor_ln242_73 = xor i1 %select_ln242_56, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4302 'xor' 'xor_ln242_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_72)   --->   "%or_ln242_58 = or i1 %tmp_1443, i1 %xor_ln242_73" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4303 'or' 'or_ln242_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4304 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_72 = and i1 %or_ln242_58, i1 %xor_ln242_71" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4304 'and' 'and_ln242_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_74)   --->   "%and_ln242_73 = and i1 %tmp_1443, i1 %select_ln242_57" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4305 'and' 'and_ln242_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4306 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_74 = xor i1 %and_ln242_73, i1 %or_ln242_57" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4306 'xor' 'xor_ln242_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_59)   --->   "%and_ln242_74 = and i1 %xor_ln242_74, i1 %tmp_1439" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4307 'and' 'and_ln242_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_59)   --->   "%select_ln242_58 = select i1 %and_ln242_72, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4308 'select' 'select_ln242_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_59)   --->   "%or_ln242_59 = or i1 %and_ln242_72, i1 %and_ln242_74" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4309 'or' 'or_ln242_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4310 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_59 = select i1 %or_ln242_59, i24 %select_ln242_58, i24 %add_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4310 'select' 'select_ln242_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln242_45 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4311 'sext' 'sext_ln242_45' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4312 [1/1] (2.83ns)   --->   "%mul_ln242_15 = mul i39 %zext_ln242, i39 %sext_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4312 'mul' 'mul_ln242_15' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4313 [1/1] (0.00ns)   --->   "%shl_ln242_14 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1204, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4313 'bitconcatenate' 'shl_ln242_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln242_46 = sext i41 %shl_ln242_14" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4314 'sext' 'sext_ln242_46' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln242_47 = sext i39 %mul_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4315 'sext' 'sext_ln242_47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln242_111 = sext i39 %mul_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4316 'sext' 'sext_ln242_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4317 [1/1] (1.04ns)   --->   "%add_ln242_30 = add i42 %sext_ln242_46, i42 %sext_ln242_47" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4317 'add' 'add_ln242_30' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4318 [1/1] (1.04ns)   --->   "%add_ln242_79 = add i41 %shl_ln242_14, i41 %sext_ln242_111" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4318 'add' 'add_ln242_79' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_1444 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_30, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4319 'bitselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%trunc_ln242_29 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_79, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4320 'partselect' 'trunc_ln242_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%tmp_1445 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_79, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4321 'bitselect' 'tmp_1445' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%tmp_1446 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_15, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4322 'bitselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4323 [1/1] (0.00ns)   --->   "%trunc_ln242_30 = trunc i39 %mul_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4323 'trunc' 'trunc_ln242_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4324 [1/1] (0.85ns)   --->   "%icmp_ln242_15 = icmp_ne  i16 %trunc_ln242_30, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4324 'icmp' 'icmp_ln242_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_1447 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_79, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4325 'bitselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%or_ln242_60 = or i1 %tmp_1445, i1 %icmp_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4326 'or' 'or_ln242_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%and_ln242_75 = and i1 %or_ln242_60, i1 %tmp_1446" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4327 'and' 'and_ln242_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_31)   --->   "%zext_ln242_16 = zext i1 %and_ln242_75" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4328 'zext' 'zext_ln242_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4329 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_31 = add i24 %trunc_ln242_29, i24 %zext_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4329 'add' 'add_ln242_31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_1448 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_31, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4330 'bitselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_76)   --->   "%xor_ln242_75 = xor i1 %tmp_1448, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4331 'xor' 'xor_ln242_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4332 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_76 = and i1 %tmp_1447, i1 %xor_ln242_75" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4332 'and' 'and_ln242_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4333 [1/1] (0.28ns)   --->   "%xor_ln242_76 = xor i1 %tmp_1444, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4333 'xor' 'xor_ln242_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_77)   --->   "%select_ln242_60 = select i1 %and_ln242_76, i1 %tmp_1444, i1 %xor_ln242_76" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4334 'select' 'select_ln242_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_79)   --->   "%select_ln242_61 = select i1 %and_ln242_76, i1 %xor_ln242_76, i1 %tmp_1444" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4335 'select' 'select_ln242_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_79)   --->   "%xor_ln242_77 = xor i1 %tmp_1447, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4336 'xor' 'xor_ln242_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_79)   --->   "%or_ln242_61 = or i1 %tmp_1448, i1 %xor_ln242_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4337 'or' 'or_ln242_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_77)   --->   "%xor_ln242_78 = xor i1 %select_ln242_60, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4338 'xor' 'xor_ln242_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_77)   --->   "%or_ln242_62 = or i1 %tmp_1448, i1 %xor_ln242_78" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4339 'or' 'or_ln242_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4340 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_77 = and i1 %or_ln242_62, i1 %xor_ln242_76" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4340 'and' 'and_ln242_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_79)   --->   "%and_ln242_78 = and i1 %tmp_1448, i1 %select_ln242_61" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4341 'and' 'and_ln242_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4342 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_79 = xor i1 %and_ln242_78, i1 %or_ln242_61" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4342 'xor' 'xor_ln242_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_63)   --->   "%and_ln242_79 = and i1 %xor_ln242_79, i1 %tmp_1444" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4343 'and' 'and_ln242_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_63)   --->   "%select_ln242_62 = select i1 %and_ln242_77, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4344 'select' 'select_ln242_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_63)   --->   "%or_ln242_63 = or i1 %and_ln242_77, i1 %and_ln242_79" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4345 'or' 'or_ln242_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4346 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_63 = select i1 %or_ln242_63, i24 %select_ln242_62, i24 %add_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4346 'select' 'select_ln242_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln242_48 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4347 'sext' 'sext_ln242_48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4348 [1/1] (2.83ns)   --->   "%mul_ln242_16 = mul i39 %zext_ln242, i39 %sext_ln242_48" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4348 'mul' 'mul_ln242_16' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4349 [1/1] (0.00ns)   --->   "%shl_ln242_15 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1202, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4349 'bitconcatenate' 'shl_ln242_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln242_49 = sext i41 %shl_ln242_15" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4350 'sext' 'sext_ln242_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln242_50 = sext i39 %mul_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4351 'sext' 'sext_ln242_50' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln242_112 = sext i39 %mul_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4352 'sext' 'sext_ln242_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4353 [1/1] (1.04ns)   --->   "%add_ln242_32 = add i42 %sext_ln242_49, i42 %sext_ln242_50" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4353 'add' 'add_ln242_32' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4354 [1/1] (1.04ns)   --->   "%add_ln242_80 = add i41 %shl_ln242_15, i41 %sext_ln242_112" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4354 'add' 'add_ln242_80' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4355 [1/1] (0.00ns)   --->   "%tmp_1449 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_32, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4355 'bitselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%trunc_ln242_31 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_80, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4356 'partselect' 'trunc_ln242_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%tmp_1450 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_80, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4357 'bitselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%tmp_1451 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_16, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4358 'bitselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4359 [1/1] (0.00ns)   --->   "%trunc_ln242_32 = trunc i39 %mul_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4359 'trunc' 'trunc_ln242_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4360 [1/1] (0.85ns)   --->   "%icmp_ln242_16 = icmp_ne  i16 %trunc_ln242_32, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4360 'icmp' 'icmp_ln242_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4361 [1/1] (0.00ns)   --->   "%tmp_1452 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_80, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4361 'bitselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%or_ln242_64 = or i1 %tmp_1450, i1 %icmp_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4362 'or' 'or_ln242_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%and_ln242_80 = and i1 %or_ln242_64, i1 %tmp_1451" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4363 'and' 'and_ln242_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_33)   --->   "%zext_ln242_17 = zext i1 %and_ln242_80" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4364 'zext' 'zext_ln242_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4365 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_33 = add i24 %trunc_ln242_31, i24 %zext_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4365 'add' 'add_ln242_33' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4366 [1/1] (0.00ns)   --->   "%tmp_1453 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_33, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4366 'bitselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_81)   --->   "%xor_ln242_80 = xor i1 %tmp_1453, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4367 'xor' 'xor_ln242_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4368 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_81 = and i1 %tmp_1452, i1 %xor_ln242_80" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4368 'and' 'and_ln242_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4369 [1/1] (0.28ns)   --->   "%xor_ln242_81 = xor i1 %tmp_1449, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4369 'xor' 'xor_ln242_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_82)   --->   "%select_ln242_64 = select i1 %and_ln242_81, i1 %tmp_1449, i1 %xor_ln242_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4370 'select' 'select_ln242_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_84)   --->   "%select_ln242_65 = select i1 %and_ln242_81, i1 %xor_ln242_81, i1 %tmp_1449" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4371 'select' 'select_ln242_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_84)   --->   "%xor_ln242_82 = xor i1 %tmp_1452, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4372 'xor' 'xor_ln242_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_84)   --->   "%or_ln242_65 = or i1 %tmp_1453, i1 %xor_ln242_82" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4373 'or' 'or_ln242_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_82)   --->   "%xor_ln242_83 = xor i1 %select_ln242_64, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4374 'xor' 'xor_ln242_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_82)   --->   "%or_ln242_66 = or i1 %tmp_1453, i1 %xor_ln242_83" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4375 'or' 'or_ln242_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4376 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_82 = and i1 %or_ln242_66, i1 %xor_ln242_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4376 'and' 'and_ln242_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_84)   --->   "%and_ln242_83 = and i1 %tmp_1453, i1 %select_ln242_65" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4377 'and' 'and_ln242_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4378 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_84 = xor i1 %and_ln242_83, i1 %or_ln242_65" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4378 'xor' 'xor_ln242_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_67)   --->   "%and_ln242_84 = and i1 %xor_ln242_84, i1 %tmp_1449" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4379 'and' 'and_ln242_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_67)   --->   "%select_ln242_66 = select i1 %and_ln242_82, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4380 'select' 'select_ln242_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_67)   --->   "%or_ln242_67 = or i1 %and_ln242_82, i1 %and_ln242_84" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4381 'or' 'or_ln242_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4382 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_67 = select i1 %or_ln242_67, i24 %select_ln242_66, i24 %add_ln242_33" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4382 'select' 'select_ln242_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln242_51 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4383 'sext' 'sext_ln242_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4384 [1/1] (2.83ns)   --->   "%mul_ln242_17 = mul i39 %zext_ln242, i39 %sext_ln242_51" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4384 'mul' 'mul_ln242_17' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4385 [1/1] (0.00ns)   --->   "%shl_ln242_16 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1200, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4385 'bitconcatenate' 'shl_ln242_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln242_52 = sext i41 %shl_ln242_16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4386 'sext' 'sext_ln242_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln242_53 = sext i39 %mul_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4387 'sext' 'sext_ln242_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln242_113 = sext i39 %mul_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4388 'sext' 'sext_ln242_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4389 [1/1] (1.04ns)   --->   "%add_ln242_34 = add i42 %sext_ln242_52, i42 %sext_ln242_53" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4389 'add' 'add_ln242_34' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4390 [1/1] (1.04ns)   --->   "%add_ln242_81 = add i41 %shl_ln242_16, i41 %sext_ln242_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4390 'add' 'add_ln242_81' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4391 [1/1] (0.00ns)   --->   "%tmp_1454 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_34, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4391 'bitselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%trunc_ln242_33 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_81, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4392 'partselect' 'trunc_ln242_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%tmp_1455 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_81, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4393 'bitselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_17, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4394 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4395 [1/1] (0.00ns)   --->   "%trunc_ln242_34 = trunc i39 %mul_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4395 'trunc' 'trunc_ln242_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4396 [1/1] (0.85ns)   --->   "%icmp_ln242_17 = icmp_ne  i16 %trunc_ln242_34, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4396 'icmp' 'icmp_ln242_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4397 [1/1] (0.00ns)   --->   "%tmp_1457 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_81, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4397 'bitselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%or_ln242_68 = or i1 %tmp_1455, i1 %icmp_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4398 'or' 'or_ln242_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%and_ln242_85 = and i1 %or_ln242_68, i1 %tmp_1456" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4399 'and' 'and_ln242_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_35)   --->   "%zext_ln242_18 = zext i1 %and_ln242_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4400 'zext' 'zext_ln242_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4401 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_35 = add i24 %trunc_ln242_33, i24 %zext_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4401 'add' 'add_ln242_35' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4402 [1/1] (0.00ns)   --->   "%tmp_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_35, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4402 'bitselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_86)   --->   "%xor_ln242_85 = xor i1 %tmp_1458, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4403 'xor' 'xor_ln242_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4404 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_86 = and i1 %tmp_1457, i1 %xor_ln242_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4404 'and' 'and_ln242_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4405 [1/1] (0.28ns)   --->   "%xor_ln242_86 = xor i1 %tmp_1454, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4405 'xor' 'xor_ln242_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_87)   --->   "%select_ln242_68 = select i1 %and_ln242_86, i1 %tmp_1454, i1 %xor_ln242_86" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4406 'select' 'select_ln242_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_89)   --->   "%select_ln242_69 = select i1 %and_ln242_86, i1 %xor_ln242_86, i1 %tmp_1454" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4407 'select' 'select_ln242_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_89)   --->   "%xor_ln242_87 = xor i1 %tmp_1457, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4408 'xor' 'xor_ln242_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_89)   --->   "%or_ln242_69 = or i1 %tmp_1458, i1 %xor_ln242_87" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4409 'or' 'or_ln242_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_87)   --->   "%xor_ln242_88 = xor i1 %select_ln242_68, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4410 'xor' 'xor_ln242_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_87)   --->   "%or_ln242_70 = or i1 %tmp_1458, i1 %xor_ln242_88" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4411 'or' 'or_ln242_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4412 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_87 = and i1 %or_ln242_70, i1 %xor_ln242_86" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4412 'and' 'and_ln242_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_89)   --->   "%and_ln242_88 = and i1 %tmp_1458, i1 %select_ln242_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4413 'and' 'and_ln242_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4414 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_89 = xor i1 %and_ln242_88, i1 %or_ln242_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4414 'xor' 'xor_ln242_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_71)   --->   "%and_ln242_89 = and i1 %xor_ln242_89, i1 %tmp_1454" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4415 'and' 'and_ln242_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_71)   --->   "%select_ln242_70 = select i1 %and_ln242_87, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4416 'select' 'select_ln242_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_71)   --->   "%or_ln242_71 = or i1 %and_ln242_87, i1 %and_ln242_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4417 'or' 'or_ln242_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4418 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_71 = select i1 %or_ln242_71, i24 %select_ln242_70, i24 %add_ln242_35" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4418 'select' 'select_ln242_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln242_54 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4419 'sext' 'sext_ln242_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4420 [1/1] (2.83ns)   --->   "%mul_ln242_18 = mul i39 %zext_ln242, i39 %sext_ln242_54" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4420 'mul' 'mul_ln242_18' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4421 [1/1] (0.00ns)   --->   "%shl_ln242_17 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1198, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4421 'bitconcatenate' 'shl_ln242_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln242_55 = sext i41 %shl_ln242_17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4422 'sext' 'sext_ln242_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln242_56 = sext i39 %mul_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4423 'sext' 'sext_ln242_56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln242_114 = sext i39 %mul_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4424 'sext' 'sext_ln242_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4425 [1/1] (1.04ns)   --->   "%add_ln242_36 = add i42 %sext_ln242_55, i42 %sext_ln242_56" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4425 'add' 'add_ln242_36' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4426 [1/1] (1.04ns)   --->   "%add_ln242_82 = add i41 %shl_ln242_17, i41 %sext_ln242_114" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4426 'add' 'add_ln242_82' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4427 [1/1] (0.00ns)   --->   "%tmp_1459 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_36, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4427 'bitselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%trunc_ln242_35 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_82, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4428 'partselect' 'trunc_ln242_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%tmp_1460 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_82, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4429 'bitselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%tmp_1461 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_18, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4430 'bitselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4431 [1/1] (0.00ns)   --->   "%trunc_ln242_36 = trunc i39 %mul_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4431 'trunc' 'trunc_ln242_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4432 [1/1] (0.85ns)   --->   "%icmp_ln242_18 = icmp_ne  i16 %trunc_ln242_36, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4432 'icmp' 'icmp_ln242_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4433 [1/1] (0.00ns)   --->   "%tmp_1462 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_82, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4433 'bitselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%or_ln242_72 = or i1 %tmp_1460, i1 %icmp_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4434 'or' 'or_ln242_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%and_ln242_90 = and i1 %or_ln242_72, i1 %tmp_1461" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4435 'and' 'and_ln242_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_37)   --->   "%zext_ln242_19 = zext i1 %and_ln242_90" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4436 'zext' 'zext_ln242_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4437 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_37 = add i24 %trunc_ln242_35, i24 %zext_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4437 'add' 'add_ln242_37' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4438 [1/1] (0.00ns)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_37, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4438 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_91)   --->   "%xor_ln242_90 = xor i1 %tmp_1463, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4439 'xor' 'xor_ln242_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4440 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_91 = and i1 %tmp_1462, i1 %xor_ln242_90" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4440 'and' 'and_ln242_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4441 [1/1] (0.28ns)   --->   "%xor_ln242_91 = xor i1 %tmp_1459, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4441 'xor' 'xor_ln242_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_92)   --->   "%select_ln242_72 = select i1 %and_ln242_91, i1 %tmp_1459, i1 %xor_ln242_91" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4442 'select' 'select_ln242_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_94)   --->   "%select_ln242_73 = select i1 %and_ln242_91, i1 %xor_ln242_91, i1 %tmp_1459" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4443 'select' 'select_ln242_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_94)   --->   "%xor_ln242_92 = xor i1 %tmp_1462, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4444 'xor' 'xor_ln242_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_94)   --->   "%or_ln242_73 = or i1 %tmp_1463, i1 %xor_ln242_92" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4445 'or' 'or_ln242_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_92)   --->   "%xor_ln242_93 = xor i1 %select_ln242_72, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4446 'xor' 'xor_ln242_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_92)   --->   "%or_ln242_74 = or i1 %tmp_1463, i1 %xor_ln242_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4447 'or' 'or_ln242_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4448 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_92 = and i1 %or_ln242_74, i1 %xor_ln242_91" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4448 'and' 'and_ln242_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_94)   --->   "%and_ln242_93 = and i1 %tmp_1463, i1 %select_ln242_73" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4449 'and' 'and_ln242_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4450 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_94 = xor i1 %and_ln242_93, i1 %or_ln242_73" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4450 'xor' 'xor_ln242_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_75)   --->   "%and_ln242_94 = and i1 %xor_ln242_94, i1 %tmp_1459" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4451 'and' 'and_ln242_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_75)   --->   "%select_ln242_74 = select i1 %and_ln242_92, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4452 'select' 'select_ln242_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_75)   --->   "%or_ln242_75 = or i1 %and_ln242_92, i1 %and_ln242_94" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4453 'or' 'or_ln242_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4454 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_75 = select i1 %or_ln242_75, i24 %select_ln242_74, i24 %add_ln242_37" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4454 'select' 'select_ln242_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln242_57 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4455 'sext' 'sext_ln242_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4456 [1/1] (2.83ns)   --->   "%mul_ln242_19 = mul i39 %zext_ln242, i39 %sext_ln242_57" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4456 'mul' 'mul_ln242_19' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4457 [1/1] (0.00ns)   --->   "%shl_ln242_18 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1196, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4457 'bitconcatenate' 'shl_ln242_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4458 [1/1] (0.00ns)   --->   "%sext_ln242_58 = sext i41 %shl_ln242_18" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4458 'sext' 'sext_ln242_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln242_59 = sext i39 %mul_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4459 'sext' 'sext_ln242_59' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4460 [1/1] (0.00ns)   --->   "%sext_ln242_115 = sext i39 %mul_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4460 'sext' 'sext_ln242_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4461 [1/1] (1.04ns)   --->   "%add_ln242_38 = add i42 %sext_ln242_58, i42 %sext_ln242_59" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4461 'add' 'add_ln242_38' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4462 [1/1] (1.04ns)   --->   "%add_ln242_83 = add i41 %shl_ln242_18, i41 %sext_ln242_115" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4462 'add' 'add_ln242_83' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_1464 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_38, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4463 'bitselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%trunc_ln242_37 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_83, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4464 'partselect' 'trunc_ln242_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_83, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4465 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%tmp_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_19, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4466 'bitselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4467 [1/1] (0.00ns)   --->   "%trunc_ln242_38 = trunc i39 %mul_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4467 'trunc' 'trunc_ln242_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4468 [1/1] (0.85ns)   --->   "%icmp_ln242_19 = icmp_ne  i16 %trunc_ln242_38, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4468 'icmp' 'icmp_ln242_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4469 [1/1] (0.00ns)   --->   "%tmp_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_83, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4469 'bitselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%or_ln242_76 = or i1 %tmp_1465, i1 %icmp_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4470 'or' 'or_ln242_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%and_ln242_95 = and i1 %or_ln242_76, i1 %tmp_1466" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4471 'and' 'and_ln242_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_39)   --->   "%zext_ln242_20 = zext i1 %and_ln242_95" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4472 'zext' 'zext_ln242_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4473 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_39 = add i24 %trunc_ln242_37, i24 %zext_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4473 'add' 'add_ln242_39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4474 [1/1] (0.00ns)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_39, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4474 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_96)   --->   "%xor_ln242_95 = xor i1 %tmp_1468, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4475 'xor' 'xor_ln242_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4476 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_96 = and i1 %tmp_1467, i1 %xor_ln242_95" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4476 'and' 'and_ln242_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4477 [1/1] (0.28ns)   --->   "%xor_ln242_96 = xor i1 %tmp_1464, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4477 'xor' 'xor_ln242_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_97)   --->   "%select_ln242_76 = select i1 %and_ln242_96, i1 %tmp_1464, i1 %xor_ln242_96" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4478 'select' 'select_ln242_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_99)   --->   "%select_ln242_77 = select i1 %and_ln242_96, i1 %xor_ln242_96, i1 %tmp_1464" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4479 'select' 'select_ln242_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_99)   --->   "%xor_ln242_97 = xor i1 %tmp_1467, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4480 'xor' 'xor_ln242_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_99)   --->   "%or_ln242_77 = or i1 %tmp_1468, i1 %xor_ln242_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4481 'or' 'or_ln242_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_97)   --->   "%xor_ln242_98 = xor i1 %select_ln242_76, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4482 'xor' 'xor_ln242_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_97)   --->   "%or_ln242_78 = or i1 %tmp_1468, i1 %xor_ln242_98" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4483 'or' 'or_ln242_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4484 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_97 = and i1 %or_ln242_78, i1 %xor_ln242_96" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4484 'and' 'and_ln242_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_99)   --->   "%and_ln242_98 = and i1 %tmp_1468, i1 %select_ln242_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4485 'and' 'and_ln242_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4486 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_99 = xor i1 %and_ln242_98, i1 %or_ln242_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4486 'xor' 'xor_ln242_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_79)   --->   "%and_ln242_99 = and i1 %xor_ln242_99, i1 %tmp_1464" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4487 'and' 'and_ln242_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_79)   --->   "%select_ln242_78 = select i1 %and_ln242_97, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4488 'select' 'select_ln242_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_79)   --->   "%or_ln242_79 = or i1 %and_ln242_97, i1 %and_ln242_99" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4489 'or' 'or_ln242_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4490 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_79 = select i1 %or_ln242_79, i24 %select_ln242_78, i24 %add_ln242_39" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4490 'select' 'select_ln242_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln242_60 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4491 'sext' 'sext_ln242_60' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4492 [1/1] (2.83ns)   --->   "%mul_ln242_20 = mul i39 %zext_ln242, i39 %sext_ln242_60" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4492 'mul' 'mul_ln242_20' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4493 [1/1] (0.00ns)   --->   "%shl_ln242_19 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1194, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4493 'bitconcatenate' 'shl_ln242_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln242_61 = sext i41 %shl_ln242_19" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4494 'sext' 'sext_ln242_61' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln242_62 = sext i39 %mul_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4495 'sext' 'sext_ln242_62' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln242_116 = sext i39 %mul_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4496 'sext' 'sext_ln242_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4497 [1/1] (1.04ns)   --->   "%add_ln242_40 = add i42 %sext_ln242_61, i42 %sext_ln242_62" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4497 'add' 'add_ln242_40' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4498 [1/1] (1.04ns)   --->   "%add_ln242_84 = add i41 %shl_ln242_19, i41 %sext_ln242_116" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4498 'add' 'add_ln242_84' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4499 [1/1] (0.00ns)   --->   "%tmp_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_40, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4499 'bitselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%trunc_ln242_39 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_84, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4500 'partselect' 'trunc_ln242_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_84, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4501 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%tmp_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_20, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4502 'bitselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4503 [1/1] (0.00ns)   --->   "%trunc_ln242_40 = trunc i39 %mul_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4503 'trunc' 'trunc_ln242_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4504 [1/1] (0.85ns)   --->   "%icmp_ln242_20 = icmp_ne  i16 %trunc_ln242_40, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4504 'icmp' 'icmp_ln242_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_84, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4505 'bitselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%or_ln242_80 = or i1 %tmp_1470, i1 %icmp_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4506 'or' 'or_ln242_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%and_ln242_100 = and i1 %or_ln242_80, i1 %tmp_1471" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4507 'and' 'and_ln242_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_41)   --->   "%zext_ln242_21 = zext i1 %and_ln242_100" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4508 'zext' 'zext_ln242_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4509 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_41 = add i24 %trunc_ln242_39, i24 %zext_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4509 'add' 'add_ln242_41' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4510 [1/1] (0.00ns)   --->   "%tmp_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_41, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4510 'bitselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_101)   --->   "%xor_ln242_100 = xor i1 %tmp_1473, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4511 'xor' 'xor_ln242_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4512 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_101 = and i1 %tmp_1472, i1 %xor_ln242_100" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4512 'and' 'and_ln242_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4513 [1/1] (0.28ns)   --->   "%xor_ln242_101 = xor i1 %tmp_1469, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4513 'xor' 'xor_ln242_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_102)   --->   "%select_ln242_80 = select i1 %and_ln242_101, i1 %tmp_1469, i1 %xor_ln242_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4514 'select' 'select_ln242_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_104)   --->   "%select_ln242_81 = select i1 %and_ln242_101, i1 %xor_ln242_101, i1 %tmp_1469" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4515 'select' 'select_ln242_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_104)   --->   "%xor_ln242_102 = xor i1 %tmp_1472, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4516 'xor' 'xor_ln242_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_104)   --->   "%or_ln242_81 = or i1 %tmp_1473, i1 %xor_ln242_102" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4517 'or' 'or_ln242_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_102)   --->   "%xor_ln242_103 = xor i1 %select_ln242_80, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4518 'xor' 'xor_ln242_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_102)   --->   "%or_ln242_82 = or i1 %tmp_1473, i1 %xor_ln242_103" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4519 'or' 'or_ln242_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_102 = and i1 %or_ln242_82, i1 %xor_ln242_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4520 'and' 'and_ln242_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_104)   --->   "%and_ln242_103 = and i1 %tmp_1473, i1 %select_ln242_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4521 'and' 'and_ln242_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4522 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_104 = xor i1 %and_ln242_103, i1 %or_ln242_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4522 'xor' 'xor_ln242_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_83)   --->   "%and_ln242_104 = and i1 %xor_ln242_104, i1 %tmp_1469" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4523 'and' 'and_ln242_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_83)   --->   "%select_ln242_82 = select i1 %and_ln242_102, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4524 'select' 'select_ln242_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_83)   --->   "%or_ln242_83 = or i1 %and_ln242_102, i1 %and_ln242_104" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4525 'or' 'or_ln242_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4526 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_83 = select i1 %or_ln242_83, i24 %select_ln242_82, i24 %add_ln242_41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4526 'select' 'select_ln242_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln242_63 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4527 'sext' 'sext_ln242_63' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4528 [1/1] (2.83ns)   --->   "%mul_ln242_21 = mul i39 %zext_ln242, i39 %sext_ln242_63" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4528 'mul' 'mul_ln242_21' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4529 [1/1] (0.00ns)   --->   "%shl_ln242_20 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1192, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4529 'bitconcatenate' 'shl_ln242_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln242_64 = sext i41 %shl_ln242_20" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4530 'sext' 'sext_ln242_64' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln242_65 = sext i39 %mul_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4531 'sext' 'sext_ln242_65' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln242_117 = sext i39 %mul_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4532 'sext' 'sext_ln242_117' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4533 [1/1] (1.04ns)   --->   "%add_ln242_42 = add i42 %sext_ln242_64, i42 %sext_ln242_65" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4533 'add' 'add_ln242_42' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4534 [1/1] (1.04ns)   --->   "%add_ln242_85 = add i41 %shl_ln242_20, i41 %sext_ln242_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4534 'add' 'add_ln242_85' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4535 [1/1] (0.00ns)   --->   "%tmp_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_42, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4535 'bitselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%trunc_ln242_41 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_85, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4536 'partselect' 'trunc_ln242_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_85, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4537 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_21, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4538 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4539 [1/1] (0.00ns)   --->   "%trunc_ln242_42 = trunc i39 %mul_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4539 'trunc' 'trunc_ln242_42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4540 [1/1] (0.85ns)   --->   "%icmp_ln242_21 = icmp_ne  i16 %trunc_ln242_42, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4540 'icmp' 'icmp_ln242_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4541 [1/1] (0.00ns)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_85, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4541 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%or_ln242_84 = or i1 %tmp_1475, i1 %icmp_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4542 'or' 'or_ln242_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%and_ln242_105 = and i1 %or_ln242_84, i1 %tmp_1476" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4543 'and' 'and_ln242_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_43)   --->   "%zext_ln242_22 = zext i1 %and_ln242_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4544 'zext' 'zext_ln242_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4545 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_43 = add i24 %trunc_ln242_41, i24 %zext_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4545 'add' 'add_ln242_43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_43, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4546 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_106)   --->   "%xor_ln242_105 = xor i1 %tmp_1478, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4547 'xor' 'xor_ln242_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4548 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_106 = and i1 %tmp_1477, i1 %xor_ln242_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4548 'and' 'and_ln242_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4549 [1/1] (0.28ns)   --->   "%xor_ln242_106 = xor i1 %tmp_1474, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4549 'xor' 'xor_ln242_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_107)   --->   "%select_ln242_84 = select i1 %and_ln242_106, i1 %tmp_1474, i1 %xor_ln242_106" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4550 'select' 'select_ln242_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_109)   --->   "%select_ln242_85 = select i1 %and_ln242_106, i1 %xor_ln242_106, i1 %tmp_1474" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4551 'select' 'select_ln242_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_109)   --->   "%xor_ln242_107 = xor i1 %tmp_1477, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4552 'xor' 'xor_ln242_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_109)   --->   "%or_ln242_85 = or i1 %tmp_1478, i1 %xor_ln242_107" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4553 'or' 'or_ln242_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_107)   --->   "%xor_ln242_108 = xor i1 %select_ln242_84, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4554 'xor' 'xor_ln242_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_107)   --->   "%or_ln242_86 = or i1 %tmp_1478, i1 %xor_ln242_108" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4555 'or' 'or_ln242_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4556 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_107 = and i1 %or_ln242_86, i1 %xor_ln242_106" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4556 'and' 'and_ln242_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_109)   --->   "%and_ln242_108 = and i1 %tmp_1478, i1 %select_ln242_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4557 'and' 'and_ln242_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4558 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_109 = xor i1 %and_ln242_108, i1 %or_ln242_85" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4558 'xor' 'xor_ln242_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_87)   --->   "%and_ln242_109 = and i1 %xor_ln242_109, i1 %tmp_1474" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4559 'and' 'and_ln242_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_87)   --->   "%select_ln242_86 = select i1 %and_ln242_107, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4560 'select' 'select_ln242_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_87)   --->   "%or_ln242_87 = or i1 %and_ln242_107, i1 %and_ln242_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4561 'or' 'or_ln242_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4562 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_87 = select i1 %or_ln242_87, i24 %select_ln242_86, i24 %add_ln242_43" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4562 'select' 'select_ln242_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln242_66 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4563 'sext' 'sext_ln242_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4564 [1/1] (2.83ns)   --->   "%mul_ln242_22 = mul i39 %zext_ln242, i39 %sext_ln242_66" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4564 'mul' 'mul_ln242_22' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4565 [1/1] (0.00ns)   --->   "%shl_ln242_21 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1190, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4565 'bitconcatenate' 'shl_ln242_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln242_67 = sext i41 %shl_ln242_21" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4566 'sext' 'sext_ln242_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln242_68 = sext i39 %mul_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4567 'sext' 'sext_ln242_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln242_118 = sext i39 %mul_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4568 'sext' 'sext_ln242_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4569 [1/1] (1.04ns)   --->   "%add_ln242_44 = add i42 %sext_ln242_67, i42 %sext_ln242_68" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4569 'add' 'add_ln242_44' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4570 [1/1] (1.04ns)   --->   "%add_ln242_86 = add i41 %shl_ln242_21, i41 %sext_ln242_118" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4570 'add' 'add_ln242_86' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4571 [1/1] (0.00ns)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_44, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4571 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%trunc_ln242_43 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_86, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4572 'partselect' 'trunc_ln242_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_86, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4573 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_22, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4574 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4575 [1/1] (0.00ns)   --->   "%trunc_ln242_44 = trunc i39 %mul_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4575 'trunc' 'trunc_ln242_44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4576 [1/1] (0.85ns)   --->   "%icmp_ln242_22 = icmp_ne  i16 %trunc_ln242_44, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4576 'icmp' 'icmp_ln242_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4577 [1/1] (0.00ns)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_86, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4577 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%or_ln242_88 = or i1 %tmp_1480, i1 %icmp_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4578 'or' 'or_ln242_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%and_ln242_110 = and i1 %or_ln242_88, i1 %tmp_1481" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4579 'and' 'and_ln242_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_45)   --->   "%zext_ln242_23 = zext i1 %and_ln242_110" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4580 'zext' 'zext_ln242_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4581 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_45 = add i24 %trunc_ln242_43, i24 %zext_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4581 'add' 'add_ln242_45' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4582 [1/1] (0.00ns)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_45, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4582 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_111)   --->   "%xor_ln242_110 = xor i1 %tmp_1483, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4583 'xor' 'xor_ln242_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_111 = and i1 %tmp_1482, i1 %xor_ln242_110" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4584 'and' 'and_ln242_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4585 [1/1] (0.28ns)   --->   "%xor_ln242_111 = xor i1 %tmp_1479, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4585 'xor' 'xor_ln242_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_112)   --->   "%select_ln242_88 = select i1 %and_ln242_111, i1 %tmp_1479, i1 %xor_ln242_111" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4586 'select' 'select_ln242_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_114)   --->   "%select_ln242_89 = select i1 %and_ln242_111, i1 %xor_ln242_111, i1 %tmp_1479" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4587 'select' 'select_ln242_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_114)   --->   "%xor_ln242_112 = xor i1 %tmp_1482, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4588 'xor' 'xor_ln242_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_114)   --->   "%or_ln242_89 = or i1 %tmp_1483, i1 %xor_ln242_112" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4589 'or' 'or_ln242_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_112)   --->   "%xor_ln242_113 = xor i1 %select_ln242_88, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4590 'xor' 'xor_ln242_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_112)   --->   "%or_ln242_90 = or i1 %tmp_1483, i1 %xor_ln242_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4591 'or' 'or_ln242_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4592 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_112 = and i1 %or_ln242_90, i1 %xor_ln242_111" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4592 'and' 'and_ln242_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_114)   --->   "%and_ln242_113 = and i1 %tmp_1483, i1 %select_ln242_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4593 'and' 'and_ln242_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4594 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_114 = xor i1 %and_ln242_113, i1 %or_ln242_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4594 'xor' 'xor_ln242_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_91)   --->   "%and_ln242_114 = and i1 %xor_ln242_114, i1 %tmp_1479" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4595 'and' 'and_ln242_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_91)   --->   "%select_ln242_90 = select i1 %and_ln242_112, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4596 'select' 'select_ln242_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_91)   --->   "%or_ln242_91 = or i1 %and_ln242_112, i1 %and_ln242_114" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4597 'or' 'or_ln242_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_91 = select i1 %or_ln242_91, i24 %select_ln242_90, i24 %add_ln242_45" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4598 'select' 'select_ln242_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln242_69 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4599 'sext' 'sext_ln242_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4600 [1/1] (2.83ns)   --->   "%mul_ln242_23 = mul i39 %zext_ln242, i39 %sext_ln242_69" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4600 'mul' 'mul_ln242_23' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4601 [1/1] (0.00ns)   --->   "%shl_ln242_22 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1188, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4601 'bitconcatenate' 'shl_ln242_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln242_70 = sext i41 %shl_ln242_22" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4602 'sext' 'sext_ln242_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln242_71 = sext i39 %mul_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4603 'sext' 'sext_ln242_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln242_119 = sext i39 %mul_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4604 'sext' 'sext_ln242_119' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4605 [1/1] (1.04ns)   --->   "%add_ln242_46 = add i42 %sext_ln242_70, i42 %sext_ln242_71" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4605 'add' 'add_ln242_46' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4606 [1/1] (1.04ns)   --->   "%add_ln242_87 = add i41 %shl_ln242_22, i41 %sext_ln242_119" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4606 'add' 'add_ln242_87' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4607 [1/1] (0.00ns)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_46, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4607 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%trunc_ln242_45 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_87, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4608 'partselect' 'trunc_ln242_45' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_87, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4609 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%tmp_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_23, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4610 'bitselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4611 [1/1] (0.00ns)   --->   "%trunc_ln242_46 = trunc i39 %mul_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4611 'trunc' 'trunc_ln242_46' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4612 [1/1] (0.85ns)   --->   "%icmp_ln242_23 = icmp_ne  i16 %trunc_ln242_46, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4612 'icmp' 'icmp_ln242_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4613 [1/1] (0.00ns)   --->   "%tmp_1487 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_87, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4613 'bitselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%or_ln242_92 = or i1 %tmp_1485, i1 %icmp_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4614 'or' 'or_ln242_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%and_ln242_115 = and i1 %or_ln242_92, i1 %tmp_1486" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4615 'and' 'and_ln242_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_47)   --->   "%zext_ln242_24 = zext i1 %and_ln242_115" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4616 'zext' 'zext_ln242_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4617 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_47 = add i24 %trunc_ln242_45, i24 %zext_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4617 'add' 'add_ln242_47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4618 [1/1] (0.00ns)   --->   "%tmp_1488 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_47, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4618 'bitselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_116)   --->   "%xor_ln242_115 = xor i1 %tmp_1488, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4619 'xor' 'xor_ln242_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4620 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_116 = and i1 %tmp_1487, i1 %xor_ln242_115" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4620 'and' 'and_ln242_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4621 [1/1] (0.28ns)   --->   "%xor_ln242_116 = xor i1 %tmp_1484, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4621 'xor' 'xor_ln242_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_117)   --->   "%select_ln242_92 = select i1 %and_ln242_116, i1 %tmp_1484, i1 %xor_ln242_116" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4622 'select' 'select_ln242_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_119)   --->   "%select_ln242_93 = select i1 %and_ln242_116, i1 %xor_ln242_116, i1 %tmp_1484" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4623 'select' 'select_ln242_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_119)   --->   "%xor_ln242_117 = xor i1 %tmp_1487, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4624 'xor' 'xor_ln242_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_119)   --->   "%or_ln242_93 = or i1 %tmp_1488, i1 %xor_ln242_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4625 'or' 'or_ln242_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_117)   --->   "%xor_ln242_118 = xor i1 %select_ln242_92, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4626 'xor' 'xor_ln242_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_117)   --->   "%or_ln242_94 = or i1 %tmp_1488, i1 %xor_ln242_118" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4627 'or' 'or_ln242_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4628 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_117 = and i1 %or_ln242_94, i1 %xor_ln242_116" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4628 'and' 'and_ln242_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_119)   --->   "%and_ln242_118 = and i1 %tmp_1488, i1 %select_ln242_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4629 'and' 'and_ln242_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4630 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_119 = xor i1 %and_ln242_118, i1 %or_ln242_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4630 'xor' 'xor_ln242_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_95)   --->   "%and_ln242_119 = and i1 %xor_ln242_119, i1 %tmp_1484" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4631 'and' 'and_ln242_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_95)   --->   "%select_ln242_94 = select i1 %and_ln242_117, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4632 'select' 'select_ln242_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_95)   --->   "%or_ln242_95 = or i1 %and_ln242_117, i1 %and_ln242_119" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4633 'or' 'or_ln242_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4634 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_95 = select i1 %or_ln242_95, i24 %select_ln242_94, i24 %add_ln242_47" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4634 'select' 'select_ln242_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln242_72 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4635 'sext' 'sext_ln242_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4636 [1/1] (2.83ns)   --->   "%mul_ln242_24 = mul i39 %zext_ln242, i39 %sext_ln242_72" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4636 'mul' 'mul_ln242_24' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4637 [1/1] (0.00ns)   --->   "%shl_ln242_23 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1186, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4637 'bitconcatenate' 'shl_ln242_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4638 [1/1] (0.00ns)   --->   "%sext_ln242_73 = sext i41 %shl_ln242_23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4638 'sext' 'sext_ln242_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln242_74 = sext i39 %mul_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4639 'sext' 'sext_ln242_74' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4640 [1/1] (0.00ns)   --->   "%sext_ln242_120 = sext i39 %mul_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4640 'sext' 'sext_ln242_120' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4641 [1/1] (1.04ns)   --->   "%add_ln242_48 = add i42 %sext_ln242_73, i42 %sext_ln242_74" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4641 'add' 'add_ln242_48' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4642 [1/1] (1.04ns)   --->   "%add_ln242_88 = add i41 %shl_ln242_23, i41 %sext_ln242_120" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4642 'add' 'add_ln242_88' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4643 [1/1] (0.00ns)   --->   "%tmp_1489 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_48, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4643 'bitselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%trunc_ln242_47 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_88, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4644 'partselect' 'trunc_ln242_47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%tmp_1490 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_88, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4645 'bitselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%tmp_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_24, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4646 'bitselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4647 [1/1] (0.00ns)   --->   "%trunc_ln242_48 = trunc i39 %mul_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4647 'trunc' 'trunc_ln242_48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4648 [1/1] (0.85ns)   --->   "%icmp_ln242_24 = icmp_ne  i16 %trunc_ln242_48, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4648 'icmp' 'icmp_ln242_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4649 [1/1] (0.00ns)   --->   "%tmp_1492 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_88, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4649 'bitselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%or_ln242_96 = or i1 %tmp_1490, i1 %icmp_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4650 'or' 'or_ln242_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%and_ln242_120 = and i1 %or_ln242_96, i1 %tmp_1491" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4651 'and' 'and_ln242_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_49)   --->   "%zext_ln242_25 = zext i1 %and_ln242_120" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4652 'zext' 'zext_ln242_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4653 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_49 = add i24 %trunc_ln242_47, i24 %zext_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4653 'add' 'add_ln242_49' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4654 [1/1] (0.00ns)   --->   "%tmp_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_49, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4654 'bitselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_121)   --->   "%xor_ln242_120 = xor i1 %tmp_1493, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4655 'xor' 'xor_ln242_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4656 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_121 = and i1 %tmp_1492, i1 %xor_ln242_120" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4656 'and' 'and_ln242_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4657 [1/1] (0.28ns)   --->   "%xor_ln242_121 = xor i1 %tmp_1489, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4657 'xor' 'xor_ln242_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_122)   --->   "%select_ln242_96 = select i1 %and_ln242_121, i1 %tmp_1489, i1 %xor_ln242_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4658 'select' 'select_ln242_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_124)   --->   "%select_ln242_97 = select i1 %and_ln242_121, i1 %xor_ln242_121, i1 %tmp_1489" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4659 'select' 'select_ln242_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_124)   --->   "%xor_ln242_122 = xor i1 %tmp_1492, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4660 'xor' 'xor_ln242_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_124)   --->   "%or_ln242_97 = or i1 %tmp_1493, i1 %xor_ln242_122" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4661 'or' 'or_ln242_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_122)   --->   "%xor_ln242_123 = xor i1 %select_ln242_96, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4662 'xor' 'xor_ln242_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_122)   --->   "%or_ln242_98 = or i1 %tmp_1493, i1 %xor_ln242_123" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4663 'or' 'or_ln242_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4664 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_122 = and i1 %or_ln242_98, i1 %xor_ln242_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4664 'and' 'and_ln242_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_124)   --->   "%and_ln242_123 = and i1 %tmp_1493, i1 %select_ln242_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4665 'and' 'and_ln242_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4666 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_124 = xor i1 %and_ln242_123, i1 %or_ln242_97" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4666 'xor' 'xor_ln242_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_99)   --->   "%and_ln242_124 = and i1 %xor_ln242_124, i1 %tmp_1489" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4667 'and' 'and_ln242_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_99)   --->   "%select_ln242_98 = select i1 %and_ln242_122, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4668 'select' 'select_ln242_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_99)   --->   "%or_ln242_99 = or i1 %and_ln242_122, i1 %and_ln242_124" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4669 'or' 'or_ln242_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4670 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_99 = select i1 %or_ln242_99, i24 %select_ln242_98, i24 %add_ln242_49" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4670 'select' 'select_ln242_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln242_75 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4671 'sext' 'sext_ln242_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4672 [1/1] (2.83ns)   --->   "%mul_ln242_25 = mul i39 %zext_ln242, i39 %sext_ln242_75" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4672 'mul' 'mul_ln242_25' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4673 [1/1] (0.00ns)   --->   "%shl_ln242_24 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1184, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4673 'bitconcatenate' 'shl_ln242_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln242_76 = sext i41 %shl_ln242_24" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4674 'sext' 'sext_ln242_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln242_77 = sext i39 %mul_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4675 'sext' 'sext_ln242_77' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln242_121 = sext i39 %mul_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4676 'sext' 'sext_ln242_121' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4677 [1/1] (1.04ns)   --->   "%add_ln242_50 = add i42 %sext_ln242_76, i42 %sext_ln242_77" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4677 'add' 'add_ln242_50' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4678 [1/1] (1.04ns)   --->   "%add_ln242_89 = add i41 %shl_ln242_24, i41 %sext_ln242_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4678 'add' 'add_ln242_89' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4679 [1/1] (0.00ns)   --->   "%tmp_1494 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_50, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4679 'bitselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%trunc_ln242_49 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_89, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4680 'partselect' 'trunc_ln242_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%tmp_1495 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_89, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4681 'bitselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%tmp_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_25, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4682 'bitselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4683 [1/1] (0.00ns)   --->   "%trunc_ln242_50 = trunc i39 %mul_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4683 'trunc' 'trunc_ln242_50' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4684 [1/1] (0.85ns)   --->   "%icmp_ln242_25 = icmp_ne  i16 %trunc_ln242_50, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4684 'icmp' 'icmp_ln242_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4685 [1/1] (0.00ns)   --->   "%tmp_1497 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_89, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4685 'bitselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%or_ln242_100 = or i1 %tmp_1495, i1 %icmp_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4686 'or' 'or_ln242_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%and_ln242_125 = and i1 %or_ln242_100, i1 %tmp_1496" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4687 'and' 'and_ln242_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_51)   --->   "%zext_ln242_26 = zext i1 %and_ln242_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4688 'zext' 'zext_ln242_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4689 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_51 = add i24 %trunc_ln242_49, i24 %zext_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4689 'add' 'add_ln242_51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4690 [1/1] (0.00ns)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_51, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4690 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_126)   --->   "%xor_ln242_125 = xor i1 %tmp_1498, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4691 'xor' 'xor_ln242_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4692 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_126 = and i1 %tmp_1497, i1 %xor_ln242_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4692 'and' 'and_ln242_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4693 [1/1] (0.28ns)   --->   "%xor_ln242_126 = xor i1 %tmp_1494, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4693 'xor' 'xor_ln242_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_127)   --->   "%select_ln242_100 = select i1 %and_ln242_126, i1 %tmp_1494, i1 %xor_ln242_126" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4694 'select' 'select_ln242_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_129)   --->   "%select_ln242_101 = select i1 %and_ln242_126, i1 %xor_ln242_126, i1 %tmp_1494" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4695 'select' 'select_ln242_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_129)   --->   "%xor_ln242_127 = xor i1 %tmp_1497, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4696 'xor' 'xor_ln242_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_129)   --->   "%or_ln242_101 = or i1 %tmp_1498, i1 %xor_ln242_127" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4697 'or' 'or_ln242_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_127)   --->   "%xor_ln242_128 = xor i1 %select_ln242_100, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4698 'xor' 'xor_ln242_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_127)   --->   "%or_ln242_102 = or i1 %tmp_1498, i1 %xor_ln242_128" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4699 'or' 'or_ln242_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4700 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_127 = and i1 %or_ln242_102, i1 %xor_ln242_126" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4700 'and' 'and_ln242_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_129)   --->   "%and_ln242_128 = and i1 %tmp_1498, i1 %select_ln242_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4701 'and' 'and_ln242_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4702 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_129 = xor i1 %and_ln242_128, i1 %or_ln242_101" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4702 'xor' 'xor_ln242_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_103)   --->   "%and_ln242_129 = and i1 %xor_ln242_129, i1 %tmp_1494" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4703 'and' 'and_ln242_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_103)   --->   "%select_ln242_102 = select i1 %and_ln242_127, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4704 'select' 'select_ln242_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_103)   --->   "%or_ln242_103 = or i1 %and_ln242_127, i1 %and_ln242_129" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4705 'or' 'or_ln242_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4706 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_103 = select i1 %or_ln242_103, i24 %select_ln242_102, i24 %add_ln242_51" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4706 'select' 'select_ln242_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln242_78 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4707 'sext' 'sext_ln242_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4708 [1/1] (2.83ns)   --->   "%mul_ln242_26 = mul i39 %zext_ln242, i39 %sext_ln242_78" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4708 'mul' 'mul_ln242_26' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4709 [1/1] (0.00ns)   --->   "%shl_ln242_25 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1182, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4709 'bitconcatenate' 'shl_ln242_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln242_79 = sext i41 %shl_ln242_25" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4710 'sext' 'sext_ln242_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln242_80 = sext i39 %mul_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4711 'sext' 'sext_ln242_80' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln242_122 = sext i39 %mul_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4712 'sext' 'sext_ln242_122' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4713 [1/1] (1.04ns)   --->   "%add_ln242_52 = add i42 %sext_ln242_79, i42 %sext_ln242_80" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4713 'add' 'add_ln242_52' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4714 [1/1] (1.04ns)   --->   "%add_ln242_90 = add i41 %shl_ln242_25, i41 %sext_ln242_122" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4714 'add' 'add_ln242_90' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4715 [1/1] (0.00ns)   --->   "%tmp_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_52, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4715 'bitselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%trunc_ln242_51 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_90, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4716 'partselect' 'trunc_ln242_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%tmp_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_90, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4717 'bitselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%tmp_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_26, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4718 'bitselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4719 [1/1] (0.00ns)   --->   "%trunc_ln242_52 = trunc i39 %mul_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4719 'trunc' 'trunc_ln242_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4720 [1/1] (0.85ns)   --->   "%icmp_ln242_26 = icmp_ne  i16 %trunc_ln242_52, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4720 'icmp' 'icmp_ln242_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4721 [1/1] (0.00ns)   --->   "%tmp_1502 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_90, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4721 'bitselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%or_ln242_104 = or i1 %tmp_1500, i1 %icmp_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4722 'or' 'or_ln242_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%and_ln242_130 = and i1 %or_ln242_104, i1 %tmp_1501" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4723 'and' 'and_ln242_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_53)   --->   "%zext_ln242_27 = zext i1 %and_ln242_130" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4724 'zext' 'zext_ln242_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4725 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_53 = add i24 %trunc_ln242_51, i24 %zext_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4725 'add' 'add_ln242_53' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4726 [1/1] (0.00ns)   --->   "%tmp_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_53, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4726 'bitselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_131)   --->   "%xor_ln242_130 = xor i1 %tmp_1503, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4727 'xor' 'xor_ln242_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4728 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_131 = and i1 %tmp_1502, i1 %xor_ln242_130" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4728 'and' 'and_ln242_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4729 [1/1] (0.28ns)   --->   "%xor_ln242_131 = xor i1 %tmp_1499, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4729 'xor' 'xor_ln242_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_132)   --->   "%select_ln242_104 = select i1 %and_ln242_131, i1 %tmp_1499, i1 %xor_ln242_131" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4730 'select' 'select_ln242_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_134)   --->   "%select_ln242_105 = select i1 %and_ln242_131, i1 %xor_ln242_131, i1 %tmp_1499" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4731 'select' 'select_ln242_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_134)   --->   "%xor_ln242_132 = xor i1 %tmp_1502, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4732 'xor' 'xor_ln242_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_134)   --->   "%or_ln242_105 = or i1 %tmp_1503, i1 %xor_ln242_132" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4733 'or' 'or_ln242_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_132)   --->   "%xor_ln242_133 = xor i1 %select_ln242_104, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4734 'xor' 'xor_ln242_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_132)   --->   "%or_ln242_106 = or i1 %tmp_1503, i1 %xor_ln242_133" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4735 'or' 'or_ln242_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4736 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_132 = and i1 %or_ln242_106, i1 %xor_ln242_131" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4736 'and' 'and_ln242_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_134)   --->   "%and_ln242_133 = and i1 %tmp_1503, i1 %select_ln242_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4737 'and' 'and_ln242_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4738 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_134 = xor i1 %and_ln242_133, i1 %or_ln242_105" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4738 'xor' 'xor_ln242_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_107)   --->   "%and_ln242_134 = and i1 %xor_ln242_134, i1 %tmp_1499" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4739 'and' 'and_ln242_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_107)   --->   "%select_ln242_106 = select i1 %and_ln242_132, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4740 'select' 'select_ln242_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_107)   --->   "%or_ln242_107 = or i1 %and_ln242_132, i1 %and_ln242_134" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4741 'or' 'or_ln242_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4742 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_107 = select i1 %or_ln242_107, i24 %select_ln242_106, i24 %add_ln242_53" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4742 'select' 'select_ln242_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln242_81 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4743 'sext' 'sext_ln242_81' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4744 [1/1] (2.83ns)   --->   "%mul_ln242_27 = mul i39 %zext_ln242, i39 %sext_ln242_81" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4744 'mul' 'mul_ln242_27' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4745 [1/1] (0.00ns)   --->   "%shl_ln242_26 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1180, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4745 'bitconcatenate' 'shl_ln242_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4746 [1/1] (0.00ns)   --->   "%sext_ln242_82 = sext i41 %shl_ln242_26" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4746 'sext' 'sext_ln242_82' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln242_83 = sext i39 %mul_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4747 'sext' 'sext_ln242_83' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln242_123 = sext i39 %mul_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4748 'sext' 'sext_ln242_123' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4749 [1/1] (1.04ns)   --->   "%add_ln242_54 = add i42 %sext_ln242_82, i42 %sext_ln242_83" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4749 'add' 'add_ln242_54' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4750 [1/1] (1.04ns)   --->   "%add_ln242_91 = add i41 %shl_ln242_26, i41 %sext_ln242_123" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4750 'add' 'add_ln242_91' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4751 [1/1] (0.00ns)   --->   "%tmp_1504 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_54, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4751 'bitselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4752 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%trunc_ln242_53 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_91, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4752 'partselect' 'trunc_ln242_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%tmp_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_91, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4753 'bitselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%tmp_1506 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_27, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4754 'bitselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4755 [1/1] (0.00ns)   --->   "%trunc_ln242_54 = trunc i39 %mul_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4755 'trunc' 'trunc_ln242_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4756 [1/1] (0.85ns)   --->   "%icmp_ln242_27 = icmp_ne  i16 %trunc_ln242_54, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4756 'icmp' 'icmp_ln242_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_91, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4757 'bitselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%or_ln242_108 = or i1 %tmp_1505, i1 %icmp_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4758 'or' 'or_ln242_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%and_ln242_135 = and i1 %or_ln242_108, i1 %tmp_1506" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4759 'and' 'and_ln242_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_55)   --->   "%zext_ln242_28 = zext i1 %and_ln242_135" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4760 'zext' 'zext_ln242_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4761 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_55 = add i24 %trunc_ln242_53, i24 %zext_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4761 'add' 'add_ln242_55' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4762 [1/1] (0.00ns)   --->   "%tmp_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_55, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4762 'bitselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_136)   --->   "%xor_ln242_135 = xor i1 %tmp_1508, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4763 'xor' 'xor_ln242_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4764 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_136 = and i1 %tmp_1507, i1 %xor_ln242_135" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4764 'and' 'and_ln242_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4765 [1/1] (0.28ns)   --->   "%xor_ln242_136 = xor i1 %tmp_1504, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4765 'xor' 'xor_ln242_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_137)   --->   "%select_ln242_108 = select i1 %and_ln242_136, i1 %tmp_1504, i1 %xor_ln242_136" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4766 'select' 'select_ln242_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_139)   --->   "%select_ln242_109 = select i1 %and_ln242_136, i1 %xor_ln242_136, i1 %tmp_1504" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4767 'select' 'select_ln242_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_139)   --->   "%xor_ln242_137 = xor i1 %tmp_1507, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4768 'xor' 'xor_ln242_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_139)   --->   "%or_ln242_109 = or i1 %tmp_1508, i1 %xor_ln242_137" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4769 'or' 'or_ln242_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_137)   --->   "%xor_ln242_138 = xor i1 %select_ln242_108, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4770 'xor' 'xor_ln242_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_137)   --->   "%or_ln242_110 = or i1 %tmp_1508, i1 %xor_ln242_138" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4771 'or' 'or_ln242_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4772 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_137 = and i1 %or_ln242_110, i1 %xor_ln242_136" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4772 'and' 'and_ln242_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_139)   --->   "%and_ln242_138 = and i1 %tmp_1508, i1 %select_ln242_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4773 'and' 'and_ln242_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4774 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_139 = xor i1 %and_ln242_138, i1 %or_ln242_109" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4774 'xor' 'xor_ln242_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_111)   --->   "%and_ln242_139 = and i1 %xor_ln242_139, i1 %tmp_1504" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4775 'and' 'and_ln242_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_111)   --->   "%select_ln242_110 = select i1 %and_ln242_137, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4776 'select' 'select_ln242_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_111)   --->   "%or_ln242_111 = or i1 %and_ln242_137, i1 %and_ln242_139" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4777 'or' 'or_ln242_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4778 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_111 = select i1 %or_ln242_111, i24 %select_ln242_110, i24 %add_ln242_55" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4778 'select' 'select_ln242_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln242_84 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4779 'sext' 'sext_ln242_84' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4780 [1/1] (2.83ns)   --->   "%mul_ln242_28 = mul i39 %zext_ln242, i39 %sext_ln242_84" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4780 'mul' 'mul_ln242_28' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4781 [1/1] (0.00ns)   --->   "%shl_ln242_27 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1178, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4781 'bitconcatenate' 'shl_ln242_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln242_85 = sext i41 %shl_ln242_27" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4782 'sext' 'sext_ln242_85' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln242_86 = sext i39 %mul_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4783 'sext' 'sext_ln242_86' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln242_124 = sext i39 %mul_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4784 'sext' 'sext_ln242_124' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4785 [1/1] (1.04ns)   --->   "%add_ln242_56 = add i42 %sext_ln242_85, i42 %sext_ln242_86" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4785 'add' 'add_ln242_56' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4786 [1/1] (1.04ns)   --->   "%add_ln242_92 = add i41 %shl_ln242_27, i41 %sext_ln242_124" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4786 'add' 'add_ln242_92' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_56, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4787 'bitselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%trunc_ln242_55 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_92, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4788 'partselect' 'trunc_ln242_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_92, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4789 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%tmp_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_28, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4790 'bitselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4791 [1/1] (0.00ns)   --->   "%trunc_ln242_56 = trunc i39 %mul_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4791 'trunc' 'trunc_ln242_56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4792 [1/1] (0.85ns)   --->   "%icmp_ln242_28 = icmp_ne  i16 %trunc_ln242_56, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4792 'icmp' 'icmp_ln242_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4793 [1/1] (0.00ns)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_92, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4793 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%or_ln242_112 = or i1 %tmp_1510, i1 %icmp_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4794 'or' 'or_ln242_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%and_ln242_140 = and i1 %or_ln242_112, i1 %tmp_1511" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4795 'and' 'and_ln242_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_57)   --->   "%zext_ln242_29 = zext i1 %and_ln242_140" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4796 'zext' 'zext_ln242_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4797 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_57 = add i24 %trunc_ln242_55, i24 %zext_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4797 'add' 'add_ln242_57' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4798 [1/1] (0.00ns)   --->   "%tmp_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_57, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4798 'bitselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_141)   --->   "%xor_ln242_140 = xor i1 %tmp_1513, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4799 'xor' 'xor_ln242_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4800 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_141 = and i1 %tmp_1512, i1 %xor_ln242_140" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4800 'and' 'and_ln242_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4801 [1/1] (0.28ns)   --->   "%xor_ln242_141 = xor i1 %tmp_1509, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4801 'xor' 'xor_ln242_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_142)   --->   "%select_ln242_112 = select i1 %and_ln242_141, i1 %tmp_1509, i1 %xor_ln242_141" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4802 'select' 'select_ln242_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_144)   --->   "%select_ln242_113 = select i1 %and_ln242_141, i1 %xor_ln242_141, i1 %tmp_1509" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4803 'select' 'select_ln242_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_144)   --->   "%xor_ln242_142 = xor i1 %tmp_1512, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4804 'xor' 'xor_ln242_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_144)   --->   "%or_ln242_113 = or i1 %tmp_1513, i1 %xor_ln242_142" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4805 'or' 'or_ln242_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_142)   --->   "%xor_ln242_143 = xor i1 %select_ln242_112, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4806 'xor' 'xor_ln242_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_142)   --->   "%or_ln242_114 = or i1 %tmp_1513, i1 %xor_ln242_143" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4807 'or' 'or_ln242_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4808 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_142 = and i1 %or_ln242_114, i1 %xor_ln242_141" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4808 'and' 'and_ln242_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_144)   --->   "%and_ln242_143 = and i1 %tmp_1513, i1 %select_ln242_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4809 'and' 'and_ln242_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4810 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_144 = xor i1 %and_ln242_143, i1 %or_ln242_113" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4810 'xor' 'xor_ln242_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_115)   --->   "%and_ln242_144 = and i1 %xor_ln242_144, i1 %tmp_1509" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4811 'and' 'and_ln242_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_115)   --->   "%select_ln242_114 = select i1 %and_ln242_142, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4812 'select' 'select_ln242_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_115)   --->   "%or_ln242_115 = or i1 %and_ln242_142, i1 %and_ln242_144" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4813 'or' 'or_ln242_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4814 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_115 = select i1 %or_ln242_115, i24 %select_ln242_114, i24 %add_ln242_57" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4814 'select' 'select_ln242_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln242_87 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4815 'sext' 'sext_ln242_87' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4816 [1/1] (2.83ns)   --->   "%mul_ln242_29 = mul i39 %zext_ln242, i39 %sext_ln242_87" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4816 'mul' 'mul_ln242_29' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4817 [1/1] (0.00ns)   --->   "%shl_ln242_28 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1176, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4817 'bitconcatenate' 'shl_ln242_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln242_88 = sext i41 %shl_ln242_28" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4818 'sext' 'sext_ln242_88' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln242_89 = sext i39 %mul_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4819 'sext' 'sext_ln242_89' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln242_125 = sext i39 %mul_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4820 'sext' 'sext_ln242_125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4821 [1/1] (1.04ns)   --->   "%add_ln242_58 = add i42 %sext_ln242_88, i42 %sext_ln242_89" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4821 'add' 'add_ln242_58' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4822 [1/1] (1.04ns)   --->   "%add_ln242_93 = add i41 %shl_ln242_28, i41 %sext_ln242_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4822 'add' 'add_ln242_93' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_58, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4823 'bitselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%trunc_ln242_57 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_93, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4824 'partselect' 'trunc_ln242_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%tmp_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_93, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4825 'bitselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%tmp_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_29, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4826 'bitselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4827 [1/1] (0.00ns)   --->   "%trunc_ln242_58 = trunc i39 %mul_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4827 'trunc' 'trunc_ln242_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4828 [1/1] (0.85ns)   --->   "%icmp_ln242_29 = icmp_ne  i16 %trunc_ln242_58, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4828 'icmp' 'icmp_ln242_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_93, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4829 'bitselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%or_ln242_116 = or i1 %tmp_1515, i1 %icmp_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4830 'or' 'or_ln242_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%and_ln242_145 = and i1 %or_ln242_116, i1 %tmp_1516" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4831 'and' 'and_ln242_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_59)   --->   "%zext_ln242_30 = zext i1 %and_ln242_145" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4832 'zext' 'zext_ln242_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4833 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_59 = add i24 %trunc_ln242_57, i24 %zext_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4833 'add' 'add_ln242_59' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_59, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4834 'bitselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_146)   --->   "%xor_ln242_145 = xor i1 %tmp_1518, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4835 'xor' 'xor_ln242_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4836 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_146 = and i1 %tmp_1517, i1 %xor_ln242_145" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4836 'and' 'and_ln242_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4837 [1/1] (0.28ns)   --->   "%xor_ln242_146 = xor i1 %tmp_1514, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4837 'xor' 'xor_ln242_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_147)   --->   "%select_ln242_116 = select i1 %and_ln242_146, i1 %tmp_1514, i1 %xor_ln242_146" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4838 'select' 'select_ln242_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_149)   --->   "%select_ln242_117 = select i1 %and_ln242_146, i1 %xor_ln242_146, i1 %tmp_1514" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4839 'select' 'select_ln242_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_149)   --->   "%xor_ln242_147 = xor i1 %tmp_1517, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4840 'xor' 'xor_ln242_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_149)   --->   "%or_ln242_117 = or i1 %tmp_1518, i1 %xor_ln242_147" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4841 'or' 'or_ln242_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_147)   --->   "%xor_ln242_148 = xor i1 %select_ln242_116, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4842 'xor' 'xor_ln242_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_147)   --->   "%or_ln242_118 = or i1 %tmp_1518, i1 %xor_ln242_148" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4843 'or' 'or_ln242_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4844 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_147 = and i1 %or_ln242_118, i1 %xor_ln242_146" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4844 'and' 'and_ln242_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_149)   --->   "%and_ln242_148 = and i1 %tmp_1518, i1 %select_ln242_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4845 'and' 'and_ln242_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4846 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_149 = xor i1 %and_ln242_148, i1 %or_ln242_117" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4846 'xor' 'xor_ln242_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_119)   --->   "%and_ln242_149 = and i1 %xor_ln242_149, i1 %tmp_1514" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4847 'and' 'and_ln242_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_119)   --->   "%select_ln242_118 = select i1 %and_ln242_147, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4848 'select' 'select_ln242_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_119)   --->   "%or_ln242_119 = or i1 %and_ln242_147, i1 %and_ln242_149" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4849 'or' 'or_ln242_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4850 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_119 = select i1 %or_ln242_119, i24 %select_ln242_118, i24 %add_ln242_59" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4850 'select' 'select_ln242_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln242_90 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4851 'sext' 'sext_ln242_90' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4852 [1/1] (2.83ns)   --->   "%mul_ln242_30 = mul i39 %zext_ln242, i39 %sext_ln242_90" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4852 'mul' 'mul_ln242_30' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4853 [1/1] (0.00ns)   --->   "%shl_ln242_29 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1174, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4853 'bitconcatenate' 'shl_ln242_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln242_91 = sext i41 %shl_ln242_29" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4854 'sext' 'sext_ln242_91' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln242_92 = sext i39 %mul_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4855 'sext' 'sext_ln242_92' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln242_126 = sext i39 %mul_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4856 'sext' 'sext_ln242_126' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4857 [1/1] (1.04ns)   --->   "%add_ln242_60 = add i42 %sext_ln242_91, i42 %sext_ln242_92" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4857 'add' 'add_ln242_60' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4858 [1/1] (1.04ns)   --->   "%add_ln242_94 = add i41 %shl_ln242_29, i41 %sext_ln242_126" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4858 'add' 'add_ln242_94' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4859 [1/1] (0.00ns)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_60, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4859 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%trunc_ln242_59 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_94, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4860 'partselect' 'trunc_ln242_59' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%tmp_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_94, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4861 'bitselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_30, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4862 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4863 [1/1] (0.00ns)   --->   "%trunc_ln242_60 = trunc i39 %mul_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4863 'trunc' 'trunc_ln242_60' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4864 [1/1] (0.85ns)   --->   "%icmp_ln242_30 = icmp_ne  i16 %trunc_ln242_60, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4864 'icmp' 'icmp_ln242_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_94, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4865 'bitselect' 'tmp_1522' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%or_ln242_120 = or i1 %tmp_1520, i1 %icmp_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4866 'or' 'or_ln242_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%and_ln242_150 = and i1 %or_ln242_120, i1 %tmp_1521" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4867 'and' 'and_ln242_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_61)   --->   "%zext_ln242_31 = zext i1 %and_ln242_150" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4868 'zext' 'zext_ln242_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4869 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_61 = add i24 %trunc_ln242_59, i24 %zext_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4869 'add' 'add_ln242_61' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4870 [1/1] (0.00ns)   --->   "%tmp_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_61, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4870 'bitselect' 'tmp_1523' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_151)   --->   "%xor_ln242_150 = xor i1 %tmp_1523, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4871 'xor' 'xor_ln242_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4872 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_151 = and i1 %tmp_1522, i1 %xor_ln242_150" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4872 'and' 'and_ln242_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4873 [1/1] (0.28ns)   --->   "%xor_ln242_151 = xor i1 %tmp_1519, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4873 'xor' 'xor_ln242_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_152)   --->   "%select_ln242_120 = select i1 %and_ln242_151, i1 %tmp_1519, i1 %xor_ln242_151" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4874 'select' 'select_ln242_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_154)   --->   "%select_ln242_121 = select i1 %and_ln242_151, i1 %xor_ln242_151, i1 %tmp_1519" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4875 'select' 'select_ln242_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_154)   --->   "%xor_ln242_152 = xor i1 %tmp_1522, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4876 'xor' 'xor_ln242_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_154)   --->   "%or_ln242_121 = or i1 %tmp_1523, i1 %xor_ln242_152" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4877 'or' 'or_ln242_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_152)   --->   "%xor_ln242_153 = xor i1 %select_ln242_120, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4878 'xor' 'xor_ln242_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_152)   --->   "%or_ln242_122 = or i1 %tmp_1523, i1 %xor_ln242_153" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4879 'or' 'or_ln242_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4880 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_152 = and i1 %or_ln242_122, i1 %xor_ln242_151" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4880 'and' 'and_ln242_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_154)   --->   "%and_ln242_153 = and i1 %tmp_1523, i1 %select_ln242_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4881 'and' 'and_ln242_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4882 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_154 = xor i1 %and_ln242_153, i1 %or_ln242_121" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4882 'xor' 'xor_ln242_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_123)   --->   "%and_ln242_154 = and i1 %xor_ln242_154, i1 %tmp_1519" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4883 'and' 'and_ln242_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_123)   --->   "%select_ln242_122 = select i1 %and_ln242_152, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4884 'select' 'select_ln242_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_123)   --->   "%or_ln242_123 = or i1 %and_ln242_152, i1 %and_ln242_154" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4885 'or' 'or_ln242_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4886 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_123 = select i1 %or_ln242_123, i24 %select_ln242_122, i24 %add_ln242_61" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4886 'select' 'select_ln242_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln242_93 = sext i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4887 'sext' 'sext_ln242_93' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4888 [1/1] (2.83ns)   --->   "%mul_ln242_31 = mul i39 %zext_ln242, i39 %sext_ln242_93" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4888 'mul' 'mul_ln242_31' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4889 [1/1] (0.00ns)   --->   "%shl_ln242_30 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i24.i17, i24 %p_load1172, i17 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4889 'bitconcatenate' 'shl_ln242_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4890 [1/1] (0.00ns)   --->   "%sext_ln242_94 = sext i41 %shl_ln242_30" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4890 'sext' 'sext_ln242_94' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln242_95 = sext i39 %mul_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4891 'sext' 'sext_ln242_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln242_127 = sext i39 %mul_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4892 'sext' 'sext_ln242_127' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4893 [1/1] (1.04ns)   --->   "%add_ln242_62 = add i42 %sext_ln242_94, i42 %sext_ln242_95" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4893 'add' 'add_ln242_62' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4894 [1/1] (1.04ns)   --->   "%add_ln242_95 = add i41 %shl_ln242_30, i41 %sext_ln242_127" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4894 'add' 'add_ln242_95' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4895 [1/1] (0.00ns)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln242_62, i32 41" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4895 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%trunc_ln242_61 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %add_ln242_95, i32 17, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4896 'partselect' 'trunc_ln242_61' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%tmp_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_95, i32 17" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4897 'bitselect' 'tmp_1525' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln242_31, i32 16" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4898 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4899 [1/1] (0.00ns)   --->   "%trunc_ln242_62 = trunc i39 %mul_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4899 'trunc' 'trunc_ln242_62' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4900 [1/1] (0.85ns)   --->   "%icmp_ln242_31 = icmp_ne  i16 %trunc_ln242_62, i16 0" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4900 'icmp' 'icmp_ln242_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4901 [1/1] (0.00ns)   --->   "%tmp_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln242_95, i32 40" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4901 'bitselect' 'tmp_1527' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%or_ln242_124 = or i1 %tmp_1525, i1 %icmp_ln242_31" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4902 'or' 'or_ln242_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%and_ln242_155 = and i1 %or_ln242_124, i1 %tmp_1526" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4903 'and' 'and_ln242_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node add_ln242_63)   --->   "%zext_ln242_32 = zext i1 %and_ln242_155" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4904 'zext' 'zext_ln242_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4905 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln242_63 = add i24 %trunc_ln242_61, i24 %zext_ln242_32" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4905 'add' 'add_ln242_63' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4906 [1/1] (0.00ns)   --->   "%tmp_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln242_63, i32 23" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4906 'bitselect' 'tmp_1528' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_156)   --->   "%xor_ln242_155 = xor i1 %tmp_1528, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4907 'xor' 'xor_ln242_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4908 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_156 = and i1 %tmp_1527, i1 %xor_ln242_155" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4908 'and' 'and_ln242_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4909 [1/1] (0.28ns)   --->   "%xor_ln242_156 = xor i1 %tmp_1524, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4909 'xor' 'xor_ln242_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_157)   --->   "%select_ln242_124 = select i1 %and_ln242_156, i1 %tmp_1524, i1 %xor_ln242_156" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4910 'select' 'select_ln242_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_159)   --->   "%select_ln242_125 = select i1 %and_ln242_156, i1 %xor_ln242_156, i1 %tmp_1524" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4911 'select' 'select_ln242_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_159)   --->   "%xor_ln242_157 = xor i1 %tmp_1527, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4912 'xor' 'xor_ln242_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_159)   --->   "%or_ln242_125 = or i1 %tmp_1528, i1 %xor_ln242_157" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4913 'or' 'or_ln242_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_157)   --->   "%xor_ln242_158 = xor i1 %select_ln242_124, i1 1" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4914 'xor' 'xor_ln242_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_157)   --->   "%or_ln242_126 = or i1 %tmp_1528, i1 %xor_ln242_158" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4915 'or' 'or_ln242_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4916 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_157 = and i1 %or_ln242_126, i1 %xor_ln242_156" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4916 'and' 'and_ln242_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_159)   --->   "%and_ln242_158 = and i1 %tmp_1528, i1 %select_ln242_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4917 'and' 'and_ln242_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4918 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln242_159 = xor i1 %and_ln242_158, i1 %or_ln242_125" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4918 'xor' 'xor_ln242_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_127)   --->   "%and_ln242_159 = and i1 %xor_ln242_159, i1 %tmp_1524" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4919 'and' 'and_ln242_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_127)   --->   "%select_ln242_126 = select i1 %and_ln242_157, i24 8388607, i24 8388608" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4920 'select' 'select_ln242_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_127)   --->   "%or_ln242_127 = or i1 %and_ln242_157, i1 %and_ln242_159" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4921 'or' 'or_ln242_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln242_127 = select i1 %or_ln242_127, i24 %select_ln242_126, i24 %add_ln242_63" [src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4922 'select' 'select_ln242_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 4923 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_127, i24 %empty_135" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4923 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4924 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_123, i24 %empty_134" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4924 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4925 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_119, i24 %empty_133" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4925 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4926 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_115, i24 %empty_132" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4926 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4927 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_111, i24 %empty_131" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4927 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4928 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_107, i24 %empty_130" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4928 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4929 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_103, i24 %empty_129" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4929 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4930 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_99, i24 %empty_128" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4930 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4931 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_95, i24 %empty_127" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4931 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4932 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_91, i24 %empty_126" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4932 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4933 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_87, i24 %empty_125" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4933 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4934 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_83, i24 %empty_124" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4934 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4935 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_79, i24 %empty_123" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4935 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4936 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_75, i24 %empty_122" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4936 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4937 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_71, i24 %empty_121" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4937 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4938 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_67, i24 %empty_120" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4938 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4939 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_63, i24 %empty_119" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4939 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4940 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_59, i24 %empty_118" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4940 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4941 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_55, i24 %empty_117" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4941 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4942 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_51, i24 %empty_116" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4942 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4943 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_47, i24 %empty_115" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4943 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4944 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_43, i24 %empty_114" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4944 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4945 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_39, i24 %empty_113" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4945 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4946 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_35, i24 %empty_112" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4946 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4947 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_31, i24 %empty_111" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4947 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4948 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_27, i24 %empty_110" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4948 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4949 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_23, i24 %empty_109" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4949 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4950 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_19, i24 %empty_108" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4950 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4951 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_15, i24 %empty_107" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4951 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4952 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_11, i24 %empty_106" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4952 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4953 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_7, i24 %empty_105" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4953 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4954 [1/1] (0.42ns)   --->   "%store_ln219 = store i24 %select_ln242_3, i24 %empty" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4954 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4955 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.body17.i" [src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 4955 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('c1') [331]  (0.000 ns)
	'load' operation ('c1', src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) on local variable 'c1' [714]  (0.000 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [833]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' [3886]  (1.237 ns)

 <State 2>: 5.642ns
The critical path consists of the following:
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_3', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0' [875]  (0.677 ns)
	'mul' operation ('mul_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [877]  (2.380 ns)
	'icmp' operation ('icmp_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [884]  (0.776 ns)
	'or' operation ('or_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [886]  (0.000 ns)
	'and' operation ('and_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [887]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [889]  (0.914 ns)
	'xor' operation ('xor_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [892]  (0.000 ns)
	'and' operation ('and_ln231_1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [893]  (0.287 ns)
	'select' operation ('select_ln231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [895]  (0.000 ns)
	'xor' operation ('xor_ln231_3', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [899]  (0.000 ns)
	'or' operation ('or_ln231_2', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [900]  (0.000 ns)
	'and' operation ('and_ln231_2', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [901]  (0.287 ns)
	'or' operation ('or_ln231_3', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [905]  (0.000 ns)
	'select' operation ('select_ln231_3', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [910]  (0.321 ns)

 <State 3>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_3', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [916]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [927]  (0.934 ns)
	'xor' operation ('xor_ln231_5', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [929]  (0.000 ns)
	'and' operation ('and_ln231_6', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [930]  (0.287 ns)
	'select' operation ('select_ln231_4', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [932]  (0.000 ns)
	'xor' operation ('xor_ln231_8', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [936]  (0.000 ns)
	'or' operation ('or_ln231_6', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [937]  (0.000 ns)
	'and' operation ('and_ln231_7', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [938]  (0.287 ns)
	'or' operation ('or_ln231_7', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [942]  (0.000 ns)
	'select' operation ('select_ln231_7', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [947]  (0.321 ns)
	'add' operation ('add_ln231_7', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [953]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [964]  (0.934 ns)
	'xor' operation ('xor_ln231_10', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [966]  (0.000 ns)
	'and' operation ('and_ln231_11', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [967]  (0.287 ns)
	'select' operation ('select_ln231_8', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [969]  (0.000 ns)
	'xor' operation ('xor_ln231_13', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [973]  (0.000 ns)
	'or' operation ('or_ln231_10', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [974]  (0.000 ns)
	'and' operation ('and_ln231_12', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [975]  (0.287 ns)
	'or' operation ('or_ln231_11', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [979]  (0.000 ns)
	'select' operation ('select_ln231_11', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [984]  (0.321 ns)

 <State 4>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_11', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [990]  (1.020 ns)
	'or' operation ('or_ln231_12', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [998]  (0.000 ns)
	'and' operation ('and_ln231_15', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [999]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1001]  (0.934 ns)
	'xor' operation ('xor_ln231_15', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1003]  (0.000 ns)
	'and' operation ('and_ln231_16', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1004]  (0.287 ns)
	'select' operation ('select_ln231_12', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1006]  (0.000 ns)
	'xor' operation ('xor_ln231_18', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1010]  (0.000 ns)
	'or' operation ('or_ln231_14', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1011]  (0.000 ns)
	'and' operation ('and_ln231_17', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1012]  (0.287 ns)
	'or' operation ('or_ln231_15', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1016]  (0.000 ns)
	'select' operation ('select_ln231_15', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1021]  (0.321 ns)
	'add' operation ('add_ln231_15', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1027]  (1.020 ns)
	'or' operation ('or_ln231_16', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1035]  (0.000 ns)
	'and' operation ('and_ln231_20', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1036]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1038]  (0.934 ns)
	'xor' operation ('xor_ln231_20', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1040]  (0.000 ns)
	'and' operation ('and_ln231_21', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1041]  (0.287 ns)
	'select' operation ('select_ln231_16', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1043]  (0.000 ns)
	'xor' operation ('xor_ln231_23', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1047]  (0.000 ns)
	'or' operation ('or_ln231_18', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1048]  (0.000 ns)
	'and' operation ('and_ln231_22', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1049]  (0.287 ns)
	'select' operation ('select_ln231_18', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1057]  (0.000 ns)
	'select' operation ('select_ln231_19', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1058]  (0.321 ns)

 <State 5>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_19', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1064]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1075]  (0.934 ns)
	'xor' operation ('xor_ln231_25', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1077]  (0.000 ns)
	'and' operation ('and_ln231_26', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1078]  (0.287 ns)
	'select' operation ('select_ln231_20', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1080]  (0.000 ns)
	'xor' operation ('xor_ln231_28', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1084]  (0.000 ns)
	'or' operation ('or_ln231_22', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1085]  (0.000 ns)
	'and' operation ('and_ln231_27', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1086]  (0.287 ns)
	'select' operation ('select_ln231_22', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1094]  (0.000 ns)
	'select' operation ('select_ln231_23', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1095]  (0.321 ns)
	'add' operation ('add_ln231_23', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1101]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1112]  (0.934 ns)
	'xor' operation ('xor_ln231_30', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1114]  (0.000 ns)
	'and' operation ('and_ln231_31', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1115]  (0.287 ns)
	'select' operation ('select_ln231_25', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1118]  (0.000 ns)
	'and' operation ('and_ln231_33', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1124]  (0.000 ns)
	'xor' operation ('xor_ln231_34', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1125]  (0.287 ns)
	'and' operation ('and_ln231_34', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1126]  (0.000 ns)
	'or' operation ('or_ln231_27', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1127]  (0.000 ns)
	'select' operation ('select_ln231_27', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1132]  (0.321 ns)

 <State 6>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_27', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1138]  (1.020 ns)
	'or' operation ('or_ln231_28', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1146]  (0.000 ns)
	'and' operation ('and_ln231_35', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1147]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1149]  (0.934 ns)
	'xor' operation ('xor_ln231_35', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1151]  (0.000 ns)
	'and' operation ('and_ln231_36', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1152]  (0.287 ns)
	'select' operation ('select_ln231_29', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1155]  (0.000 ns)
	'and' operation ('and_ln231_38', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1161]  (0.000 ns)
	'xor' operation ('xor_ln231_39', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1162]  (0.287 ns)
	'and' operation ('and_ln231_39', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1163]  (0.000 ns)
	'or' operation ('or_ln231_31', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1164]  (0.000 ns)
	'select' operation ('select_ln231_31', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1169]  (0.321 ns)
	'add' operation ('add_ln231_31', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1175]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1186]  (0.934 ns)
	'xor' operation ('xor_ln231_40', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1188]  (0.000 ns)
	'and' operation ('and_ln231_41', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1189]  (0.287 ns)
	'select' operation ('select_ln231_32', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1191]  (0.000 ns)
	'xor' operation ('xor_ln231_43', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1195]  (0.000 ns)
	'or' operation ('or_ln231_34', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1196]  (0.000 ns)
	'and' operation ('and_ln231_42', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1197]  (0.287 ns)
	'select' operation ('select_ln231_34', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1205]  (0.000 ns)
	'select' operation ('select_ln231_35', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1206]  (0.321 ns)

 <State 7>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_35', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1212]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1223]  (0.934 ns)
	'xor' operation ('xor_ln231_45', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1225]  (0.000 ns)
	'and' operation ('and_ln231_46', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1226]  (0.287 ns)
	'select' operation ('select_ln231_36', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1228]  (0.000 ns)
	'xor' operation ('xor_ln231_48', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1232]  (0.000 ns)
	'or' operation ('or_ln231_38', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1233]  (0.000 ns)
	'and' operation ('and_ln231_47', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1234]  (0.287 ns)
	'or' operation ('or_ln231_39', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1238]  (0.000 ns)
	'select' operation ('select_ln231_39', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1243]  (0.321 ns)
	'add' operation ('add_ln231_39', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1249]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1260]  (0.934 ns)
	'xor' operation ('xor_ln231_50', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1262]  (0.000 ns)
	'and' operation ('and_ln231_51', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1263]  (0.287 ns)
	'select' operation ('select_ln231_40', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1265]  (0.000 ns)
	'xor' operation ('xor_ln231_53', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1269]  (0.000 ns)
	'or' operation ('or_ln231_42', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1270]  (0.000 ns)
	'and' operation ('and_ln231_52', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1271]  (0.287 ns)
	'select' operation ('select_ln231_42', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1279]  (0.000 ns)
	'select' operation ('select_ln231_43', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1280]  (0.321 ns)

 <State 8>: 5.700ns
The critical path consists of the following:
	'add' operation ('add_ln231_43', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1286]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1297]  (0.934 ns)
	'xor' operation ('xor_ln231_55', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1299]  (0.000 ns)
	'and' operation ('and_ln231_56', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1300]  (0.287 ns)
	'select' operation ('select_ln231_44', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1302]  (0.000 ns)
	'xor' operation ('xor_ln231_58', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1306]  (0.000 ns)
	'or' operation ('or_ln231_46', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1307]  (0.000 ns)
	'and' operation ('and_ln231_57', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1308]  (0.287 ns)
	'select' operation ('select_ln231_46', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1316]  (0.000 ns)
	'select' operation ('select_ln231_47', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1317]  (0.321 ns)
	'add' operation ('add_ln231_47', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1323]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1334]  (0.934 ns)
	'xor' operation ('xor_ln231_60', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1336]  (0.000 ns)
	'and' operation ('and_ln231_61', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1337]  (0.287 ns)
	'select' operation ('select_ln231_48', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1339]  (0.000 ns)
	'xor' operation ('xor_ln231_63', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1343]  (0.000 ns)
	'or' operation ('or_ln231_50', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1344]  (0.000 ns)
	'and' operation ('and_ln231_62', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1345]  (0.287 ns)
	'or' operation ('or_ln231_51', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1349]  (0.000 ns)
	'select' operation ('select_ln231_51', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1354]  (0.321 ns)

 <State 9>: 6.720ns
The critical path consists of the following:
	'add' operation ('add_ln231_51', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1360]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1371]  (0.934 ns)
	'xor' operation ('xor_ln231_65', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1373]  (0.000 ns)
	'and' operation ('and_ln231_66', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1374]  (0.287 ns)
	'select' operation ('select_ln231_52', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1376]  (0.000 ns)
	'xor' operation ('xor_ln231_68', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1380]  (0.000 ns)
	'or' operation ('or_ln231_54', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1381]  (0.000 ns)
	'and' operation ('and_ln231_67', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1382]  (0.287 ns)
	'select' operation ('select_ln231_54', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1390]  (0.000 ns)
	'select' operation ('select_ln231_55', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1391]  (0.321 ns)
	'add' operation ('add_ln231_55', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1397]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1408]  (0.934 ns)
	'xor' operation ('xor_ln231_70', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1410]  (0.000 ns)
	'and' operation ('and_ln231_71', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1411]  (0.287 ns)
	'select' operation ('select_ln231_56', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1413]  (0.000 ns)
	'xor' operation ('xor_ln231_73', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1417]  (0.000 ns)
	'or' operation ('or_ln231_58', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1418]  (0.000 ns)
	'and' operation ('and_ln231_72', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1419]  (0.287 ns)
	'select' operation ('select_ln231_58', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1427]  (0.000 ns)
	'select' operation ('select_ln231_59', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1428]  (0.321 ns)
	'add' operation ('add_ln231_28', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1433]  (1.020 ns)

 <State 10>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1445]  (0.934 ns)
	'xor' operation ('xor_ln231_75', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1447]  (0.000 ns)
	'and' operation ('and_ln231_76', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1448]  (0.287 ns)
	'select' operation ('select_ln231_60', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1450]  (0.000 ns)
	'xor' operation ('xor_ln231_78', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1454]  (0.000 ns)
	'or' operation ('or_ln231_62', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1455]  (0.000 ns)
	'and' operation ('and_ln231_77', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1456]  (0.287 ns)
	'select' operation ('select_ln231_62', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1464]  (0.000 ns)
	'select' operation ('select_ln231_63', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1465]  (0.321 ns)
	'add' operation ('add_ln231_63', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1471]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1482]  (0.934 ns)
	'xor' operation ('xor_ln231_80', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1484]  (0.000 ns)
	'and' operation ('and_ln231_81', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1485]  (0.287 ns)
	'select' operation ('select_ln231_65', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1488]  (0.000 ns)
	'and' operation ('and_ln231_83', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1494]  (0.000 ns)
	'xor' operation ('xor_ln231_84', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1495]  (0.287 ns)
	'and' operation ('and_ln231_84', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1496]  (0.000 ns)
	'or' operation ('or_ln231_67', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1497]  (0.000 ns)
	'select' operation ('select_ln231_67', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1502]  (0.321 ns)
	'add' operation ('add_ln231_67', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1508]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1519]  (0.934 ns)
	'xor' operation ('xor_ln231_85', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1521]  (0.000 ns)
	'and' operation ('and_ln231_86', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1522]  (0.287 ns)
	'select' operation ('select_ln231_68', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1524]  (0.000 ns)
	'xor' operation ('xor_ln231_88', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1528]  (0.000 ns)
	'or' operation ('or_ln231_70', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1529]  (0.000 ns)
	'and' operation ('and_ln231_87', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1530]  (0.287 ns)

 <State 11>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_89', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1533]  (0.000 ns)
	'or' operation ('or_ln231_71', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1534]  (0.000 ns)
	'select' operation ('select_ln231_71', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1539]  (0.321 ns)
	'add' operation ('add_ln231_71', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1545]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1556]  (0.934 ns)
	'xor' operation ('xor_ln231_90', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1558]  (0.000 ns)
	'and' operation ('and_ln231_91', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1559]  (0.287 ns)
	'select' operation ('select_ln231_72', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1561]  (0.000 ns)
	'xor' operation ('xor_ln231_93', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1565]  (0.000 ns)
	'or' operation ('or_ln231_74', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1566]  (0.000 ns)
	'and' operation ('and_ln231_92', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1567]  (0.287 ns)
	'select' operation ('select_ln231_74', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1575]  (0.000 ns)
	'select' operation ('select_ln231_75', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1576]  (0.321 ns)
	'add' operation ('add_ln231_75', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1582]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1593]  (0.934 ns)
	'xor' operation ('xor_ln231_95', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1595]  (0.000 ns)
	'and' operation ('and_ln231_96', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1596]  (0.287 ns)
	'select' operation ('select_ln231_77', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1599]  (0.000 ns)
	'and' operation ('and_ln231_98', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1605]  (0.000 ns)
	'xor' operation ('xor_ln231_99', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1606]  (0.287 ns)
	'and' operation ('and_ln231_99', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1607]  (0.000 ns)
	'or' operation ('or_ln231_79', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1608]  (0.000 ns)
	'select' operation ('select_ln231_79', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1613]  (0.321 ns)
	'add' operation ('add_ln231_38', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1618]  (1.020 ns)

 <State 12>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1630]  (0.934 ns)
	'xor' operation ('xor_ln231_100', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1632]  (0.000 ns)
	'and' operation ('and_ln231_101', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1633]  (0.287 ns)
	'select' operation ('select_ln231_80', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1635]  (0.000 ns)
	'xor' operation ('xor_ln231_103', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1639]  (0.000 ns)
	'or' operation ('or_ln231_82', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1640]  (0.000 ns)
	'and' operation ('and_ln231_102', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1641]  (0.287 ns)
	'or' operation ('or_ln231_83', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1645]  (0.000 ns)
	'select' operation ('select_ln231_83', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1650]  (0.321 ns)
	'add' operation ('add_ln231_83', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1656]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1667]  (0.934 ns)
	'xor' operation ('xor_ln231_105', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1669]  (0.000 ns)
	'and' operation ('and_ln231_106', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1670]  (0.287 ns)
	'select' operation ('select_ln231_85', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1673]  (0.000 ns)
	'and' operation ('and_ln231_108', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1679]  (0.000 ns)
	'xor' operation ('xor_ln231_109', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1680]  (0.287 ns)
	'and' operation ('and_ln231_109', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1681]  (0.000 ns)
	'or' operation ('or_ln231_87', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1682]  (0.000 ns)
	'select' operation ('select_ln231_87', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1687]  (0.321 ns)
	'add' operation ('add_ln231_87', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1693]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1704]  (0.934 ns)
	'xor' operation ('xor_ln231_110', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1706]  (0.000 ns)
	'and' operation ('and_ln231_111', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1707]  (0.287 ns)
	'select' operation ('select_ln231_88', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1709]  (0.000 ns)
	'xor' operation ('xor_ln231_113', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1713]  (0.000 ns)
	'or' operation ('or_ln231_90', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1714]  (0.000 ns)
	'and' operation ('and_ln231_112', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1715]  (0.287 ns)

 <State 13>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_114', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1718]  (0.000 ns)
	'or' operation ('or_ln231_91', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1719]  (0.000 ns)
	'select' operation ('select_ln231_91', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1724]  (0.321 ns)
	'add' operation ('add_ln231_91', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1730]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1741]  (0.934 ns)
	'xor' operation ('xor_ln231_115', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1743]  (0.000 ns)
	'and' operation ('and_ln231_116', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1744]  (0.287 ns)
	'select' operation ('select_ln231_93', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1747]  (0.000 ns)
	'and' operation ('and_ln231_118', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1753]  (0.000 ns)
	'xor' operation ('xor_ln231_119', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1754]  (0.287 ns)
	'and' operation ('and_ln231_119', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1755]  (0.000 ns)
	'or' operation ('or_ln231_95', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1756]  (0.000 ns)
	'select' operation ('select_ln231_95', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1761]  (0.321 ns)
	'add' operation ('add_ln231_95', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1767]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1778]  (0.934 ns)
	'xor' operation ('xor_ln231_120', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1780]  (0.000 ns)
	'and' operation ('and_ln231_121', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1781]  (0.287 ns)
	'select' operation ('select_ln231_96', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1783]  (0.000 ns)
	'xor' operation ('xor_ln231_123', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1787]  (0.000 ns)
	'or' operation ('or_ln231_98', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1788]  (0.000 ns)
	'and' operation ('and_ln231_122', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1789]  (0.287 ns)
	'select' operation ('select_ln231_98', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1797]  (0.000 ns)
	'select' operation ('select_ln231_99', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1798]  (0.321 ns)
	'add' operation ('add_ln231_48', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1803]  (1.020 ns)

 <State 14>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1815]  (0.934 ns)
	'xor' operation ('xor_ln231_125', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1817]  (0.000 ns)
	'and' operation ('and_ln231_126', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1818]  (0.287 ns)
	'select' operation ('select_ln231_100', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1820]  (0.000 ns)
	'xor' operation ('xor_ln231_128', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1824]  (0.000 ns)
	'or' operation ('or_ln231_102', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1825]  (0.000 ns)
	'and' operation ('and_ln231_127', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1826]  (0.287 ns)
	'or' operation ('or_ln231_103', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1830]  (0.000 ns)
	'select' operation ('select_ln231_103', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1835]  (0.321 ns)
	'add' operation ('add_ln231_103', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1841]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1852]  (0.934 ns)
	'xor' operation ('xor_ln231_130', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1854]  (0.000 ns)
	'and' operation ('and_ln231_131', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1855]  (0.287 ns)
	'select' operation ('select_ln231_104', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1857]  (0.000 ns)
	'xor' operation ('xor_ln231_133', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1861]  (0.000 ns)
	'or' operation ('or_ln231_106', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1862]  (0.000 ns)
	'and' operation ('and_ln231_132', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1863]  (0.287 ns)
	'or' operation ('or_ln231_107', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1867]  (0.000 ns)
	'select' operation ('select_ln231_107', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1872]  (0.321 ns)
	'add' operation ('add_ln231_107', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1878]  (1.020 ns)
	'or' operation ('or_ln231_108', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1886]  (0.000 ns)
	'and' operation ('and_ln231_135', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1887]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1889]  (0.934 ns)
	'xor' operation ('xor_ln231_135', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1891]  (0.000 ns)
	'and' operation ('and_ln231_136', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1892]  (0.287 ns)
	'select' operation ('select_ln231_108', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1894]  (0.000 ns)
	'xor' operation ('xor_ln231_138', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1898]  (0.000 ns)
	'or' operation ('or_ln231_110', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1899]  (0.000 ns)
	'and' operation ('and_ln231_137', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1900]  (0.287 ns)

 <State 15>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_139', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1903]  (0.000 ns)
	'or' operation ('or_ln231_111', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1904]  (0.000 ns)
	'select' operation ('select_ln231_111', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1909]  (0.321 ns)
	'add' operation ('add_ln231_111', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1915]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1926]  (0.934 ns)
	'xor' operation ('xor_ln231_140', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1928]  (0.000 ns)
	'and' operation ('and_ln231_141', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1929]  (0.287 ns)
	'select' operation ('select_ln231_113', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1932]  (0.000 ns)
	'and' operation ('and_ln231_143', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1938]  (0.000 ns)
	'xor' operation ('xor_ln231_144', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1939]  (0.287 ns)
	'and' operation ('and_ln231_144', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1940]  (0.000 ns)
	'or' operation ('or_ln231_115', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1941]  (0.000 ns)
	'select' operation ('select_ln231_115', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1946]  (0.321 ns)
	'add' operation ('add_ln231_115', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1952]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1963]  (0.934 ns)
	'xor' operation ('xor_ln231_145', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1965]  (0.000 ns)
	'and' operation ('and_ln231_146', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1966]  (0.287 ns)
	'select' operation ('select_ln231_117', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1969]  (0.000 ns)
	'and' operation ('and_ln231_148', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1975]  (0.000 ns)
	'xor' operation ('xor_ln231_149', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1976]  (0.287 ns)
	'and' operation ('and_ln231_149', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1977]  (0.000 ns)
	'or' operation ('or_ln231_119', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1978]  (0.000 ns)
	'select' operation ('select_ln231_119', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1983]  (0.321 ns)
	'add' operation ('add_ln231_58', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [1988]  (1.020 ns)

 <State 16>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2000]  (0.934 ns)
	'xor' operation ('xor_ln231_150', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2002]  (0.000 ns)
	'and' operation ('and_ln231_151', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2003]  (0.287 ns)
	'select' operation ('select_ln231_120', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2005]  (0.000 ns)
	'xor' operation ('xor_ln231_153', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2009]  (0.000 ns)
	'or' operation ('or_ln231_122', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2010]  (0.000 ns)
	'and' operation ('and_ln231_152', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2011]  (0.287 ns)
	'or' operation ('or_ln231_123', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2015]  (0.000 ns)
	'select' operation ('select_ln231_123', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2020]  (0.321 ns)
	'add' operation ('add_ln231_123', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2026]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2037]  (0.934 ns)
	'xor' operation ('xor_ln231_155', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2039]  (0.000 ns)
	'and' operation ('and_ln231_156', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2040]  (0.287 ns)
	'select' operation ('select_ln231_124', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2042]  (0.000 ns)
	'xor' operation ('xor_ln231_158', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2046]  (0.000 ns)
	'or' operation ('or_ln231_126', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2047]  (0.000 ns)
	'and' operation ('and_ln231_157', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2048]  (0.287 ns)
	'select' operation ('select_ln231_126', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2056]  (0.000 ns)
	'select' operation ('select_ln231_127', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2057]  (0.321 ns)
	'add' operation ('add_ln231_127', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2063]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2074]  (0.934 ns)
	'xor' operation ('xor_ln231_160', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2076]  (0.000 ns)
	'and' operation ('and_ln231_161', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2077]  (0.287 ns)
	'select' operation ('select_ln231_128', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2079]  (0.000 ns)
	'xor' operation ('xor_ln231_163', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2083]  (0.000 ns)
	'or' operation ('or_ln231_130', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2084]  (0.000 ns)
	'and' operation ('and_ln231_162', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2085]  (0.287 ns)

 <State 17>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_164', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2088]  (0.000 ns)
	'or' operation ('or_ln231_131', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2089]  (0.000 ns)
	'select' operation ('select_ln231_131', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2094]  (0.321 ns)
	'add' operation ('add_ln231_131', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2100]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2111]  (0.934 ns)
	'xor' operation ('xor_ln231_165', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2113]  (0.000 ns)
	'and' operation ('and_ln231_166', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2114]  (0.287 ns)
	'select' operation ('select_ln231_132', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2116]  (0.000 ns)
	'xor' operation ('xor_ln231_168', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2120]  (0.000 ns)
	'or' operation ('or_ln231_134', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2121]  (0.000 ns)
	'and' operation ('and_ln231_167', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2122]  (0.287 ns)
	'or' operation ('or_ln231_135', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2126]  (0.000 ns)
	'select' operation ('select_ln231_135', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2131]  (0.321 ns)
	'add' operation ('add_ln231_135', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2137]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2148]  (0.934 ns)
	'xor' operation ('xor_ln231_170', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2150]  (0.000 ns)
	'and' operation ('and_ln231_171', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2151]  (0.287 ns)
	'select' operation ('select_ln231_136', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2153]  (0.000 ns)
	'xor' operation ('xor_ln231_173', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2157]  (0.000 ns)
	'or' operation ('or_ln231_138', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2158]  (0.000 ns)
	'and' operation ('and_ln231_172', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2159]  (0.287 ns)
	'select' operation ('select_ln231_138', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2167]  (0.000 ns)
	'select' operation ('select_ln231_139', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2168]  (0.321 ns)
	'add' operation ('add_ln231_68', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2173]  (1.020 ns)

 <State 18>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2185]  (0.934 ns)
	'xor' operation ('xor_ln231_175', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2187]  (0.000 ns)
	'and' operation ('and_ln231_176', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2188]  (0.287 ns)
	'select' operation ('select_ln231_141', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2191]  (0.000 ns)
	'and' operation ('and_ln231_178', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2197]  (0.000 ns)
	'xor' operation ('xor_ln231_179', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2198]  (0.287 ns)
	'and' operation ('and_ln231_179', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2199]  (0.000 ns)
	'or' operation ('or_ln231_143', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2200]  (0.000 ns)
	'select' operation ('select_ln231_143', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2205]  (0.321 ns)
	'add' operation ('add_ln231_143', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2211]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2222]  (0.934 ns)
	'xor' operation ('xor_ln231_180', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2224]  (0.000 ns)
	'and' operation ('and_ln231_181', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2225]  (0.287 ns)
	'select' operation ('select_ln231_144', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2227]  (0.000 ns)
	'xor' operation ('xor_ln231_183', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2231]  (0.000 ns)
	'or' operation ('or_ln231_146', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2232]  (0.000 ns)
	'and' operation ('and_ln231_182', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2233]  (0.287 ns)
	'or' operation ('or_ln231_147', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2237]  (0.000 ns)
	'select' operation ('select_ln231_147', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2242]  (0.321 ns)
	'add' operation ('add_ln231_147', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2248]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2259]  (0.934 ns)
	'xor' operation ('xor_ln231_185', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2261]  (0.000 ns)
	'and' operation ('and_ln231_186', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2262]  (0.287 ns)
	'select' operation ('select_ln231_148', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2264]  (0.000 ns)
	'xor' operation ('xor_ln231_188', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2268]  (0.000 ns)
	'or' operation ('or_ln231_150', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2269]  (0.000 ns)
	'and' operation ('and_ln231_187', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2270]  (0.287 ns)

 <State 19>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_189', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2273]  (0.000 ns)
	'or' operation ('or_ln231_151', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2274]  (0.000 ns)
	'select' operation ('select_ln231_151', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2279]  (0.321 ns)
	'add' operation ('add_ln231_151', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2285]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2296]  (0.934 ns)
	'xor' operation ('xor_ln231_190', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2298]  (0.000 ns)
	'and' operation ('and_ln231_191', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2299]  (0.287 ns)
	'select' operation ('select_ln231_152', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2301]  (0.000 ns)
	'xor' operation ('xor_ln231_193', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2305]  (0.000 ns)
	'or' operation ('or_ln231_154', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2306]  (0.000 ns)
	'and' operation ('and_ln231_192', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2307]  (0.287 ns)
	'or' operation ('or_ln231_155', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2311]  (0.000 ns)
	'select' operation ('select_ln231_155', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2316]  (0.321 ns)
	'add' operation ('add_ln231_155', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2322]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2333]  (0.934 ns)
	'xor' operation ('xor_ln231_195', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2335]  (0.000 ns)
	'and' operation ('and_ln231_196', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2336]  (0.287 ns)
	'select' operation ('select_ln231_156', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2338]  (0.000 ns)
	'xor' operation ('xor_ln231_198', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2342]  (0.000 ns)
	'or' operation ('or_ln231_158', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2343]  (0.000 ns)
	'and' operation ('and_ln231_197', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2344]  (0.287 ns)
	'or' operation ('or_ln231_159', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2348]  (0.000 ns)
	'select' operation ('select_ln231_159', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2353]  (0.321 ns)
	'add' operation ('add_ln231_78', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2358]  (1.020 ns)

 <State 20>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2370]  (0.934 ns)
	'xor' operation ('xor_ln231_200', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2372]  (0.000 ns)
	'and' operation ('and_ln231_201', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2373]  (0.287 ns)
	'select' operation ('select_ln231_160', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2375]  (0.000 ns)
	'xor' operation ('xor_ln231_203', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2379]  (0.000 ns)
	'or' operation ('or_ln231_162', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2380]  (0.000 ns)
	'and' operation ('and_ln231_202', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2381]  (0.287 ns)
	'or' operation ('or_ln231_163', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2385]  (0.000 ns)
	'select' operation ('select_ln231_163', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2390]  (0.321 ns)
	'add' operation ('add_ln231_161', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2396]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2407]  (0.934 ns)
	'xor' operation ('xor_ln231_205', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2409]  (0.000 ns)
	'and' operation ('and_ln231_206', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2410]  (0.287 ns)
	'select' operation ('select_ln231_164', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2412]  (0.000 ns)
	'xor' operation ('xor_ln231_208', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2416]  (0.000 ns)
	'or' operation ('or_ln231_166', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2417]  (0.000 ns)
	'and' operation ('and_ln231_207', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2418]  (0.287 ns)
	'or' operation ('or_ln231_167', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2422]  (0.000 ns)
	'select' operation ('select_ln231_167', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2427]  (0.321 ns)
	'add' operation ('add_ln231_163', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2433]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2444]  (0.934 ns)
	'xor' operation ('xor_ln231_210', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2446]  (0.000 ns)
	'and' operation ('and_ln231_211', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2447]  (0.287 ns)
	'select' operation ('select_ln231_168', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2449]  (0.000 ns)
	'xor' operation ('xor_ln231_213', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2453]  (0.000 ns)
	'or' operation ('or_ln231_170', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2454]  (0.000 ns)
	'and' operation ('and_ln231_212', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2455]  (0.287 ns)

 <State 21>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_214', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2458]  (0.000 ns)
	'or' operation ('or_ln231_171', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2459]  (0.000 ns)
	'select' operation ('select_ln231_171', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2464]  (0.321 ns)
	'add' operation ('add_ln231_165', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2470]  (1.020 ns)
	'or' operation ('or_ln231_172', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2478]  (0.000 ns)
	'and' operation ('and_ln231_215', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2479]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2481]  (0.934 ns)
	'xor' operation ('xor_ln231_215', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2483]  (0.000 ns)
	'and' operation ('and_ln231_216', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2484]  (0.287 ns)
	'select' operation ('select_ln231_173', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2487]  (0.000 ns)
	'and' operation ('and_ln231_218', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2493]  (0.000 ns)
	'xor' operation ('xor_ln231_219', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2494]  (0.287 ns)
	'and' operation ('and_ln231_219', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2495]  (0.000 ns)
	'or' operation ('or_ln231_175', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2496]  (0.000 ns)
	'select' operation ('select_ln231_175', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2501]  (0.321 ns)
	'add' operation ('add_ln231_167', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2507]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2518]  (0.934 ns)
	'xor' operation ('xor_ln231_220', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2520]  (0.000 ns)
	'and' operation ('and_ln231_221', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2521]  (0.287 ns)
	'select' operation ('select_ln231_176', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2523]  (0.000 ns)
	'xor' operation ('xor_ln231_223', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2527]  (0.000 ns)
	'or' operation ('or_ln231_178', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2528]  (0.000 ns)
	'and' operation ('and_ln231_222', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2529]  (0.287 ns)
	'select' operation ('select_ln231_178', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2537]  (0.000 ns)
	'select' operation ('select_ln231_179', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2538]  (0.321 ns)
	'add' operation ('add_ln231_88', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2543]  (1.020 ns)

 <State 22>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2555]  (0.934 ns)
	'xor' operation ('xor_ln231_225', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2557]  (0.000 ns)
	'and' operation ('and_ln231_226', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2558]  (0.287 ns)
	'select' operation ('select_ln231_180', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2560]  (0.000 ns)
	'xor' operation ('xor_ln231_228', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2564]  (0.000 ns)
	'or' operation ('or_ln231_182', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2565]  (0.000 ns)
	'and' operation ('and_ln231_227', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2566]  (0.287 ns)
	'or' operation ('or_ln231_183', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2570]  (0.000 ns)
	'select' operation ('select_ln231_183', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2575]  (0.321 ns)
	'add' operation ('add_ln231_171', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2581]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2592]  (0.934 ns)
	'xor' operation ('xor_ln231_230', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2594]  (0.000 ns)
	'and' operation ('and_ln231_231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2595]  (0.287 ns)
	'select' operation ('select_ln231_185', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2598]  (0.000 ns)
	'and' operation ('and_ln231_233', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2604]  (0.000 ns)
	'xor' operation ('xor_ln231_234', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2605]  (0.287 ns)
	'and' operation ('and_ln231_234', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2606]  (0.000 ns)
	'or' operation ('or_ln231_187', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2607]  (0.000 ns)
	'select' operation ('select_ln231_187', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2612]  (0.321 ns)
	'add' operation ('add_ln231_173', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2618]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2629]  (0.934 ns)
	'xor' operation ('xor_ln231_235', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2631]  (0.000 ns)
	'and' operation ('and_ln231_236', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2632]  (0.287 ns)
	'select' operation ('select_ln231_188', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2634]  (0.000 ns)
	'xor' operation ('xor_ln231_238', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2638]  (0.000 ns)
	'or' operation ('or_ln231_190', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2639]  (0.000 ns)
	'and' operation ('and_ln231_237', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2640]  (0.287 ns)

 <State 23>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_239', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2643]  (0.000 ns)
	'or' operation ('or_ln231_191', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2644]  (0.000 ns)
	'select' operation ('select_ln231_191', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2649]  (0.321 ns)
	'add' operation ('add_ln231_175', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2655]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2666]  (0.934 ns)
	'xor' operation ('xor_ln231_240', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2668]  (0.000 ns)
	'and' operation ('and_ln231_241', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2669]  (0.287 ns)
	'select' operation ('select_ln231_192', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2671]  (0.000 ns)
	'xor' operation ('xor_ln231_243', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2675]  (0.000 ns)
	'or' operation ('or_ln231_194', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2676]  (0.000 ns)
	'and' operation ('and_ln231_242', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2677]  (0.287 ns)
	'or' operation ('or_ln231_195', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2681]  (0.000 ns)
	'select' operation ('select_ln231_195', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2686]  (0.321 ns)
	'add' operation ('add_ln231_177', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2692]  (1.020 ns)
	'or' operation ('or_ln231_196', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2700]  (0.000 ns)
	'and' operation ('and_ln231_245', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2701]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2703]  (0.934 ns)
	'xor' operation ('xor_ln231_245', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2705]  (0.000 ns)
	'and' operation ('and_ln231_246', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2706]  (0.287 ns)
	'select' operation ('select_ln231_196', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2708]  (0.000 ns)
	'xor' operation ('xor_ln231_248', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2712]  (0.000 ns)
	'or' operation ('or_ln231_198', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2713]  (0.000 ns)
	'and' operation ('and_ln231_247', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2714]  (0.287 ns)
	'or' operation ('or_ln231_199', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2718]  (0.000 ns)
	'select' operation ('select_ln231_199', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2723]  (0.321 ns)
	'add' operation ('add_ln231_98', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2728]  (1.020 ns)

 <State 24>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2740]  (0.934 ns)
	'xor' operation ('xor_ln231_250', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2742]  (0.000 ns)
	'and' operation ('and_ln231_251', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2743]  (0.287 ns)
	'select' operation ('select_ln231_200', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2745]  (0.000 ns)
	'xor' operation ('xor_ln231_253', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2749]  (0.000 ns)
	'or' operation ('or_ln231_202', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2750]  (0.000 ns)
	'and' operation ('and_ln231_252', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2751]  (0.287 ns)
	'or' operation ('or_ln231_203', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2755]  (0.000 ns)
	'select' operation ('select_ln231_203', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2760]  (0.321 ns)
	'add' operation ('add_ln231_181', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2766]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2777]  (0.934 ns)
	'xor' operation ('xor_ln231_255', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2779]  (0.000 ns)
	'and' operation ('and_ln231_256', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2780]  (0.287 ns)
	'select' operation ('select_ln231_204', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2782]  (0.000 ns)
	'xor' operation ('xor_ln231_258', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2786]  (0.000 ns)
	'or' operation ('or_ln231_206', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2787]  (0.000 ns)
	'and' operation ('and_ln231_257', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2788]  (0.287 ns)
	'select' operation ('select_ln231_206', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2796]  (0.000 ns)
	'select' operation ('select_ln231_207', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2797]  (0.321 ns)
	'add' operation ('add_ln231_183', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2803]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2814]  (0.934 ns)
	'xor' operation ('xor_ln231_260', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2816]  (0.000 ns)
	'and' operation ('and_ln231_261', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2817]  (0.287 ns)
	'select' operation ('select_ln231_208', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2819]  (0.000 ns)
	'xor' operation ('xor_ln231_263', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2823]  (0.000 ns)
	'or' operation ('or_ln231_210', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2824]  (0.000 ns)
	'and' operation ('and_ln231_262', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2825]  (0.287 ns)

 <State 25>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_264', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2828]  (0.000 ns)
	'or' operation ('or_ln231_211', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2829]  (0.000 ns)
	'select' operation ('select_ln231_211', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2834]  (0.321 ns)
	'add' operation ('add_ln231_185', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2840]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2851]  (0.934 ns)
	'xor' operation ('xor_ln231_265', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2853]  (0.000 ns)
	'and' operation ('and_ln231_266', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2854]  (0.287 ns)
	'select' operation ('select_ln231_212', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2856]  (0.000 ns)
	'xor' operation ('xor_ln231_268', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2860]  (0.000 ns)
	'or' operation ('or_ln231_214', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2861]  (0.000 ns)
	'and' operation ('and_ln231_267', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2862]  (0.287 ns)
	'or' operation ('or_ln231_215', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2866]  (0.000 ns)
	'select' operation ('select_ln231_215', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2871]  (0.321 ns)
	'add' operation ('add_ln231_187', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2877]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2888]  (0.934 ns)
	'xor' operation ('xor_ln231_270', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2890]  (0.000 ns)
	'and' operation ('and_ln231_271', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2891]  (0.287 ns)
	'select' operation ('select_ln231_216', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2893]  (0.000 ns)
	'xor' operation ('xor_ln231_273', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2897]  (0.000 ns)
	'or' operation ('or_ln231_218', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2898]  (0.000 ns)
	'and' operation ('and_ln231_272', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2899]  (0.287 ns)
	'or' operation ('or_ln231_219', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2903]  (0.000 ns)
	'select' operation ('select_ln231_219', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2908]  (0.321 ns)
	'add' operation ('add_ln231_108', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2913]  (1.020 ns)

 <State 26>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2925]  (0.934 ns)
	'xor' operation ('xor_ln231_275', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2927]  (0.000 ns)
	'and' operation ('and_ln231_276', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2928]  (0.287 ns)
	'select' operation ('select_ln231_220', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2930]  (0.000 ns)
	'xor' operation ('xor_ln231_278', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2934]  (0.000 ns)
	'or' operation ('or_ln231_222', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2935]  (0.000 ns)
	'and' operation ('and_ln231_277', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2936]  (0.287 ns)
	'or' operation ('or_ln231_223', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2940]  (0.000 ns)
	'select' operation ('select_ln231_223', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2945]  (0.321 ns)
	'add' operation ('add_ln231_191', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2951]  (1.020 ns)
	'or' operation ('or_ln231_224', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2959]  (0.000 ns)
	'and' operation ('and_ln231_280', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2960]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2962]  (0.934 ns)
	'xor' operation ('xor_ln231_280', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2964]  (0.000 ns)
	'and' operation ('and_ln231_281', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2965]  (0.287 ns)
	'select' operation ('select_ln231_224', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2967]  (0.000 ns)
	'xor' operation ('xor_ln231_283', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2971]  (0.000 ns)
	'or' operation ('or_ln231_226', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2972]  (0.000 ns)
	'and' operation ('and_ln231_282', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2973]  (0.287 ns)
	'select' operation ('select_ln231_226', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2981]  (0.000 ns)
	'select' operation ('select_ln231_227', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2982]  (0.321 ns)
	'add' operation ('add_ln231_193', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2988]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [2999]  (0.934 ns)
	'xor' operation ('xor_ln231_285', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3001]  (0.000 ns)
	'and' operation ('and_ln231_286', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3002]  (0.287 ns)
	'select' operation ('select_ln231_228', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3004]  (0.000 ns)
	'xor' operation ('xor_ln231_288', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3008]  (0.000 ns)
	'or' operation ('or_ln231_230', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3009]  (0.000 ns)
	'and' operation ('and_ln231_287', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3010]  (0.287 ns)

 <State 27>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_289', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3013]  (0.000 ns)
	'or' operation ('or_ln231_231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3014]  (0.000 ns)
	'select' operation ('select_ln231_231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3019]  (0.321 ns)
	'add' operation ('add_ln231_195', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3025]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3036]  (0.934 ns)
	'xor' operation ('xor_ln231_290', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3038]  (0.000 ns)
	'and' operation ('and_ln231_291', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3039]  (0.287 ns)
	'select' operation ('select_ln231_232', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3041]  (0.000 ns)
	'xor' operation ('xor_ln231_293', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3045]  (0.000 ns)
	'or' operation ('or_ln231_234', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3046]  (0.000 ns)
	'and' operation ('and_ln231_292', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3047]  (0.287 ns)
	'select' operation ('select_ln231_234', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3055]  (0.000 ns)
	'select' operation ('select_ln231_235', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3056]  (0.321 ns)
	'add' operation ('add_ln231_197', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3062]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3073]  (0.934 ns)
	'xor' operation ('xor_ln231_295', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3075]  (0.000 ns)
	'and' operation ('and_ln231_296', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3076]  (0.287 ns)
	'select' operation ('select_ln231_236', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3078]  (0.000 ns)
	'xor' operation ('xor_ln231_298', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3082]  (0.000 ns)
	'or' operation ('or_ln231_238', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3083]  (0.000 ns)
	'and' operation ('and_ln231_297', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3084]  (0.287 ns)
	'select' operation ('select_ln231_238', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3092]  (0.000 ns)
	'select' operation ('select_ln231_239', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3093]  (0.321 ns)
	'add' operation ('add_ln231_118', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3098]  (1.020 ns)

 <State 28>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3110]  (0.934 ns)
	'xor' operation ('xor_ln231_300', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3112]  (0.000 ns)
	'and' operation ('and_ln231_301', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3113]  (0.287 ns)
	'select' operation ('select_ln231_241', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3116]  (0.000 ns)
	'and' operation ('and_ln231_303', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3122]  (0.000 ns)
	'xor' operation ('xor_ln231_304', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3123]  (0.287 ns)
	'and' operation ('and_ln231_304', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3124]  (0.000 ns)
	'or' operation ('or_ln231_243', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3125]  (0.000 ns)
	'select' operation ('select_ln231_243', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3130]  (0.321 ns)
	'add' operation ('add_ln231_201', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3136]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3147]  (0.934 ns)
	'xor' operation ('xor_ln231_305', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3149]  (0.000 ns)
	'and' operation ('and_ln231_306', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3150]  (0.287 ns)
	'select' operation ('select_ln231_244', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3152]  (0.000 ns)
	'xor' operation ('xor_ln231_308', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3156]  (0.000 ns)
	'or' operation ('or_ln231_246', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3157]  (0.000 ns)
	'and' operation ('and_ln231_307', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3158]  (0.287 ns)
	'or' operation ('or_ln231_247', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3162]  (0.000 ns)
	'select' operation ('select_ln231_247', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3167]  (0.321 ns)
	'add' operation ('add_ln231_203', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3173]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3184]  (0.934 ns)
	'xor' operation ('xor_ln231_310', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3186]  (0.000 ns)
	'and' operation ('and_ln231_311', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3187]  (0.287 ns)
	'select' operation ('select_ln231_248', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3189]  (0.000 ns)
	'xor' operation ('xor_ln231_313', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3193]  (0.000 ns)
	'or' operation ('or_ln231_250', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3194]  (0.000 ns)
	'and' operation ('and_ln231_312', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3195]  (0.287 ns)

 <State 29>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_314', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3198]  (0.000 ns)
	'or' operation ('or_ln231_251', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3199]  (0.000 ns)
	'select' operation ('select_ln231_251', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3204]  (0.321 ns)
	'add' operation ('add_ln231_205', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3210]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3221]  (0.934 ns)
	'xor' operation ('xor_ln231_315', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3223]  (0.000 ns)
	'and' operation ('and_ln231_316', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3224]  (0.287 ns)
	'select' operation ('select_ln231_252', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3226]  (0.000 ns)
	'xor' operation ('xor_ln231_318', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3230]  (0.000 ns)
	'or' operation ('or_ln231_254', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3231]  (0.000 ns)
	'and' operation ('and_ln231_317', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3232]  (0.287 ns)
	'select' operation ('select_ln231_254', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3240]  (0.000 ns)
	'select' operation ('select_ln231_255', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3241]  (0.321 ns)
	'add' operation ('add_ln231_207', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3247]  (1.020 ns)
	'or' operation ('or_ln231_256', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3255]  (0.000 ns)
	'and' operation ('and_ln231_320', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3256]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3258]  (0.934 ns)
	'xor' operation ('xor_ln231_320', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3260]  (0.000 ns)
	'and' operation ('and_ln231_321', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3261]  (0.287 ns)
	'select' operation ('select_ln231_257', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3264]  (0.000 ns)
	'and' operation ('and_ln231_323', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3270]  (0.000 ns)
	'xor' operation ('xor_ln231_324', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3271]  (0.287 ns)
	'and' operation ('and_ln231_324', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3272]  (0.000 ns)
	'or' operation ('or_ln231_259', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3273]  (0.000 ns)
	'select' operation ('select_ln231_259', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3278]  (0.321 ns)
	'add' operation ('add_ln231_128', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3283]  (1.020 ns)

 <State 30>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3295]  (0.934 ns)
	'xor' operation ('xor_ln231_325', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3297]  (0.000 ns)
	'and' operation ('and_ln231_326', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3298]  (0.287 ns)
	'select' operation ('select_ln231_260', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3300]  (0.000 ns)
	'xor' operation ('xor_ln231_328', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3304]  (0.000 ns)
	'or' operation ('or_ln231_262', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3305]  (0.000 ns)
	'and' operation ('and_ln231_327', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3306]  (0.287 ns)
	'or' operation ('or_ln231_263', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3310]  (0.000 ns)
	'select' operation ('select_ln231_263', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3315]  (0.321 ns)
	'add' operation ('add_ln231_211', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3321]  (1.020 ns)
	'or' operation ('or_ln231_264', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3329]  (0.000 ns)
	'and' operation ('and_ln231_330', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3330]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3332]  (0.934 ns)
	'xor' operation ('xor_ln231_330', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3334]  (0.000 ns)
	'and' operation ('and_ln231_331', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3335]  (0.287 ns)
	'select' operation ('select_ln231_264', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3337]  (0.000 ns)
	'xor' operation ('xor_ln231_333', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3341]  (0.000 ns)
	'or' operation ('or_ln231_266', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3342]  (0.000 ns)
	'and' operation ('and_ln231_332', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3343]  (0.287 ns)
	'or' operation ('or_ln231_267', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3347]  (0.000 ns)
	'select' operation ('select_ln231_267', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3352]  (0.321 ns)
	'add' operation ('add_ln231_213', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3358]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3369]  (0.934 ns)
	'xor' operation ('xor_ln231_335', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3371]  (0.000 ns)
	'and' operation ('and_ln231_336', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3372]  (0.287 ns)
	'select' operation ('select_ln231_268', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3374]  (0.000 ns)
	'xor' operation ('xor_ln231_338', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3378]  (0.000 ns)
	'or' operation ('or_ln231_270', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3379]  (0.000 ns)
	'and' operation ('and_ln231_337', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3380]  (0.287 ns)

 <State 31>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_339', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3383]  (0.000 ns)
	'or' operation ('or_ln231_271', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3384]  (0.000 ns)
	'select' operation ('select_ln231_271', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3389]  (0.321 ns)
	'add' operation ('add_ln231_215', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3395]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3406]  (0.934 ns)
	'xor' operation ('xor_ln231_340', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3408]  (0.000 ns)
	'and' operation ('and_ln231_341', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3409]  (0.287 ns)
	'select' operation ('select_ln231_272', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3411]  (0.000 ns)
	'xor' operation ('xor_ln231_343', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3415]  (0.000 ns)
	'or' operation ('or_ln231_274', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3416]  (0.000 ns)
	'and' operation ('and_ln231_342', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3417]  (0.287 ns)
	'select' operation ('select_ln231_274', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3425]  (0.000 ns)
	'select' operation ('select_ln231_275', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3426]  (0.321 ns)
	'add' operation ('add_ln231_217', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3432]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3443]  (0.934 ns)
	'xor' operation ('xor_ln231_345', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3445]  (0.000 ns)
	'and' operation ('and_ln231_346', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3446]  (0.287 ns)
	'select' operation ('select_ln231_276', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3448]  (0.000 ns)
	'xor' operation ('xor_ln231_348', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3452]  (0.000 ns)
	'or' operation ('or_ln231_278', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3453]  (0.000 ns)
	'and' operation ('and_ln231_347', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3454]  (0.287 ns)
	'select' operation ('select_ln231_278', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3462]  (0.000 ns)
	'select' operation ('select_ln231_279', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3463]  (0.321 ns)
	'add' operation ('add_ln231_138', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3468]  (1.020 ns)

 <State 32>: 7.208ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3480]  (0.934 ns)
	'xor' operation ('xor_ln231_350', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3482]  (0.000 ns)
	'and' operation ('and_ln231_351', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3483]  (0.287 ns)
	'select' operation ('select_ln231_281', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3486]  (0.000 ns)
	'and' operation ('and_ln231_353', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3492]  (0.000 ns)
	'xor' operation ('xor_ln231_354', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3493]  (0.287 ns)
	'and' operation ('and_ln231_354', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3494]  (0.000 ns)
	'or' operation ('or_ln231_283', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3495]  (0.000 ns)
	'select' operation ('select_ln231_283', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3500]  (0.321 ns)
	'add' operation ('add_ln231_221', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3506]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3517]  (0.934 ns)
	'xor' operation ('xor_ln231_355', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3519]  (0.000 ns)
	'and' operation ('and_ln231_356', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3520]  (0.287 ns)
	'select' operation ('select_ln231_284', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3522]  (0.000 ns)
	'xor' operation ('xor_ln231_358', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3526]  (0.000 ns)
	'or' operation ('or_ln231_286', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3527]  (0.000 ns)
	'and' operation ('and_ln231_357', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3528]  (0.287 ns)
	'or' operation ('or_ln231_287', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3532]  (0.000 ns)
	'select' operation ('select_ln231_287', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3537]  (0.321 ns)
	'add' operation ('add_ln231_223', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3543]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3554]  (0.934 ns)
	'xor' operation ('xor_ln231_360', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3556]  (0.000 ns)
	'and' operation ('and_ln231_361', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3557]  (0.287 ns)
	'select' operation ('select_ln231_288', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3559]  (0.000 ns)
	'xor' operation ('xor_ln231_363', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3563]  (0.000 ns)
	'or' operation ('or_ln231_290', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3564]  (0.000 ns)
	'and' operation ('and_ln231_362', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3565]  (0.287 ns)

 <State 33>: 7.041ns
The critical path consists of the following:
	'and' operation ('and_ln231_364', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3568]  (0.000 ns)
	'or' operation ('or_ln231_291', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3569]  (0.000 ns)
	'select' operation ('select_ln231_291', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3574]  (0.321 ns)
	'add' operation ('add_ln231_225', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3580]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3591]  (0.934 ns)
	'xor' operation ('xor_ln231_365', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3593]  (0.000 ns)
	'and' operation ('and_ln231_366', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3594]  (0.287 ns)
	'select' operation ('select_ln231_292', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3596]  (0.000 ns)
	'xor' operation ('xor_ln231_368', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3600]  (0.000 ns)
	'or' operation ('or_ln231_294', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3601]  (0.000 ns)
	'and' operation ('and_ln231_367', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3602]  (0.287 ns)
	'or' operation ('or_ln231_295', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3606]  (0.000 ns)
	'select' operation ('select_ln231_295', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3611]  (0.321 ns)
	'add' operation ('add_ln231_227', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3617]  (1.020 ns)
	'or' operation ('or_ln231_296', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3625]  (0.000 ns)
	'and' operation ('and_ln231_370', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3626]  (0.000 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3628]  (0.934 ns)
	'xor' operation ('xor_ln231_370', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3630]  (0.000 ns)
	'and' operation ('and_ln231_371', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3631]  (0.287 ns)
	'select' operation ('select_ln231_297', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3634]  (0.000 ns)
	'and' operation ('and_ln231_373', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3640]  (0.000 ns)
	'xor' operation ('xor_ln231_374', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3641]  (0.287 ns)
	'and' operation ('and_ln231_374', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3642]  (0.000 ns)
	'or' operation ('or_ln231_299', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3643]  (0.000 ns)
	'select' operation ('select_ln231_299', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3648]  (0.321 ns)
	'add' operation ('add_ln231_148', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3653]  (1.020 ns)

 <State 34>: 6.634ns
The critical path consists of the following:
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3665]  (0.934 ns)
	'xor' operation ('xor_ln231_375', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3667]  (0.000 ns)
	'and' operation ('and_ln231_376', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3668]  (0.287 ns)
	'select' operation ('select_ln231_300', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3670]  (0.000 ns)
	'xor' operation ('xor_ln231_378', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3674]  (0.000 ns)
	'or' operation ('or_ln231_302', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3675]  (0.000 ns)
	'and' operation ('and_ln231_377', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3676]  (0.287 ns)
	'select' operation ('select_ln231_302', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3684]  (0.000 ns)
	'select' operation ('select_ln231_303', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3685]  (0.321 ns)
	'add' operation ('add_ln231_231', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3691]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3702]  (0.934 ns)
	'xor' operation ('xor_ln231_380', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3704]  (0.000 ns)
	'and' operation ('and_ln231_381', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3705]  (0.287 ns)
	'select' operation ('select_ln231_305', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3708]  (0.000 ns)
	'and' operation ('and_ln231_383', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3714]  (0.000 ns)
	'xor' operation ('xor_ln231_384', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3715]  (0.287 ns)
	'and' operation ('and_ln231_384', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3716]  (0.000 ns)
	'or' operation ('or_ln231_307', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3717]  (0.000 ns)
	'select' operation ('select_ln231_307', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3722]  (0.321 ns)
	'add' operation ('add_ln231_233', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3728]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3739]  (0.934 ns)

 <State 35>: 6.595ns
The critical path consists of the following:
	'xor' operation ('xor_ln231_385', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3741]  (0.000 ns)
	'and' operation ('and_ln231_386', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3742]  (0.287 ns)
	'select' operation ('select_ln231_308', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3744]  (0.000 ns)
	'xor' operation ('xor_ln231_388', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3748]  (0.000 ns)
	'or' operation ('or_ln231_310', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3749]  (0.000 ns)
	'and' operation ('and_ln231_387', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3750]  (0.287 ns)
	'or' operation ('or_ln231_311', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3754]  (0.000 ns)
	'select' operation ('select_ln231_311', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3759]  (0.321 ns)
	'add' operation ('add_ln231_235', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3765]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3776]  (0.934 ns)
	'xor' operation ('xor_ln231_390', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3778]  (0.000 ns)
	'and' operation ('and_ln231_391', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3779]  (0.287 ns)
	'select' operation ('select_ln231_312', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3781]  (0.000 ns)
	'xor' operation ('xor_ln231_393', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3785]  (0.000 ns)
	'or' operation ('or_ln231_314', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3786]  (0.000 ns)
	'and' operation ('and_ln231_392', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3787]  (0.287 ns)
	'select' operation ('select_ln231_314', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3795]  (0.000 ns)
	'select' operation ('select_ln231_315', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3796]  (0.321 ns)
	'add' operation ('add_ln231_237', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3802]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3813]  (0.934 ns)
	'xor' operation ('xor_ln231_395', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3815]  (0.000 ns)
	'and' operation ('and_ln231_396', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3816]  (0.287 ns)
	'select' operation ('select_ln231_317', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3819]  (0.000 ns)
	'and' operation ('and_ln231_398', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3825]  (0.000 ns)
	'xor' operation ('xor_ln231_399', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3826]  (0.287 ns)
	'and' operation ('and_ln231_399', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3827]  (0.000 ns)
	'or' operation ('or_ln231_319', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3828]  (0.000 ns)
	'select' operation ('select_ln231_319', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3833]  (0.321 ns)

 <State 36>: 7.270ns
The critical path consists of the following:
	'add' operation ('add_ln231_239', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3839]  (1.020 ns)
	'add' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3850]  (0.934 ns)
	'xor' operation ('xor_ln231_400', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3852]  (0.000 ns)
	'and' operation ('and_ln231_401', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3853]  (0.287 ns)
	'select' operation ('select_ln231_321', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3856]  (0.000 ns)
	'and' operation ('and_ln231_403', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3862]  (0.000 ns)
	'xor' operation ('xor_ln231_404', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3863]  (0.287 ns)
	'and' operation ('and_ln231_404', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3864]  (0.000 ns)
	'or' operation ('or_ln231_323', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3866]  (0.000 ns)
	'select' operation ('sum1', src/srcnn.cpp:231->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3867]  (0.321 ns)
	'add' operation ('acc1_sum', src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3875]  (0.934 ns)
	'select' operation ('acc1_sum', src/srcnn.cpp:235->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3881]  (0.321 ns)
	'select' operation ('acc1_sum', src/srcnn.cpp:236->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3884]  (0.332 ns)
	'mul' operation ('mul_ln242', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [3888]  (2.833 ns)

 <State 37>: 6.131ns
The critical path consists of the following:
	'mul' operation ('mul_ln242_31', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5035]  (2.833 ns)
	'add' operation ('add_ln242_95', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5041]  (1.041 ns)
	'add' operation ('add_ln242_63', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5052]  (0.934 ns)
	'xor' operation ('xor_ln242_155', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5054]  (0.000 ns)
	'and' operation ('and_ln242_156', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5055]  (0.287 ns)
	'select' operation ('select_ln242_124', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5057]  (0.000 ns)
	'xor' operation ('xor_ln242_158', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5061]  (0.000 ns)
	'or' operation ('or_ln242_126', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5062]  (0.000 ns)
	'and' operation ('and_ln242_157', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5063]  (0.287 ns)
	'select' operation ('select_ln242_126', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5067]  (0.000 ns)
	'select' operation ('select_ln242_127', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [5069]  (0.321 ns)
	'store' operation ('store_ln219', src/srcnn.cpp:219->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) of variable 'select_ln242_127', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616 on local variable 'empty_135' [5071]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
