

================================================================
== Vitis HLS Report for 'TinyYOLOHW'
================================================================
* Date:           Sat Feb  7 23:51:35 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     632|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     278|     428|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     285|    1096|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  278|  428|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  278|  428|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln82_10_fu_317_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_11_fu_331_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_12_fu_345_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_13_fu_359_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_14_fu_373_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_15_fu_387_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln82_1_fu_191_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_2_fu_205_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_3_fu_219_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_4_fu_233_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_5_fu_247_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_6_fu_261_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_7_fu_275_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_8_fu_289_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_9_fu_303_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln82_fu_177_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 632|         516|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |axi_in_TDATA_blk_n                |   9|          2|    1|          2|
    |axi_out_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_rst_n_inv                      |  1|   0|    1|          0|
    |ap_rst_reg_1                      |  1|   0|    1|          0|
    |ap_rst_reg_2                      |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  7|   0|    7|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        TinyYOLOHW|  return value|
|axi_in_TVALID          |   in|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_in_TREADY          |  out|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_in_TLAST           |   in|    1|        axis|   axi_in_V_last_V|       pointer|
|axi_out_TREADY         |   in|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_out_TVALID         |  out|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_out_TLAST          |  out|    1|        axis|  axi_out_V_last_V|       pointer|
|axi_in_TDATA           |   in|  512|        axis|   axi_in_V_data_V|       pointer|
|axi_in_TKEEP           |   in|   64|        axis|   axi_in_V_keep_V|       pointer|
|axi_in_TSTRB           |   in|   64|        axis|   axi_in_V_strb_V|       pointer|
|axi_out_TDATA          |  out|  512|        axis|  axi_out_V_data_V|       pointer|
|axi_out_TKEEP          |  out|   64|        axis|  axi_out_V_keep_V|       pointer|
|axi_out_TSTRB          |  out|   64|        axis|  axi_out_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

