<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_4'" level="0">
<item name = "Date">Mon Aug 12 18:56:46 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sparseMatrixPower</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.871 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">209, 209, 1.045 us, 1.045 us, 209, 209, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_4">207, 207, 10, 2, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 173, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 51, 14, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 131, -</column>
<column name="Register">-, -, 425, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_4ns_32s_32_5_1_U25">mul_4ns_32s_32_5_1, 0, 0, 51, 0, 0</column>
<column name="sparsemux_7_2_32_1_1_U24">sparsemux_7_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data1_U">main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W, 1, 0, 0, 0, 200, 32, 1, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_1_fu_204_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln32_2_fu_210_p2">+, 0, 0, 20, 15, 8</column>
<column name="add_ln32_fu_258_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln33_1_fu_303_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln33_2_fu_325_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln33_3_fu_237_p2">+, 0, 0, 17, 14, 7</column>
<column name="add_ln33_fu_243_p2">+, 0, 0, 17, 14, 14</column>
<column name="icmp_ln32_1_fu_263_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="icmp_ln32_fu_189_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="select_ln32_fu_268_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_phi_urem22_load">9, 2, 7, 14</column>
<column name="i_fu_80">9, 2, 7, 14</column>
<column name="phi_mul18_fu_76">9, 2, 15, 30</column>
<column name="phi_mul20_fu_72">9, 2, 14, 28</column>
<column name="phi_urem22_fu_68">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln32_1_reg_372">7, 0, 7, 0</column>
<column name="add_ln33_1_reg_438">8, 0, 8, 0</column>
<column name="add_ln33_1_reg_438_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="add_ln33_2_reg_464">32, 0, 32, 0</column>
<column name="add_ln33_reg_383">14, 0, 14, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="data1_addr_reg_448">8, 0, 8, 0</column>
<column name="data1_addr_reg_448_pp0_iter4_reg">8, 0, 8, 0</column>
<column name="data1_load_reg_454">32, 0, 32, 0</column>
<column name="data_1_load_reg_418">32, 0, 32, 0</column>
<column name="data_2_load_reg_423">32, 0, 32, 0</column>
<column name="data_load_reg_413">32, 0, 32, 0</column>
<column name="i_1_reg_362">7, 0, 7, 0</column>
<column name="i_fu_80">7, 0, 7, 0</column>
<column name="icmp_ln32_reg_368">1, 0, 1, 0</column>
<column name="mul_ln33_reg_459">32, 0, 32, 0</column>
<column name="phi_mul18_fu_76">15, 0, 15, 0</column>
<column name="phi_mul20_fu_72">14, 0, 14, 0</column>
<column name="phi_urem22_fu_68">7, 0, 7, 0</column>
<column name="select_ln32_reg_403">7, 0, 7, 0</column>
<column name="tmp_2_reg_433">32, 0, 32, 0</column>
<column name="trunc_ln32_reg_378">2, 0, 2, 0</column>
<column name="w_load_reg_428">4, 0, 4, 0</column>
<column name="zext_ln29_1_cast_reg_357">7, 0, 14, 7</column>
<column name="icmp_ln32_reg_368">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_32_4, return value</column>
<column name="zext_ln29_1">in, 7, ap_none, zext_ln29_1, scalar</column>
<column name="data_address0">out, 7, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_q0">in, 32, ap_memory, data, array</column>
<column name="data_1_address0">out, 7, ap_memory, data_1, array</column>
<column name="data_1_ce0">out, 1, ap_memory, data_1, array</column>
<column name="data_1_q0">in, 32, ap_memory, data_1, array</column>
<column name="data_2_address0">out, 7, ap_memory, data_2, array</column>
<column name="data_2_ce0">out, 1, ap_memory, data_2, array</column>
<column name="data_2_q0">in, 32, ap_memory, data_2, array</column>
<column name="w_address0">out, 14, ap_memory, w, array</column>
<column name="w_ce0">out, 1, ap_memory, w, array</column>
<column name="w_q0">in, 4, ap_memory, w, array</column>
</table>
</item>
</section>
</profile>
