// Seed: 629352283
macromodule module_0 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input wand id_7,
    output wand id_8,
    output wor id_9,
    input supply0 id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri id_13,
    output supply1 id_14,
    input tri id_15
);
  wire id_17;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    output tri0 id_13,
    output tri0 id_14,
    output wand id_15,
    input uwire id_16
);
  assign id_15 = id_16;
  wire id_18;
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24, id_25;
  module_0(
      id_0,
      id_14,
      id_15,
      id_8,
      id_10,
      id_12,
      id_8,
      id_0,
      id_4,
      id_8,
      id_3,
      id_9,
      id_4,
      id_7,
      id_14,
      id_2
  );
endmodule
