{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618268141262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618268141268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 00:55:41 2021 " "Processing started: Tue Apr 13 00:55:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618268141268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268141268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268141268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618268141555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618268141555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149844 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268149844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149846 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268149846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasteclado.vhd 3 1 " "Found 3 design units, including 1 entities, in source file entradasteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EntradasTeclado-arch " "Found design unit 1: EntradasTeclado-arch" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EntradasTeclado_package " "Found design unit 2: EntradasTeclado_package" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149847 ""} { "Info" "ISGN_ENTITY_NAME" "1 EntradasTeclado " "Found entity 1: EntradasTeclado" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268149847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149849 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268149849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl_demo-behavior " "Found design unit 1: lcd16x2_ctrl_demo-behavior" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149851 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl_demo " "Found entity 1: lcd16x2_ctrl_demo" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268149851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268149851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd16x2_ctrl_demo " "Elaborating entity \"lcd16x2_ctrl_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618268149878 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr lcd16x2_ctrl_demo.vhd(39) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(39): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618268149879 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dout lcd16x2_ctrl_demo.vhd(40) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(40): used implicit default value for signal \"dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618268149879 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "solucion lcd16x2_ctrl_demo.vhd(91) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(91): used explicit default value for signal \"solucion\" because signal was never assigned a value" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618268149880 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk lcd16x2_ctrl_demo.vhd(93) " "Verilog HDL or VHDL warning at lcd16x2_ctrl_demo.vhd(93): object \"clk\" assigned a value but never read" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618268149880 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state lcd16x2_ctrl_demo.vhd(95) " "Verilog HDL or VHDL warning at lcd16x2_ctrl_demo.vhd(95): object \"state\" assigned a value but never read" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618268149880 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(128) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(128): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(128) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(128): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(133) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(133): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(133) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(133): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(138) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(138): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(138) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(138): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149881 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(168) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(168): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(171) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(171): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(173) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(173): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(178) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(178): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_o lcd16x2_ctrl_demo.vhd(183) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(183): signal \"B_Sout_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(185) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(185): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(186) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(186): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(207) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(207): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(210) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(210): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(212) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(212): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(217) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(217): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149882 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_1 lcd16x2_ctrl_demo.vhd(222) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(222): signal \"B_Sout_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(224) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(224): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(225) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(225): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(246) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(246): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(249) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(249): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(251) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(251): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(256) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(256): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_2 lcd16x2_ctrl_demo.vhd(261) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(261): signal \"B_Sout_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(264) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(264): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(265) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(265): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149883 "|lcd16x2_ctrl_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"lcd16x2_ctrl:DUT\"" {  } { { "lcd16x2_ctrl_demo.vhd" "DUT" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268149894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK10 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK10\"" {  } { { "lcd16x2_ctrl_demo.vhd" "CLK10" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268149897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268149897 "|lcd16x2_ctrl_demo|clk_div:CLK10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradasTeclado EntradasTeclado:KB1 " "Elaborating entity \"EntradasTeclado\" for hierarchy \"EntradasTeclado:KB1\"" {  } { { "lcd16x2_ctrl_demo.vhd" "KB1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268149898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyToASCII EntradasTeclado:KB1\|KeyToASCII:OUT1 " "Elaborating entity \"KeyToASCII\" for hierarchy \"EntradasTeclado:KB1\|KeyToASCII:OUT1\"" {  } { { "EntradasTeclado.vhd" "OUT1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268149899 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618268150459 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618268150459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr GND " "Pin \"ledr\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|ledr"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[0\] GND " "Pin \"dout\[0\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[2\] GND " "Pin \"dout\[2\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268150671 "|lcd16x2_ctrl_demo|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618268150671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618268150739 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[0\] High " "Register Opcion\[0\] will power up to High" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268150860 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[4\] Low " "Register Opcion\[4\] will power up to Low" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268150860 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[1\] High " "Register Opcion\[1\] will power up to High" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268150860 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1618268150860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618268152067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268152067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618268152105 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618268152105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "433 " "Implemented 433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618268152105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618268152105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618268152124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 00:55:52 2021 " "Processing ended: Tue Apr 13 00:55:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618268152124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618268152124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618268152124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268152124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618268153204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618268153210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 00:55:52 2021 " "Processing started: Tue Apr 13 00:55:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618268153210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618268153210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618268153210 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618268153290 ""}
{ "Info" "0" "" "Project  = LCD_16X2" {  } {  } 0 0 "Project  = LCD_16X2" 0 0 "Fitter" 0 0 1618268153290 ""}
{ "Info" "0" "" "Revision = LCD_16X2" {  } {  } 0 0 "Revision = LCD_16X2" 0 0 "Fitter" 0 0 1618268153290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618268153345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618268153345 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_16X2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"LCD_16X2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618268153352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618268153400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618268153400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618268153518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618268153522 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618268153660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618268153660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618268153660 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618268153660 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618268153663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618268153663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618268153663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618268153663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618268153663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618268153663 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618268153664 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 27 " "No exact pin location assignment(s) for 12 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1618268153947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_16X2.sdc " "Synopsys Design Constraints File file not found: 'LCD_16X2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618268154268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618268154268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618268154272 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1618268154272 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618268154273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618268154307 ""}  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618268154307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618268154307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Dato_2\[0\]~0 " "Destination node Dato_2\[0\]~0" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618268154307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Dato_1\[0\]~0 " "Destination node Dato_1\[0\]~0" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618268154307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618268154307 ""}  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618268154307 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618268154496 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618268154497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618268154497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618268154498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618268154498 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618268154499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618268154499 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618268154500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618268154517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618268154518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618268154518 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1618268154520 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1618268154520 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618268154520 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 8 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618268154520 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1618268154520 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618268154520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618268154536 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618268154540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618268154916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618268155003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618268155014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618268156086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618268156086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618268156346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618268156773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618268156773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618268157308 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618268157308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618268157311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618268157415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618268157420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618268157557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618268157557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618268157713 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618268158065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/output_files/LCD_16X2.fit.smsg " "Generated suppressed messages file D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/output_files/LCD_16X2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618268158342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5628 " "Peak virtual memory: 5628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618268158634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 00:55:58 2021 " "Processing ended: Tue Apr 13 00:55:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618268158634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618268158634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618268158634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618268158634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618268159620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618268159626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 00:55:59 2021 " "Processing started: Tue Apr 13 00:55:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618268159626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618268159626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618268159626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618268159829 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618268160141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618268160157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618268160260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 00:56:00 2021 " "Processing ended: Tue Apr 13 00:56:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618268160260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618268160260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618268160260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618268160260 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618268160845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618268161302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618268161307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 00:56:01 2021 " "Processing started: Tue Apr 13 00:56:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618268161307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618268161307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_16X2 -c LCD_16X2 " "Command: quartus_sta LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618268161307 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618268161388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618268161546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618268161546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_16X2.sdc " "Synopsys Design Constraints File file not found: 'LCD_16X2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1618268161740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161740 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618268161741 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618268161741 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1618268161743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618268161743 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618268161744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618268161749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618268161766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618268161766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.957 " "Worst-case setup slack is -3.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.957            -327.629 clk_i  " "   -3.957            -327.629 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clk_i  " "    0.434               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268161784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268161790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.388 clk_i  " "   -3.000            -187.388 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268161797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268161797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618268161836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618268161856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618268162132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618268162216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618268162227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618268162227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.683 " "Worst-case setup slack is -3.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.683            -295.794 clk_i  " "   -3.683            -295.794 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk_i  " "    0.383               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268162244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268162248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.388 clk_i  " "   -3.000            -187.388 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162256 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618268162281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618268162412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618268162414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618268162414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.135 " "Worst-case setup slack is -1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135             -74.973 clk_i  " "   -1.135             -74.973 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_i  " "    0.178               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268162430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618268162434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.831 clk_i  " "   -3.000            -135.831 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618268162441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618268162441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618268162866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618268162867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618268162914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 00:56:02 2021 " "Processing ended: Tue Apr 13 00:56:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618268162914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618268162914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618268162914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618268162914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618268163537 ""}
