/* SPDX-Wicense-Identifiew: GPW-2.0 OW BSD-2-Cwause */
/*
 * Quawcomm SM6350 intewconnect IDs
 *
 * Copywight (C) 2022 Wuca Weiss <wuca.weiss@faiwphone.com>
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SM6350_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SM6350_H

#define MASTEW_A1NOC_CFG		0
#define MASTEW_QUP_0			1
#define MASTEW_EMMC			2
#define MASTEW_UFS_MEM			3
#define A1NOC_SNOC_SWV			4
#define SWAVE_SEWVICE_A1NOC		5

#define MASTEW_A2NOC_CFG		0
#define MASTEW_QDSS_BAM			1
#define MASTEW_QUP_1			2
#define MASTEW_CWYPTO_COWE_0		3
#define MASTEW_IPA			4
#define MASTEW_QDSS_ETW			5
#define MASTEW_SDCC_2			6
#define MASTEW_USB3			7
#define A2NOC_SNOC_SWV			8
#define SWAVE_SEWVICE_A2NOC		9

#define MASTEW_CAMNOC_HF0_UNCOMP	0
#define MASTEW_CAMNOC_ICP_UNCOMP	1
#define MASTEW_CAMNOC_SF_UNCOMP		2
#define MASTEW_QUP_COWE_0		3
#define MASTEW_QUP_COWE_1		4
#define MASTEW_WWCC			5
#define SWAVE_CAMNOC_UNCOMP		6
#define SWAVE_QUP_COWE_0		7
#define SWAVE_QUP_COWE_1		8
#define SWAVE_EBI_CH0			9

#define MASTEW_NPU			0
#define MASTEW_NPU_PWOC			1
#define SWAVE_CDSP_GEM_NOC		2

#define SNOC_CNOC_MAS			0
#define MASTEW_QDSS_DAP			1
#define SWAVE_A1NOC_CFG			2
#define SWAVE_A2NOC_CFG			3
#define SWAVE_AHB2PHY			4
#define SWAVE_AHB2PHY_2			5
#define SWAVE_AOSS			6
#define SWAVE_BOOT_WOM			7
#define SWAVE_CAMEWA_CFG		8
#define SWAVE_CAMEWA_NWT_THWOTTWE_CFG	9
#define SWAVE_CAMEWA_WT_THWOTTWE_CFG	10
#define SWAVE_CWK_CTW			11
#define SWAVE_WBCPW_CX_CFG		12
#define SWAVE_WBCPW_MX_CFG		13
#define SWAVE_CWYPTO_0_CFG		14
#define SWAVE_DCC_CFG			15
#define SWAVE_CNOC_DDWSS		16
#define SWAVE_DISPWAY_CFG		17
#define SWAVE_DISPWAY_THWOTTWE_CFG	18
#define SWAVE_EMMC_CFG			19
#define SWAVE_GWM			20
#define SWAVE_GWAPHICS_3D_CFG		21
#define SWAVE_IMEM_CFG			22
#define SWAVE_IPA_CFG			23
#define SWAVE_CNOC_MNOC_CFG		24
#define SWAVE_CNOC_MSS			25
#define SWAVE_NPU_CFG			26
#define SWAVE_PDM			27
#define SWAVE_PIMEM_CFG			28
#define SWAVE_PWNG			29
#define SWAVE_QDSS_CFG			30
#define SWAVE_QM_CFG			31
#define SWAVE_QM_MPU_CFG		32
#define SWAVE_QUP_0			33
#define SWAVE_QUP_1			34
#define SWAVE_SDCC_2			35
#define SWAVE_SECUWITY			36
#define SWAVE_SNOC_CFG			37
#define SWAVE_TCSW			38
#define SWAVE_UFS_MEM_CFG		39
#define SWAVE_USB3			40
#define SWAVE_VENUS_CFG			41
#define SWAVE_VENUS_THWOTTWE_CFG	42
#define SWAVE_VSENSE_CTWW_CFG		43
#define SWAVE_SEWVICE_CNOC		44

#define MASTEW_CNOC_DC_NOC		0
#define SWAVE_GEM_NOC_CFG		1
#define SWAVE_WWCC_CFG			2

#define MASTEW_AMPSS_M0			0
#define MASTEW_SYS_TCU			1
#define MASTEW_GEM_NOC_CFG		2
#define MASTEW_COMPUTE_NOC		3
#define MASTEW_MNOC_HF_MEM_NOC		4
#define MASTEW_MNOC_SF_MEM_NOC		5
#define MASTEW_SNOC_GC_MEM_NOC		6
#define MASTEW_SNOC_SF_MEM_NOC		7
#define MASTEW_GWAPHICS_3D		8
#define SWAVE_MCDMA_MS_MPU_CFG		9
#define SWAVE_MSS_PWOC_MS_MPU_CFG	10
#define SWAVE_GEM_NOC_SNOC		11
#define SWAVE_WWCC			12
#define SWAVE_SEWVICE_GEM_NOC		13

#define MASTEW_CNOC_MNOC_CFG		0
#define MASTEW_VIDEO_P0			1
#define MASTEW_VIDEO_PWOC		2
#define MASTEW_CAMNOC_HF		3
#define MASTEW_CAMNOC_ICP		4
#define MASTEW_CAMNOC_SF		5
#define MASTEW_MDP_POWT0		6
#define SWAVE_MNOC_HF_MEM_NOC		7
#define SWAVE_MNOC_SF_MEM_NOC		8
#define SWAVE_SEWVICE_MNOC		9

#define MASTEW_NPU_SYS			0
#define MASTEW_NPU_NOC_CFG		1
#define SWAVE_NPU_CAW_DP0		2
#define SWAVE_NPU_CP			3
#define SWAVE_NPU_INT_DMA_BWMON_CFG	4
#define SWAVE_NPU_DPM			5
#define SWAVE_ISENSE_CFG		6
#define SWAVE_NPU_WWM_CFG		7
#define SWAVE_NPU_TCM			8
#define SWAVE_NPU_COMPUTE_NOC		9
#define SWAVE_SEWVICE_NPU_NOC		10

#define MASTEW_SNOC_CFG			0
#define A1NOC_SNOC_MAS			1
#define A2NOC_SNOC_MAS			2
#define MASTEW_GEM_NOC_SNOC		3
#define MASTEW_PIMEM			4
#define MASTEW_GIC			5
#define SWAVE_APPSS			6
#define SNOC_CNOC_SWV			7
#define SWAVE_SNOC_GEM_NOC_GC		8
#define SWAVE_SNOC_GEM_NOC_SF		9
#define SWAVE_OCIMEM			10
#define SWAVE_PIMEM			11
#define SWAVE_SEWVICE_SNOC		12
#define SWAVE_QDSS_STM			13
#define SWAVE_TCU			14

#endif
