name: DMA
description: Fused peripheral template for DMA (RP2040) and DMA (RP2350).
parameters: []
variants:
  RP2040: {}
  RP2350: {}
registers:
- name: CH0_AL1_CTRL
  description: Alias for channel 0 CTRL register
  resetMask: 0
  fields:
  - name: CH0_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 16
- name: CH0_AL1_READ_ADDR
  description: Alias for channel 0 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH0_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 20
- name: CH0_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 0 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH0_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 28
- name: CH0_AL1_WRITE_ADDR
  description: Alias for channel 0 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH0_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 24
- name: CH0_AL2_CTRL
  description: Alias for channel 0 CTRL register
  resetMask: 0
  fields:
  - name: CH0_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 32
- name: CH0_AL2_READ_ADDR
  description: Alias for channel 0 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH0_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 40
- name: CH0_AL2_TRANS_COUNT
  description: Alias for channel 0 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH0_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 36
- name: CH0_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 0 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH0_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 44
- name: CH0_AL3_CTRL
  description: Alias for channel 0 CTRL register
  resetMask: 0
  fields:
  - name: CH0_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 48
- name: CH0_AL3_READ_ADDR_TRIG
  description: "Alias for channel 0 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH0_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 60
- name: CH0_AL3_TRANS_COUNT
  description: Alias for channel 0 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH0_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 56
- name: CH0_AL3_WRITE_ADDR
  description: Alias for channel 0 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH0_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 52
- name: CH0_CTRL_TRIG
  description: DMA Channel 0 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 12
- name: CH0_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH0_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2048
- name: CH0_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH0_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2052
- name: CH0_READ_ADDR
  description: DMA Channel 0 Read Address pointer
  resetValue: 0
  fields:
  - name: CH0_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 0
- name: CH0_TRANS_COUNT
  description: DMA Channel 0 Transfer Count
  resetValue: 0
  fields:
  - name: CH0_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 8
- name: CH0_WRITE_ADDR
  description: DMA Channel 0 Write Address pointer
  resetValue: 0
  fields:
  - name: CH0_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 4
- name: CH10_AL1_CTRL
  description: Alias for channel 10 CTRL register
  resetMask: 0
  fields:
  - name: CH10_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 656
- name: CH10_AL1_READ_ADDR
  description: Alias for channel 10 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH10_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 660
- name: CH10_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 10 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH10_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 668
- name: CH10_AL1_WRITE_ADDR
  description: Alias for channel 10 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH10_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 664
- name: CH10_AL2_CTRL
  description: Alias for channel 10 CTRL register
  resetMask: 0
  fields:
  - name: CH10_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 672
- name: CH10_AL2_READ_ADDR
  description: Alias for channel 10 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH10_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 680
- name: CH10_AL2_TRANS_COUNT
  description: Alias for channel 10 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH10_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 676
- name: CH10_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 10 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH10_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 684
- name: CH10_AL3_CTRL
  description: Alias for channel 10 CTRL register
  resetMask: 0
  fields:
  - name: CH10_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 688
- name: CH10_AL3_READ_ADDR_TRIG
  description: "Alias for channel 10 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH10_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 700
- name: CH10_AL3_TRANS_COUNT
  description: Alias for channel 10 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH10_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 696
- name: CH10_AL3_WRITE_ADDR
  description: Alias for channel 10 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH10_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 692
- name: CH10_CTRL_TRIG
  description: DMA Channel 10 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 652
- name: CH10_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH10_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2688
- name: CH10_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH10_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2692
- name: CH10_READ_ADDR
  description: DMA Channel 10 Read Address pointer
  resetValue: 0
  fields:
  - name: CH10_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 640
- name: CH10_TRANS_COUNT
  description: DMA Channel 10 Transfer Count
  resetValue: 0
  fields:
  - name: CH10_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 648
- name: CH10_WRITE_ADDR
  description: DMA Channel 10 Write Address pointer
  resetValue: 0
  fields:
  - name: CH10_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 644
- name: CH11_AL1_CTRL
  description: Alias for channel 11 CTRL register
  resetMask: 0
  fields:
  - name: CH11_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 720
- name: CH11_AL1_READ_ADDR
  description: Alias for channel 11 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH11_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 724
- name: CH11_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 11 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH11_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 732
- name: CH11_AL1_WRITE_ADDR
  description: Alias for channel 11 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH11_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 728
- name: CH11_AL2_CTRL
  description: Alias for channel 11 CTRL register
  resetMask: 0
  fields:
  - name: CH11_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 736
- name: CH11_AL2_READ_ADDR
  description: Alias for channel 11 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH11_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 744
- name: CH11_AL2_TRANS_COUNT
  description: Alias for channel 11 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH11_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 740
- name: CH11_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 11 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH11_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 748
- name: CH11_AL3_CTRL
  description: Alias for channel 11 CTRL register
  resetMask: 0
  fields:
  - name: CH11_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 752
- name: CH11_AL3_READ_ADDR_TRIG
  description: "Alias for channel 11 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH11_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 764
- name: CH11_AL3_TRANS_COUNT
  description: Alias for channel 11 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH11_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 760
- name: CH11_AL3_WRITE_ADDR
  description: Alias for channel 11 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH11_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 756
- name: CH11_CTRL_TRIG
  description: DMA Channel 11 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 716
- name: CH11_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH11_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2752
- name: CH11_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH11_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2756
- name: CH11_READ_ADDR
  description: DMA Channel 11 Read Address pointer
  resetValue: 0
  fields:
  - name: CH11_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 704
- name: CH11_TRANS_COUNT
  description: DMA Channel 11 Transfer Count
  resetValue: 0
  fields:
  - name: CH11_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 712
- name: CH11_WRITE_ADDR
  description: DMA Channel 11 Write Address pointer
  resetValue: 0
  fields:
  - name: CH11_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 708
- name: CH1_AL1_CTRL
  description: Alias for channel 1 CTRL register
  resetMask: 0
  fields:
  - name: CH1_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 80
- name: CH1_AL1_READ_ADDR
  description: Alias for channel 1 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH1_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 84
- name: CH1_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 1 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH1_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 92
- name: CH1_AL1_WRITE_ADDR
  description: Alias for channel 1 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH1_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 88
- name: CH1_AL2_CTRL
  description: Alias for channel 1 CTRL register
  resetMask: 0
  fields:
  - name: CH1_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 96
- name: CH1_AL2_READ_ADDR
  description: Alias for channel 1 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH1_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 104
- name: CH1_AL2_TRANS_COUNT
  description: Alias for channel 1 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH1_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 100
- name: CH1_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 1 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH1_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 108
- name: CH1_AL3_CTRL
  description: Alias for channel 1 CTRL register
  resetMask: 0
  fields:
  - name: CH1_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 112
- name: CH1_AL3_READ_ADDR_TRIG
  description: "Alias for channel 1 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH1_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 124
- name: CH1_AL3_TRANS_COUNT
  description: Alias for channel 1 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH1_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 120
- name: CH1_AL3_WRITE_ADDR
  description: Alias for channel 1 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH1_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 116
- name: CH1_CTRL_TRIG
  description: DMA Channel 1 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 76
- name: CH1_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH1_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2112
- name: CH1_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH1_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2116
- name: CH1_READ_ADDR
  description: DMA Channel 1 Read Address pointer
  resetValue: 0
  fields:
  - name: CH1_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 64
- name: CH1_TRANS_COUNT
  description: DMA Channel 1 Transfer Count
  resetValue: 0
  fields:
  - name: CH1_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 72
- name: CH1_WRITE_ADDR
  description: DMA Channel 1 Write Address pointer
  resetValue: 0
  fields:
  - name: CH1_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 68
- name: CH2_AL1_CTRL
  description: Alias for channel 2 CTRL register
  resetMask: 0
  fields:
  - name: CH2_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 144
- name: CH2_AL1_READ_ADDR
  description: Alias for channel 2 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH2_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 148
- name: CH2_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 2 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH2_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 156
- name: CH2_AL1_WRITE_ADDR
  description: Alias for channel 2 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH2_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 152
- name: CH2_AL2_CTRL
  description: Alias for channel 2 CTRL register
  resetMask: 0
  fields:
  - name: CH2_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 160
- name: CH2_AL2_READ_ADDR
  description: Alias for channel 2 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH2_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 168
- name: CH2_AL2_TRANS_COUNT
  description: Alias for channel 2 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH2_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 164
- name: CH2_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 2 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH2_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 172
- name: CH2_AL3_CTRL
  description: Alias for channel 2 CTRL register
  resetMask: 0
  fields:
  - name: CH2_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 176
- name: CH2_AL3_READ_ADDR_TRIG
  description: "Alias for channel 2 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH2_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 188
- name: CH2_AL3_TRANS_COUNT
  description: Alias for channel 2 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH2_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 184
- name: CH2_AL3_WRITE_ADDR
  description: Alias for channel 2 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH2_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 180
- name: CH2_CTRL_TRIG
  description: DMA Channel 2 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 140
- name: CH2_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH2_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2176
- name: CH2_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH2_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2180
- name: CH2_READ_ADDR
  description: DMA Channel 2 Read Address pointer
  resetValue: 0
  fields:
  - name: CH2_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 128
- name: CH2_TRANS_COUNT
  description: DMA Channel 2 Transfer Count
  resetValue: 0
  fields:
  - name: CH2_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 136
- name: CH2_WRITE_ADDR
  description: DMA Channel 2 Write Address pointer
  resetValue: 0
  fields:
  - name: CH2_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 132
- name: CH3_AL1_CTRL
  description: Alias for channel 3 CTRL register
  resetMask: 0
  fields:
  - name: CH3_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 208
- name: CH3_AL1_READ_ADDR
  description: Alias for channel 3 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH3_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 212
- name: CH3_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 3 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH3_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 220
- name: CH3_AL1_WRITE_ADDR
  description: Alias for channel 3 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH3_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 216
- name: CH3_AL2_CTRL
  description: Alias for channel 3 CTRL register
  resetMask: 0
  fields:
  - name: CH3_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 224
- name: CH3_AL2_READ_ADDR
  description: Alias for channel 3 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH3_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 232
- name: CH3_AL2_TRANS_COUNT
  description: Alias for channel 3 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH3_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 228
- name: CH3_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 3 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH3_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 236
- name: CH3_AL3_CTRL
  description: Alias for channel 3 CTRL register
  resetMask: 0
  fields:
  - name: CH3_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 240
- name: CH3_AL3_READ_ADDR_TRIG
  description: "Alias for channel 3 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH3_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 252
- name: CH3_AL3_TRANS_COUNT
  description: Alias for channel 3 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH3_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 248
- name: CH3_AL3_WRITE_ADDR
  description: Alias for channel 3 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH3_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 244
- name: CH3_CTRL_TRIG
  description: DMA Channel 3 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 204
- name: CH3_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH3_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2240
- name: CH3_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH3_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2244
- name: CH3_READ_ADDR
  description: DMA Channel 3 Read Address pointer
  resetValue: 0
  fields:
  - name: CH3_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 192
- name: CH3_TRANS_COUNT
  description: DMA Channel 3 Transfer Count
  resetValue: 0
  fields:
  - name: CH3_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 200
- name: CH3_WRITE_ADDR
  description: DMA Channel 3 Write Address pointer
  resetValue: 0
  fields:
  - name: CH3_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 196
- name: CH4_AL1_CTRL
  description: Alias for channel 4 CTRL register
  resetMask: 0
  fields:
  - name: CH4_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 272
- name: CH4_AL1_READ_ADDR
  description: Alias for channel 4 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH4_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 276
- name: CH4_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 4 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH4_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 284
- name: CH4_AL1_WRITE_ADDR
  description: Alias for channel 4 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH4_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 280
- name: CH4_AL2_CTRL
  description: Alias for channel 4 CTRL register
  resetMask: 0
  fields:
  - name: CH4_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 288
- name: CH4_AL2_READ_ADDR
  description: Alias for channel 4 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH4_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 296
- name: CH4_AL2_TRANS_COUNT
  description: Alias for channel 4 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH4_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 292
- name: CH4_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 4 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH4_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 300
- name: CH4_AL3_CTRL
  description: Alias for channel 4 CTRL register
  resetMask: 0
  fields:
  - name: CH4_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 304
- name: CH4_AL3_READ_ADDR_TRIG
  description: "Alias for channel 4 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH4_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 316
- name: CH4_AL3_TRANS_COUNT
  description: Alias for channel 4 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH4_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 312
- name: CH4_AL3_WRITE_ADDR
  description: Alias for channel 4 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH4_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 308
- name: CH4_CTRL_TRIG
  description: DMA Channel 4 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 268
- name: CH4_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH4_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2304
- name: CH4_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH4_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2308
- name: CH4_READ_ADDR
  description: DMA Channel 4 Read Address pointer
  resetValue: 0
  fields:
  - name: CH4_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 256
- name: CH4_TRANS_COUNT
  description: DMA Channel 4 Transfer Count
  resetValue: 0
  fields:
  - name: CH4_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 264
- name: CH4_WRITE_ADDR
  description: DMA Channel 4 Write Address pointer
  resetValue: 0
  fields:
  - name: CH4_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 260
- name: CH5_AL1_CTRL
  description: Alias for channel 5 CTRL register
  resetMask: 0
  fields:
  - name: CH5_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 336
- name: CH5_AL1_READ_ADDR
  description: Alias for channel 5 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH5_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 340
- name: CH5_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 5 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH5_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 348
- name: CH5_AL1_WRITE_ADDR
  description: Alias for channel 5 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH5_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 344
- name: CH5_AL2_CTRL
  description: Alias for channel 5 CTRL register
  resetMask: 0
  fields:
  - name: CH5_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 352
- name: CH5_AL2_READ_ADDR
  description: Alias for channel 5 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH5_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 360
- name: CH5_AL2_TRANS_COUNT
  description: Alias for channel 5 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH5_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 356
- name: CH5_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 5 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH5_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 364
- name: CH5_AL3_CTRL
  description: Alias for channel 5 CTRL register
  resetMask: 0
  fields:
  - name: CH5_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 368
- name: CH5_AL3_READ_ADDR_TRIG
  description: "Alias for channel 5 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH5_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 380
- name: CH5_AL3_TRANS_COUNT
  description: Alias for channel 5 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH5_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 376
- name: CH5_AL3_WRITE_ADDR
  description: Alias for channel 5 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH5_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 372
- name: CH5_CTRL_TRIG
  description: DMA Channel 5 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 332
- name: CH5_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH5_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2368
- name: CH5_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH5_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2372
- name: CH5_READ_ADDR
  description: DMA Channel 5 Read Address pointer
  resetValue: 0
  fields:
  - name: CH5_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 320
- name: CH5_TRANS_COUNT
  description: DMA Channel 5 Transfer Count
  resetValue: 0
  fields:
  - name: CH5_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 328
- name: CH5_WRITE_ADDR
  description: DMA Channel 5 Write Address pointer
  resetValue: 0
  fields:
  - name: CH5_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 324
- name: CH6_AL1_CTRL
  description: Alias for channel 6 CTRL register
  resetMask: 0
  fields:
  - name: CH6_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 400
- name: CH6_AL1_READ_ADDR
  description: Alias for channel 6 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH6_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 404
- name: CH6_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 6 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH6_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 412
- name: CH6_AL1_WRITE_ADDR
  description: Alias for channel 6 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH6_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 408
- name: CH6_AL2_CTRL
  description: Alias for channel 6 CTRL register
  resetMask: 0
  fields:
  - name: CH6_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 416
- name: CH6_AL2_READ_ADDR
  description: Alias for channel 6 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH6_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 424
- name: CH6_AL2_TRANS_COUNT
  description: Alias for channel 6 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH6_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 420
- name: CH6_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 6 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH6_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 428
- name: CH6_AL3_CTRL
  description: Alias for channel 6 CTRL register
  resetMask: 0
  fields:
  - name: CH6_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 432
- name: CH6_AL3_READ_ADDR_TRIG
  description: "Alias for channel 6 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH6_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 444
- name: CH6_AL3_TRANS_COUNT
  description: Alias for channel 6 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH6_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 440
- name: CH6_AL3_WRITE_ADDR
  description: Alias for channel 6 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH6_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 436
- name: CH6_CTRL_TRIG
  description: DMA Channel 6 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 396
- name: CH6_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH6_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2432
- name: CH6_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH6_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2436
- name: CH6_READ_ADDR
  description: DMA Channel 6 Read Address pointer
  resetValue: 0
  fields:
  - name: CH6_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 384
- name: CH6_TRANS_COUNT
  description: DMA Channel 6 Transfer Count
  resetValue: 0
  fields:
  - name: CH6_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 392
- name: CH6_WRITE_ADDR
  description: DMA Channel 6 Write Address pointer
  resetValue: 0
  fields:
  - name: CH6_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 388
- name: CH7_AL1_CTRL
  description: Alias for channel 7 CTRL register
  resetMask: 0
  fields:
  - name: CH7_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 464
- name: CH7_AL1_READ_ADDR
  description: Alias for channel 7 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH7_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 468
- name: CH7_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 7 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH7_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 476
- name: CH7_AL1_WRITE_ADDR
  description: Alias for channel 7 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH7_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 472
- name: CH7_AL2_CTRL
  description: Alias for channel 7 CTRL register
  resetMask: 0
  fields:
  - name: CH7_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 480
- name: CH7_AL2_READ_ADDR
  description: Alias for channel 7 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH7_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 488
- name: CH7_AL2_TRANS_COUNT
  description: Alias for channel 7 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH7_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 484
- name: CH7_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 7 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH7_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 492
- name: CH7_AL3_CTRL
  description: Alias for channel 7 CTRL register
  resetMask: 0
  fields:
  - name: CH7_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 496
- name: CH7_AL3_READ_ADDR_TRIG
  description: "Alias for channel 7 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH7_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 508
- name: CH7_AL3_TRANS_COUNT
  description: Alias for channel 7 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH7_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 504
- name: CH7_AL3_WRITE_ADDR
  description: Alias for channel 7 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH7_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 500
- name: CH7_CTRL_TRIG
  description: DMA Channel 7 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 460
- name: CH7_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH7_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2496
- name: CH7_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH7_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2500
- name: CH7_READ_ADDR
  description: DMA Channel 7 Read Address pointer
  resetValue: 0
  fields:
  - name: CH7_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 448
- name: CH7_TRANS_COUNT
  description: DMA Channel 7 Transfer Count
  resetValue: 0
  fields:
  - name: CH7_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 456
- name: CH7_WRITE_ADDR
  description: DMA Channel 7 Write Address pointer
  resetValue: 0
  fields:
  - name: CH7_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 452
- name: CH8_AL1_CTRL
  description: Alias for channel 8 CTRL register
  resetMask: 0
  fields:
  - name: CH8_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 528
- name: CH8_AL1_READ_ADDR
  description: Alias for channel 8 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH8_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 532
- name: CH8_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 8 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH8_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 540
- name: CH8_AL1_WRITE_ADDR
  description: Alias for channel 8 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH8_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 536
- name: CH8_AL2_CTRL
  description: Alias for channel 8 CTRL register
  resetMask: 0
  fields:
  - name: CH8_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 544
- name: CH8_AL2_READ_ADDR
  description: Alias for channel 8 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH8_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 552
- name: CH8_AL2_TRANS_COUNT
  description: Alias for channel 8 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH8_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 548
- name: CH8_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 8 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH8_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 556
- name: CH8_AL3_CTRL
  description: Alias for channel 8 CTRL register
  resetMask: 0
  fields:
  - name: CH8_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 560
- name: CH8_AL3_READ_ADDR_TRIG
  description: "Alias for channel 8 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH8_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 572
- name: CH8_AL3_TRANS_COUNT
  description: Alias for channel 8 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH8_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 568
- name: CH8_AL3_WRITE_ADDR
  description: Alias for channel 8 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH8_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 564
- name: CH8_CTRL_TRIG
  description: DMA Channel 8 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 524
- name: CH8_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH8_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2560
- name: CH8_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH8_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2564
- name: CH8_READ_ADDR
  description: DMA Channel 8 Read Address pointer
  resetValue: 0
  fields:
  - name: CH8_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 512
- name: CH8_TRANS_COUNT
  description: DMA Channel 8 Transfer Count
  resetValue: 0
  fields:
  - name: CH8_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 520
- name: CH8_WRITE_ADDR
  description: DMA Channel 8 Write Address pointer
  resetValue: 0
  fields:
  - name: CH8_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 516
- name: CH9_AL1_CTRL
  description: Alias for channel 9 CTRL register
  resetMask: 0
  fields:
  - name: CH9_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 592
- name: CH9_AL1_READ_ADDR
  description: Alias for channel 9 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH9_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 596
- name: CH9_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 9 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH9_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 604
- name: CH9_AL1_WRITE_ADDR
  description: Alias for channel 9 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH9_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 600
- name: CH9_AL2_CTRL
  description: Alias for channel 9 CTRL register
  resetMask: 0
  fields:
  - name: CH9_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 608
- name: CH9_AL2_READ_ADDR
  description: Alias for channel 9 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH9_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 616
- name: CH9_AL2_TRANS_COUNT
  description: Alias for channel 9 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH9_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 612
- name: CH9_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 9 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH9_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 620
- name: CH9_AL3_CTRL
  description: Alias for channel 9 CTRL register
  resetMask: 0
  fields:
  - name: CH9_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 624
- name: CH9_AL3_READ_ADDR_TRIG
  description: "Alias for channel 9 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH9_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 636
- name: CH9_AL3_TRANS_COUNT
  description: Alias for channel 9 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH9_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 632
- name: CH9_AL3_WRITE_ADDR
  description: Alias for channel 9 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH9_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 628
- name: CH9_CTRL_TRIG
  description: DMA Channel 9 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 6
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CHAIN_TO
    description: When this channel completes, it will trigger the channel indicated
      by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.
    access: read-write
    bitOffset: 11
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 16
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 17
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 18
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 19
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 20
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 21
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 22
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 23
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 24
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 25
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 26
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 27
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 28
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 29
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 30
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 31
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: I2C0_TX
      value: 32
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 33
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 34
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 35
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 36
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 37
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_SSITX
      value: 38
      description: Select the XIP SSI TX FIFO as TREQ
    - name: XIP_SSIRX
      value: 39
      description: Select the XIP SSI RX FIFO as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 15
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 588
- name: CH9_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH9_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  addressOffset: 2624
- name: CH9_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH9_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  addressOffset: 2628
- name: CH9_READ_ADDR
  description: DMA Channel 9 Read Address pointer
  resetValue: 0
  fields:
  - name: CH9_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 576
- name: CH9_TRANS_COUNT
  description: DMA Channel 9 Transfer Count
  resetValue: 0
  fields:
  - name: CH9_TRANS_COUNT
    description: "Program the number of bus transfers a channel will perform before\
      \ halting. Note that, if transfers are larger than one byte in size, this is\
      \ not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n   \
      \                         When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 32
    present_when: variant == 'RP2040'
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
    present_when: variant == 'RP2350'
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 584
- name: CH9_WRITE_ADDR
  description: DMA Channel 9 Write Address pointer
  resetValue: 0
  fields:
  - name: CH9_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 580
- name: CHAN_ABORT
  description: Abort an in-progress transfer sequence on one or more channels
  resetValue: 0
  fields:
  - name: CHAN_ABORT
    description: "Each bit corresponds to a channel. Writing a 1 aborts whatever transfer\
      \ sequence is in progress on that channel. The bit will remain high until any\
      \ in-flight transfers have been flushed through the address and data FIFOs.\n\
      \n                            After writing, this register must be polled until\
      \ it returns all-zero. Until this point, it is unsafe to restart the channel."
    access: write-only
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1092
- name: FIFO_LEVELS
  description: Debug RAF, WAF, TDF levels
  resetValue: 0
  fields:
  - name: TDF_LVL
    description: Current Transfer-Data-FIFO fill level
    access: read-only
    bitOffset: 0
    bitWidth: 8
  - name: WAF_LVL
    description: Current Write-Address-FIFO fill level
    access: read-only
    bitOffset: 8
    bitWidth: 8
  - name: RAF_LVL
    description: Current Read-Address-FIFO fill level
    access: read-only
    bitOffset: 16
    bitWidth: 8
  addressOffset: 1088
- name: INTE0
  description: Interrupt Enables for IRQ 0
  resetValue: 0
  fields:
  - name: INTE0
    description: Set bit n to pass interrupts from channel n to DMA IRQ 0.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1028
- name: INTE1
  description: Interrupt Enables for IRQ 1
  resetValue: 0
  fields:
  - name: INTE1
    description: Set bit n to pass interrupts from channel n to DMA IRQ 1.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1044
- name: INTF0
  description: Force Interrupts
  resetValue: 0
  fields:
  - name: INTF0
    description: Write 1s to force the corresponding bits in INTE0. The interrupt
      remains asserted until INTF0 is cleared.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1032
- name: INTF1
  description: Force Interrupts for IRQ 1
  resetValue: 0
  fields:
  - name: INTF1
    description: Write 1s to force the corresponding bits in INTE0. The interrupt
      remains asserted until INTF0 is cleared.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1048
- name: INTR
  description: Interrupt Status (raw)
  resetValue: 0
  fields:
  - name: INTR
    description: "Raw interrupt status for DMA Channels 0..15. Bit n corresponds to\
      \ channel n. Ignores any masking or forcing. Channel interrupts can be cleared\
      \ by writing a bit mask to INTR, INTS0 or INTS1.\n\n                       \
      \     Channel interrupts can be routed to either of two system-level IRQs based\
      \ on INTE0 and INTE1.\n\n                            This can be used vector\
      \ different channel interrupts to different ISRs: this might be done to allow\
      \ NVIC IRQ preemption for more time-critical channels, or to spread IRQ load\
      \ across different cores.\n\n                            It is also valid to\
      \ ignore this behaviour and just use INTE0/INTS0/IRQ 0."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1024
- name: INTR1
  description: Interrupt Status (raw)
  resetValue: 0
  fields:
  - name: INTR1
    description: "Raw interrupt status for DMA Channels 0..15. Bit n corresponds to\
      \ channel n. Ignores any masking or forcing. Channel interrupts can be cleared\
      \ by writing a bit mask to INTR, INTS0 or INTS1.\n\n                       \
      \     Channel interrupts can be routed to either of two system-level IRQs based\
      \ on INTE0 and INTE1.\n\n                            This can be used vector\
      \ different channel interrupts to different ISRs: this might be done to allow\
      \ NVIC IRQ preemption for more time-critical channels, or to spread IRQ load\
      \ across different cores.\n\n                            It is also valid to\
      \ ignore this behaviour and just use INTE0/INTS0/IRQ 0."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1040
- name: INTS0
  description: Interrupt Status for IRQ 0
  resetValue: 0
  fields:
  - name: INTS0
    description: "Indicates active channel interrupt requests which are currently\
      \ causing IRQ 0 to be asserted. \n                            Channel interrupts\
      \ can be cleared by writing a bit mask here."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1036
- name: INTS1
  description: Interrupt Status (masked) for IRQ 1
  resetValue: 0
  fields:
  - name: INTS1
    description: "Indicates active channel interrupt requests which are currently\
      \ causing IRQ 1 to be asserted. \n                            Channel interrupts\
      \ can be cleared by writing a bit mask here."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1052
- name: MULTI_CHAN_TRIGGER
  description: Trigger one or more channels simultaneously
  resetValue: 0
  fields:
  - name: MULTI_CHAN_TRIGGER
    description: Each bit in this register corresponds to a DMA channel. Writing a
      1 to the relevant bit is the same as writing to that channel's trigger register;
      the channel will start if it is currently enabled and not already busy.
    access: write-only
    bitOffset: 0
    bitWidth: 16
  addressOffset: 1072
- name: N_CHANNELS
  description: The number of channels this DMA instance is equipped with. This DMA
    supports up to 16 hardware channels, but can be configured with as few as one,
    to minimise silicon area.
  resetMask: 0
  fields:
  - name: N_CHANNELS
    access: read-only
    bitOffset: 0
    bitWidth: 5
  addressOffset: 1096
- name: SNIFF_CTRL
  description: Sniffer Control
  resetValue: 0
  fields:
  - name: EN
    description: Enable sniffer
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: DMACH
    description: DMA channel for Sniffer to observe
    access: read-write
    bitOffset: 1
    bitWidth: 4
  - name: CALC
    access: read-write
    enumeratedValues:
    - name: CRC32
      value: 0
      description: Calculate a CRC-32 (IEEE802.3 polynomial)
    - name: CRC32R
      value: 1
      description: Calculate a CRC-32 (IEEE802.3 polynomial) with bit reversed data
    - name: CRC16
      value: 2
      description: Calculate a CRC-16-CCITT
    - name: CRC16R
      value: 3
      description: Calculate a CRC-16-CCITT with bit reversed data
    - name: EVEN
      value: 14
      description: XOR reduction over all data. == 1 if the total 1 population count
        is odd.
    - name: SUM
      value: 15
      description: Calculate a simple 32-bit checksum (addition with a 32 bit accumulator)
    bitOffset: 5
    bitWidth: 4
  - name: BSWAP
    description: "Locally perform a byte reverse on the sniffed data, before feeding\
      \ into checksum.\n\n                            Note that the sniff hardware\
      \ is downstream of the DMA channel byteswap performed in the read master: if\
      \ channel CTRL_BSWAP and SNIFF_CTRL_BSWAP are both enabled, their effects cancel\
      \ from the sniffer's point of view."
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: OUT_REV
    description: If set, the result appears bit-reversed when read. This does not
      affect the way the checksum is calculated; the result is transformed on-the-fly
      between the result register and the bus.
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: OUT_INV
    description: If set, the result appears inverted (bitwise complement) when read.
      This does not affect the way the checksum is calculated; the result is transformed
      on-the-fly between the result register and the bus.
    access: read-write
    bitOffset: 11
    bitWidth: 1
  addressOffset: 1076
- name: SNIFF_DATA
  description: Data accumulator for sniff hardware
  resetValue: 0
  fields:
  - name: SNIFF_DATA
    description: Write an initial seed value here before starting a DMA transfer on
      the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register
      each time it observes a read from the indicated channel. Once the channel completes,
      the final result can be read from this register.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  addressOffset: 1080
- name: TIMER0
  description: "Pacing (X/Y) Fractional Timer \n                    The pacing timer\
    \ produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is\
    \ evaluated every sys_clk cycles and therefore can only generate TREQs at a rate\
    \ of 1 per sys_clk (i.e. permanent TREQ) or less."
  resetValue: 0
  fields:
  - name: Y
    description: Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: X
    description: Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 1056
- name: TIMER1
  description: "Pacing (X/Y) Fractional Timer \n                    The pacing timer\
    \ produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is\
    \ evaluated every sys_clk cycles and therefore can only generate TREQs at a rate\
    \ of 1 per sys_clk (i.e. permanent TREQ) or less."
  resetValue: 0
  fields:
  - name: Y
    description: Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: X
    description: Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 1060
- name: TIMER2
  description: "Pacing (X/Y) Fractional Timer \n                    The pacing timer\
    \ produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is\
    \ evaluated every sys_clk cycles and therefore can only generate TREQs at a rate\
    \ of 1 per sys_clk (i.e. permanent TREQ) or less."
  resetValue: 0
  fields:
  - name: Y
    description: Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: X
    description: Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 1064
- name: TIMER3
  description: "Pacing (X/Y) Fractional Timer \n                    The pacing timer\
    \ produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is\
    \ evaluated every sys_clk cycles and therefore can only generate TREQs at a rate\
    \ of 1 per sys_clk (i.e. permanent TREQ) or less."
  resetValue: 0
  fields:
  - name: Y
    description: Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: X
    description: Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional
      timer.
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 1068
- name: CH12_AL1_CTRL
  description: Alias for channel 12 CTRL register
  resetMask: 0
  fields:
  - name: CH12_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 784
- name: CH12_AL1_READ_ADDR
  description: Alias for channel 12 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH12_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 788
- name: CH12_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 12 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH12_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 796
- name: CH12_AL1_WRITE_ADDR
  description: Alias for channel 12 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH12_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 792
- name: CH12_AL2_CTRL
  description: Alias for channel 12 CTRL register
  resetMask: 0
  fields:
  - name: CH12_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 800
- name: CH12_AL2_READ_ADDR
  description: Alias for channel 12 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH12_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 808
- name: CH12_AL2_TRANS_COUNT
  description: Alias for channel 12 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH12_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 804
- name: CH12_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 12 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH12_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 812
- name: CH12_AL3_CTRL
  description: Alias for channel 12 CTRL register
  resetMask: 0
  fields:
  - name: CH12_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 816
- name: CH12_AL3_READ_ADDR_TRIG
  description: "Alias for channel 12 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH12_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 828
- name: CH12_AL3_TRANS_COUNT
  description: Alias for channel 12 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH12_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 824
- name: CH12_AL3_WRITE_ADDR
  description: Alias for channel 12 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH12_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 820
- name: CH12_CTRL_TRIG
  description: DMA Channel 12 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 8
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: CHAIN_TO
    description: "When this channel completes, it will trigger the channel indicated\
      \ by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.\n\n         \
      \                   Note this field resets to 0, so channels 1 and above will\
      \ chain to channel 0 by default. Set this field to avoid this behaviour."
    access: read-write
    bitOffset: 13
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: PIO2_TX0
      value: 16
      description: Select PIO2's TX FIFO 0 as TREQ
    - name: PIO2_TX1
      value: 17
      description: Select PIO2's TX FIFO 1 as TREQ
    - name: PIO2_TX2
      value: 18
      description: Select PIO2's TX FIFO 2 as TREQ
    - name: PIO2_TX3
      value: 19
      description: Select PIO2's TX FIFO 3 as TREQ
    - name: PIO2_RX0
      value: 20
      description: Select PIO2's RX FIFO 0 as TREQ
    - name: PIO2_RX1
      value: 21
      description: Select PIO2's RX FIFO 1 as TREQ
    - name: PIO2_RX2
      value: 22
      description: Select PIO2's RX FIFO 2 as TREQ
    - name: PIO2_RX3
      value: 23
      description: Select PIO2's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 24
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 25
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 26
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 27
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 28
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 29
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 30
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 31
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 32
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 33
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 34
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 35
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 36
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 37
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 38
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 39
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: PWM_WRAP8
      value: 40
      description: Select PWM Counter 8's Wrap Value as TREQ
    - name: PWM_WRAP9
      value: 41
      description: Select PWM Counter 9's Wrap Value as TREQ
    - name: PWM_WRAP10
      value: 42
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP11
      value: 43
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: I2C0_TX
      value: 44
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 45
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 46
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 47
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 48
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 49
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_QMITX
      value: 50
      description: Select XIP_QMITX as TREQ
    - name: XIP_QMIRX
      value: 51
      description: Select XIP_QMIRX as TREQ
    - name: HSTX
      value: 52
      description: Select HSTX as TREQ
    - name: CORESIGHT
      value: 53
      description: Select CORESIGHT as TREQ
    - name: SHA256
      value: 54
      description: Select SHA256 as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 17
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 780
- name: CH12_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH12_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  present_when: variant == 'RP2350'
  addressOffset: 2816
- name: CH12_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH12_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 2820
- name: CH12_READ_ADDR
  description: DMA Channel 12 Read Address pointer
  resetValue: 0
  fields:
  - name: CH12_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 768
- name: CH12_TRANS_COUNT
  description: DMA Channel 12 Transfer Count
  resetValue: 0
  fields:
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 776
- name: CH12_WRITE_ADDR
  description: DMA Channel 12 Write Address pointer
  resetValue: 0
  fields:
  - name: CH12_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 772
- name: CH13_AL1_CTRL
  description: Alias for channel 13 CTRL register
  resetMask: 0
  fields:
  - name: CH13_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 848
- name: CH13_AL1_READ_ADDR
  description: Alias for channel 13 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH13_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 852
- name: CH13_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 13 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH13_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 860
- name: CH13_AL1_WRITE_ADDR
  description: Alias for channel 13 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH13_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 856
- name: CH13_AL2_CTRL
  description: Alias for channel 13 CTRL register
  resetMask: 0
  fields:
  - name: CH13_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 864
- name: CH13_AL2_READ_ADDR
  description: Alias for channel 13 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH13_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 872
- name: CH13_AL2_TRANS_COUNT
  description: Alias for channel 13 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH13_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 868
- name: CH13_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 13 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH13_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 876
- name: CH13_AL3_CTRL
  description: Alias for channel 13 CTRL register
  resetMask: 0
  fields:
  - name: CH13_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 880
- name: CH13_AL3_READ_ADDR_TRIG
  description: "Alias for channel 13 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH13_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 892
- name: CH13_AL3_TRANS_COUNT
  description: Alias for channel 13 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH13_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 888
- name: CH13_AL3_WRITE_ADDR
  description: Alias for channel 13 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH13_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 884
- name: CH13_CTRL_TRIG
  description: DMA Channel 13 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 8
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: CHAIN_TO
    description: "When this channel completes, it will trigger the channel indicated\
      \ by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.\n\n         \
      \                   Note this field resets to 0, so channels 1 and above will\
      \ chain to channel 0 by default. Set this field to avoid this behaviour."
    access: read-write
    bitOffset: 13
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: PIO2_TX0
      value: 16
      description: Select PIO2's TX FIFO 0 as TREQ
    - name: PIO2_TX1
      value: 17
      description: Select PIO2's TX FIFO 1 as TREQ
    - name: PIO2_TX2
      value: 18
      description: Select PIO2's TX FIFO 2 as TREQ
    - name: PIO2_TX3
      value: 19
      description: Select PIO2's TX FIFO 3 as TREQ
    - name: PIO2_RX0
      value: 20
      description: Select PIO2's RX FIFO 0 as TREQ
    - name: PIO2_RX1
      value: 21
      description: Select PIO2's RX FIFO 1 as TREQ
    - name: PIO2_RX2
      value: 22
      description: Select PIO2's RX FIFO 2 as TREQ
    - name: PIO2_RX3
      value: 23
      description: Select PIO2's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 24
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 25
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 26
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 27
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 28
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 29
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 30
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 31
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 32
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 33
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 34
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 35
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 36
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 37
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 38
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 39
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: PWM_WRAP8
      value: 40
      description: Select PWM Counter 8's Wrap Value as TREQ
    - name: PWM_WRAP9
      value: 41
      description: Select PWM Counter 9's Wrap Value as TREQ
    - name: PWM_WRAP10
      value: 42
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP11
      value: 43
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: I2C0_TX
      value: 44
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 45
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 46
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 47
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 48
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 49
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_QMITX
      value: 50
      description: Select XIP_QMITX as TREQ
    - name: XIP_QMIRX
      value: 51
      description: Select XIP_QMIRX as TREQ
    - name: HSTX
      value: 52
      description: Select HSTX as TREQ
    - name: CORESIGHT
      value: 53
      description: Select CORESIGHT as TREQ
    - name: SHA256
      value: 54
      description: Select SHA256 as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 17
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 844
- name: CH13_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH13_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  present_when: variant == 'RP2350'
  addressOffset: 2880
- name: CH13_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH13_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 2884
- name: CH13_READ_ADDR
  description: DMA Channel 13 Read Address pointer
  resetValue: 0
  fields:
  - name: CH13_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 832
- name: CH13_TRANS_COUNT
  description: DMA Channel 13 Transfer Count
  resetValue: 0
  fields:
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 840
- name: CH13_WRITE_ADDR
  description: DMA Channel 13 Write Address pointer
  resetValue: 0
  fields:
  - name: CH13_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 836
- name: CH14_AL1_CTRL
  description: Alias for channel 14 CTRL register
  resetMask: 0
  fields:
  - name: CH14_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 912
- name: CH14_AL1_READ_ADDR
  description: Alias for channel 14 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH14_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 916
- name: CH14_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 14 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH14_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 924
- name: CH14_AL1_WRITE_ADDR
  description: Alias for channel 14 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH14_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 920
- name: CH14_AL2_CTRL
  description: Alias for channel 14 CTRL register
  resetMask: 0
  fields:
  - name: CH14_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 928
- name: CH14_AL2_READ_ADDR
  description: Alias for channel 14 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH14_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 936
- name: CH14_AL2_TRANS_COUNT
  description: Alias for channel 14 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH14_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 932
- name: CH14_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 14 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH14_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 940
- name: CH14_AL3_CTRL
  description: Alias for channel 14 CTRL register
  resetMask: 0
  fields:
  - name: CH14_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 944
- name: CH14_AL3_READ_ADDR_TRIG
  description: "Alias for channel 14 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH14_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 956
- name: CH14_AL3_TRANS_COUNT
  description: Alias for channel 14 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH14_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 952
- name: CH14_AL3_WRITE_ADDR
  description: Alias for channel 14 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH14_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 948
- name: CH14_CTRL_TRIG
  description: DMA Channel 14 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 8
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: CHAIN_TO
    description: "When this channel completes, it will trigger the channel indicated\
      \ by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.\n\n         \
      \                   Note this field resets to 0, so channels 1 and above will\
      \ chain to channel 0 by default. Set this field to avoid this behaviour."
    access: read-write
    bitOffset: 13
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: PIO2_TX0
      value: 16
      description: Select PIO2's TX FIFO 0 as TREQ
    - name: PIO2_TX1
      value: 17
      description: Select PIO2's TX FIFO 1 as TREQ
    - name: PIO2_TX2
      value: 18
      description: Select PIO2's TX FIFO 2 as TREQ
    - name: PIO2_TX3
      value: 19
      description: Select PIO2's TX FIFO 3 as TREQ
    - name: PIO2_RX0
      value: 20
      description: Select PIO2's RX FIFO 0 as TREQ
    - name: PIO2_RX1
      value: 21
      description: Select PIO2's RX FIFO 1 as TREQ
    - name: PIO2_RX2
      value: 22
      description: Select PIO2's RX FIFO 2 as TREQ
    - name: PIO2_RX3
      value: 23
      description: Select PIO2's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 24
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 25
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 26
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 27
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 28
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 29
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 30
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 31
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 32
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 33
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 34
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 35
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 36
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 37
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 38
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 39
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: PWM_WRAP8
      value: 40
      description: Select PWM Counter 8's Wrap Value as TREQ
    - name: PWM_WRAP9
      value: 41
      description: Select PWM Counter 9's Wrap Value as TREQ
    - name: PWM_WRAP10
      value: 42
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP11
      value: 43
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: I2C0_TX
      value: 44
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 45
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 46
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 47
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 48
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 49
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_QMITX
      value: 50
      description: Select XIP_QMITX as TREQ
    - name: XIP_QMIRX
      value: 51
      description: Select XIP_QMIRX as TREQ
    - name: HSTX
      value: 52
      description: Select HSTX as TREQ
    - name: CORESIGHT
      value: 53
      description: Select CORESIGHT as TREQ
    - name: SHA256
      value: 54
      description: Select SHA256 as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 17
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 908
- name: CH14_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH14_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  present_when: variant == 'RP2350'
  addressOffset: 2944
- name: CH14_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH14_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 2948
- name: CH14_READ_ADDR
  description: DMA Channel 14 Read Address pointer
  resetValue: 0
  fields:
  - name: CH14_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 896
- name: CH14_TRANS_COUNT
  description: DMA Channel 14 Transfer Count
  resetValue: 0
  fields:
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 904
- name: CH14_WRITE_ADDR
  description: DMA Channel 14 Write Address pointer
  resetValue: 0
  fields:
  - name: CH14_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 900
- name: CH15_AL1_CTRL
  description: Alias for channel 15 CTRL register
  resetMask: 0
  fields:
  - name: CH15_AL1_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 976
- name: CH15_AL1_READ_ADDR
  description: Alias for channel 15 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH15_AL1_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 980
- name: CH15_AL1_TRANS_COUNT_TRIG
  description: "Alias for channel 15 TRANS_COUNT register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH15_AL1_TRANS_COUNT_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 988
- name: CH15_AL1_WRITE_ADDR
  description: Alias for channel 15 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH15_AL1_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 984
- name: CH15_AL2_CTRL
  description: Alias for channel 15 CTRL register
  resetMask: 0
  fields:
  - name: CH15_AL2_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 992
- name: CH15_AL2_READ_ADDR
  description: Alias for channel 15 READ_ADDR register
  resetMask: 0
  fields:
  - name: CH15_AL2_READ_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1000
- name: CH15_AL2_TRANS_COUNT
  description: Alias for channel 15 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH15_AL2_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 996
- name: CH15_AL2_WRITE_ADDR_TRIG
  description: "Alias for channel 15 WRITE_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH15_AL2_WRITE_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1004
- name: CH15_AL3_CTRL
  description: Alias for channel 15 CTRL register
  resetMask: 0
  fields:
  - name: CH15_AL3_CTRL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1008
- name: CH15_AL3_READ_ADDR_TRIG
  description: "Alias for channel 15 READ_ADDR register \n                    This\
    \ is a trigger register (0xc). Writing a nonzero value will \n               \
    \     reload the channel counter and start the channel."
  resetMask: 0
  fields:
  - name: CH15_AL3_READ_ADDR_TRIG
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1020
- name: CH15_AL3_TRANS_COUNT
  description: Alias for channel 15 TRANS_COUNT register
  resetMask: 0
  fields:
  - name: CH15_AL3_TRANS_COUNT
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1016
- name: CH15_AL3_WRITE_ADDR
  description: Alias for channel 15 WRITE_ADDR register
  resetMask: 0
  fields:
  - name: CH15_AL3_WRITE_ADDR
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 1012
- name: CH15_CTRL_TRIG
  description: DMA Channel 15 Control and Status
  resetValue: 0
  fields:
  - name: EN
    description: "DMA Channel Enable. \n                            When 1, the channel\
      \ will respond to triggering events, which will cause it to become BUSY and\
      \ start transferring data. When 0, the channel will ignore triggers, stop issuing\
      \ transfers, and pause the current transfer sequence (i.e. BUSY will remain\
      \ high if already high)"
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HIGH_PRIORITY
    description: "HIGH_PRIORITY gives a channel preferential treatment in issue scheduling:\
      \ in each scheduling round, all high priority channels are considered first,\
      \ and then only a single low priority channel, before returning to the high\
      \ priority channels.\n\n                            This only affects the order\
      \ in which the DMA schedules channels. The DMA's bus priority is not changed.\
      \ If the DMA is not saturated then a low priority channel will see no loss of\
      \ throughput."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DATA_SIZE
    description: Set the size of each bus transfer (byte/halfword/word). READ_ADDR
      and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.
    access: read-write
    enumeratedValues:
    - name: SIZE_BYTE
      value: 0
    - name: SIZE_HALFWORD
      value: 1
    - name: SIZE_WORD
      value: 2
    bitOffset: 2
    bitWidth: 2
  - name: INCR_READ
    description: "If 1, the read address increments with each transfer. If 0, each\
      \ read is directed to the same, initial address.\n\n                       \
      \     Generally this should be disabled for peripheral-to-memory transfers."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: INCR_READ_REV
    description: "If 1, and INCR_READ is 1, the read address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_READ is 0, this otherwise-unused combination causes the read address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: INCR_WRITE
    description: "If 1, the write address increments with each transfer. If 0, each\
      \ write is directed to the same, initial address.\n\n                      \
      \      Generally this should be disabled for memory-to-peripheral transfers."
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: INCR_WRITE_REV
    description: "If 1, and INCR_WRITE is 1, the write address is decremented rather\
      \ than incremented with each transfer.\n\n                            If 1,\
      \ and INCR_WRITE is 0, this otherwise-unused combination causes the write address\
      \ to be incremented by twice the transfer size, i.e. skipping over alternate\
      \ addresses."
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: RING_SIZE
    description: "Size of address wrap region. If 0, don't wrap. For values n > 0,\
      \ only the lower n bits of the address will change. This wraps the address on\
      \ a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\
      \n                            Ring sizes between 2 and 32768 bytes are possible.\
      \ This can apply to either read or write addresses, based on value of RING_SEL."
    access: read-write
    enumeratedValues:
    - name: RING_NONE
      value: 0
    bitOffset: 8
    bitWidth: 4
  - name: RING_SEL
    description: "Select whether RING_SIZE applies to read or write addresses. \n\
      \                            If 0, read addresses are wrapped on a (1 << RING_SIZE)\
      \ boundary. If 1, write addresses are wrapped."
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: CHAIN_TO
    description: "When this channel completes, it will trigger the channel indicated\
      \ by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_.\n\n         \
      \                   Note this field resets to 0, so channels 1 and above will\
      \ chain to channel 0 by default. Set this field to avoid this behaviour."
    access: read-write
    bitOffset: 13
    bitWidth: 4
  - name: TREQ_SEL
    description: "Select a Transfer Request signal. \n                           \
      \ The channel uses the transfer request signal to pace its data transfer rate.\
      \ Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request\
      \ from the system). \n                            0x0 to 0x3a -> select DREQ\
      \ n as TREQ"
    access: read-write
    enumeratedValues:
    - name: PIO0_TX0
      value: 0
      description: Select PIO0's TX FIFO 0 as TREQ
    - name: PIO0_TX1
      value: 1
      description: Select PIO0's TX FIFO 1 as TREQ
    - name: PIO0_TX2
      value: 2
      description: Select PIO0's TX FIFO 2 as TREQ
    - name: PIO0_TX3
      value: 3
      description: Select PIO0's TX FIFO 3 as TREQ
    - name: PIO0_RX0
      value: 4
      description: Select PIO0's RX FIFO 0 as TREQ
    - name: PIO0_RX1
      value: 5
      description: Select PIO0's RX FIFO 1 as TREQ
    - name: PIO0_RX2
      value: 6
      description: Select PIO0's RX FIFO 2 as TREQ
    - name: PIO0_RX3
      value: 7
      description: Select PIO0's RX FIFO 3 as TREQ
    - name: PIO1_TX0
      value: 8
      description: Select PIO1's TX FIFO 0 as TREQ
    - name: PIO1_TX1
      value: 9
      description: Select PIO1's TX FIFO 1 as TREQ
    - name: PIO1_TX2
      value: 10
      description: Select PIO1's TX FIFO 2 as TREQ
    - name: PIO1_TX3
      value: 11
      description: Select PIO1's TX FIFO 3 as TREQ
    - name: PIO1_RX0
      value: 12
      description: Select PIO1's RX FIFO 0 as TREQ
    - name: PIO1_RX1
      value: 13
      description: Select PIO1's RX FIFO 1 as TREQ
    - name: PIO1_RX2
      value: 14
      description: Select PIO1's RX FIFO 2 as TREQ
    - name: PIO1_RX3
      value: 15
      description: Select PIO1's RX FIFO 3 as TREQ
    - name: PIO2_TX0
      value: 16
      description: Select PIO2's TX FIFO 0 as TREQ
    - name: PIO2_TX1
      value: 17
      description: Select PIO2's TX FIFO 1 as TREQ
    - name: PIO2_TX2
      value: 18
      description: Select PIO2's TX FIFO 2 as TREQ
    - name: PIO2_TX3
      value: 19
      description: Select PIO2's TX FIFO 3 as TREQ
    - name: PIO2_RX0
      value: 20
      description: Select PIO2's RX FIFO 0 as TREQ
    - name: PIO2_RX1
      value: 21
      description: Select PIO2's RX FIFO 1 as TREQ
    - name: PIO2_RX2
      value: 22
      description: Select PIO2's RX FIFO 2 as TREQ
    - name: PIO2_RX3
      value: 23
      description: Select PIO2's RX FIFO 3 as TREQ
    - name: SPI0_TX
      value: 24
      description: Select SPI0's TX FIFO as TREQ
    - name: SPI0_RX
      value: 25
      description: Select SPI0's RX FIFO as TREQ
    - name: SPI1_TX
      value: 26
      description: Select SPI1's TX FIFO as TREQ
    - name: SPI1_RX
      value: 27
      description: Select SPI1's RX FIFO as TREQ
    - name: UART0_TX
      value: 28
      description: Select UART0's TX FIFO as TREQ
    - name: UART0_RX
      value: 29
      description: Select UART0's RX FIFO as TREQ
    - name: UART1_TX
      value: 30
      description: Select UART1's TX FIFO as TREQ
    - name: UART1_RX
      value: 31
      description: Select UART1's RX FIFO as TREQ
    - name: PWM_WRAP0
      value: 32
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP1
      value: 33
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: PWM_WRAP2
      value: 34
      description: Select PWM Counter 2's Wrap Value as TREQ
    - name: PWM_WRAP3
      value: 35
      description: Select PWM Counter 3's Wrap Value as TREQ
    - name: PWM_WRAP4
      value: 36
      description: Select PWM Counter 4's Wrap Value as TREQ
    - name: PWM_WRAP5
      value: 37
      description: Select PWM Counter 5's Wrap Value as TREQ
    - name: PWM_WRAP6
      value: 38
      description: Select PWM Counter 6's Wrap Value as TREQ
    - name: PWM_WRAP7
      value: 39
      description: Select PWM Counter 7's Wrap Value as TREQ
    - name: PWM_WRAP8
      value: 40
      description: Select PWM Counter 8's Wrap Value as TREQ
    - name: PWM_WRAP9
      value: 41
      description: Select PWM Counter 9's Wrap Value as TREQ
    - name: PWM_WRAP10
      value: 42
      description: Select PWM Counter 0's Wrap Value as TREQ
    - name: PWM_WRAP11
      value: 43
      description: Select PWM Counter 1's Wrap Value as TREQ
    - name: I2C0_TX
      value: 44
      description: Select I2C0's TX FIFO as TREQ
    - name: I2C0_RX
      value: 45
      description: Select I2C0's RX FIFO as TREQ
    - name: I2C1_TX
      value: 46
      description: Select I2C1's TX FIFO as TREQ
    - name: I2C1_RX
      value: 47
      description: Select I2C1's RX FIFO as TREQ
    - name: ADC
      value: 48
      description: Select the ADC as TREQ
    - name: XIP_STREAM
      value: 49
      description: Select the XIP Streaming FIFO as TREQ
    - name: XIP_QMITX
      value: 50
      description: Select XIP_QMITX as TREQ
    - name: XIP_QMIRX
      value: 51
      description: Select XIP_QMIRX as TREQ
    - name: HSTX
      value: 52
      description: Select HSTX as TREQ
    - name: CORESIGHT
      value: 53
      description: Select CORESIGHT as TREQ
    - name: SHA256
      value: 54
      description: Select SHA256 as TREQ
    - name: TIMER0
      value: 59
      description: Select Timer 0 as TREQ
    - name: TIMER1
      value: 60
      description: Select Timer 1 as TREQ
    - name: TIMER2
      value: 61
      description: Select Timer 2 as TREQ (Optional)
    - name: TIMER3
      value: 62
      description: Select Timer 3 as TREQ (Optional)
    - name: PERMANENT
      value: 63
      description: Permanent request, for unpaced transfers.
    bitOffset: 17
    bitWidth: 6
  - name: IRQ_QUIET
    description: "In QUIET mode, the channel does not generate IRQs at the end of\
      \ every transfer block. Instead, an IRQ is raised when NULL is written to a\
      \ trigger register, indicating the end of a control block chain.\n\n       \
      \                     This reduces the number of interrupts to be serviced by\
      \ the CPU when transferring a DMA chain of many small control blocks."
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: BSWAP
    description: "Apply byte-swap transformation to DMA data. \n                 \
      \           For byte data, this has no effect. For halfword data, the two bytes\
      \ of each halfword are swapped. For word data, the four bytes of each word are\
      \ swapped to reverse order."
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: SNIFF_EN
    description: "If 1, this channel's data transfers are visible to the sniff hardware,\
      \ and each transfer will advance the state of the checksum. This only applies\
      \ if the sniff hardware is enabled, and has this channel selected.\n\n     \
      \                       This allows checksum to be enabled or disabled on a\
      \ per-control- block basis."
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: BUSY
    description: "This flag goes high when the channel starts a new transfer sequence,\
      \ and low when the last transfer of that sequence completes. Clearing EN while\
      \ BUSY is high pauses the channel, and BUSY will stay high while paused.\n\n\
      \                            To terminate a sequence early (and clear the BUSY\
      \ flag), see CHAN_ABORT."
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: WRITE_ERROR
    description: "If 1, the channel received a write bus error. Write one to clear.\
      \ \n                            WRITE_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 5 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 29
    bitWidth: 1
  - name: READ_ERROR
    description: "If 1, the channel received a read bus error. Write one to clear.\
      \ \n                            READ_ADDR shows the approximate address where\
      \ the bus error was encountered (will not be earlier, or more than 3 transfers\
      \ later)"
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 30
    bitWidth: 1
  - name: AHB_ERROR
    description: Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts
      when it encounters any bus error, and always raises its channel IRQ flag.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 972
- name: CH15_DBG_CTDREQ
  description: 'Read: get channel DREQ counter (i.e. how many accesses the DMA expects
    it can perform on the peripheral without overflow/underflow. Write any value:
    clears the counter, and cause channel to re-initiate DREQ handshake.'
  resetValue: 0
  fields:
  - name: CH15_DBG_CTDREQ
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 6
  present_when: variant == 'RP2350'
  addressOffset: 3008
- name: CH15_DBG_TCR
  description: Read to get channel TRANS_COUNT reload value, i.e. the length of the
    next transfer
  resetValue: 0
  fields:
  - name: CH15_DBG_TCR
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 3012
- name: CH15_READ_ADDR
  description: DMA Channel 15 Read Address pointer
  resetValue: 0
  fields:
  - name: CH15_READ_ADDR
    description: This register updates automatically each time a read completes. The
      current value is the next address to be read by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 960
- name: CH15_TRANS_COUNT
  description: DMA Channel 15 Transfer Count
  resetValue: 0
  fields:
  - name: COUNT
    description: "28-bit transfer count (256 million transfers maximum).\n\n     \
      \                       Program the number of bus transfers a channel will perform\
      \ before halting. Note that, if transfers are larger than one byte in size,\
      \ this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\
      \n                            When the channel is active, reading this register\
      \ shows the number of transfers remaining, updating automatically each time\
      \ a write transfer completes.\n\n                            Writing this register\
      \ sets the RELOAD value for the transfer counter. Each time this channel is\
      \ triggered, the RELOAD value is copied into the live transfer counter. The\
      \ channel can be started multiple times, and will perform the same number of\
      \ transfers each time, as programmed by most recent write.\n\n             \
      \               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT\
      \ is used as a trigger, the written value is used immediately as the length\
      \ of the new transfer sequence, as well as being written to RELOAD."
    access: read-write
    bitOffset: 0
    bitWidth: 28
  - name: MODE
    description: "When MODE is 0x0, the transfer count decrements with each transfer\
      \ until 0, and then the channel triggers the next channel indicated by CTRL_CHAIN_TO.\n\
      \n                            When MODE is 0x1, the transfer count decrements\
      \ with each transfer until 0, and then the channel re-triggers itself, in addition\
      \ to the trigger indicated by CTRL_CHAIN_TO. This is useful for e.g. an endless\
      \ ring-buffer DMA with periodic interrupts.\n\n                            When\
      \ MODE is 0xf, the transfer count does not decrement. The DMA channel performs\
      \ an endless sequence of transfers, never triggering other channels or raising\
      \ interrupts, until an ABORT is raised.\n\n                            All other\
      \ values are reserved."
    access: read-write
    enumeratedValues:
    - name: NORMAL
      value: 0
    - name: TRIGGER_SELF
      value: 1
    - name: ENDLESS
      value: 15
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 968
- name: CH15_WRITE_ADDR
  description: DMA Channel 15 Write Address pointer
  resetValue: 0
  fields:
  - name: CH15_WRITE_ADDR
    description: This register updates automatically each time a write completes.
      The current value is the next address to be written by this channel.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 964
- name: INTE2
  description: Interrupt Enables for IRQ 2
  resetValue: 0
  fields:
  - name: INTE2
    description: "Set bit n to pass interrupts from channel n to DMA IRQ 2.\n\n  \
      \                          Note this bit has no effect if the channel security/privilege\
      \ level, defined by SECCFG_CHx, is greater than the IRQ security/privilege defined\
      \ by SECCFG_IRQ2."
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1060
- name: INTE3
  description: Interrupt Enables for IRQ 3
  resetValue: 0
  fields:
  - name: INTE3
    description: "Set bit n to pass interrupts from channel n to DMA IRQ 3.\n\n  \
      \                          Note this bit has no effect if the channel security/privilege\
      \ level, defined by SECCFG_CHx, is greater than the IRQ security/privilege defined\
      \ by SECCFG_IRQ3."
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1076
- name: INTF2
  description: Force Interrupts
  resetValue: 0
  fields:
  - name: INTF2
    description: Write 1s to force the corresponding bits in INTS2. The interrupt
      remains asserted until INTF2 is cleared.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1064
- name: INTF3
  description: Force Interrupts
  resetValue: 0
  fields:
  - name: INTF3
    description: Write 1s to force the corresponding bits in INTS3. The interrupt
      remains asserted until INTF3 is cleared.
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1080
- name: INTR2
  description: Interrupt Status (raw)
  resetValue: 0
  fields:
  - name: INTR2
    description: "Raw interrupt status for DMA Channels 0..15. Bit n corresponds to\
      \ channel n. Ignores any masking or forcing. Channel interrupts can be cleared\
      \ by writing a bit mask to INTR or INTS0/1/2/3.\n\n                        \
      \    Channel interrupts can be routed to either of four system-level IRQs based\
      \ on INTE0, INTE1, INTE2 and INTE3.\n\n                            The multiple\
      \ system-level interrupts might be used to allow NVIC IRQ preemption for more\
      \ time-critical channels, to spread IRQ load across different cores, or to target\
      \ IRQs to different security domains.\n\n                            It is also\
      \ valid to ignore the multiple IRQs, and just use INTE0/INTS0/IRQ 0.\n\n   \
      \                         If this register is accessed at a security/privilege\
      \ level less than that of a given channel (as defined by that channel's SECCFG_CHx\
      \ register), then that channel's interrupt status will read as 0, ignore writes."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1056
- name: INTR3
  description: Interrupt Status (raw)
  resetValue: 0
  fields:
  - name: INTR3
    description: "Raw interrupt status for DMA Channels 0..15. Bit n corresponds to\
      \ channel n. Ignores any masking or forcing. Channel interrupts can be cleared\
      \ by writing a bit mask to INTR or INTS0/1/2/3.\n\n                        \
      \    Channel interrupts can be routed to either of four system-level IRQs based\
      \ on INTE0, INTE1, INTE2 and INTE3.\n\n                            The multiple\
      \ system-level interrupts might be used to allow NVIC IRQ preemption for more\
      \ time-critical channels, to spread IRQ load across different cores, or to target\
      \ IRQs to different security domains.\n\n                            It is also\
      \ valid to ignore the multiple IRQs, and just use INTE0/INTS0/IRQ 0.\n\n   \
      \                         If this register is accessed at a security/privilege\
      \ level less than that of a given channel (as defined by that channel's SECCFG_CHx\
      \ register), then that channel's interrupt status will read as 0, ignore writes."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1072
- name: INTS2
  description: Interrupt Status for IRQ 2
  resetValue: 0
  fields:
  - name: INTS2
    description: "Indicates active channel interrupt requests which are currently\
      \ causing IRQ 2 to be asserted. \n                            Channel interrupts\
      \ can be cleared by writing a bit mask here.\n\n                           \
      \ Channels with a security/privilege (SECCFG_CHx) greater SECCFG_IRQ2) read\
      \ as 0 in this register, and ignore writes."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1068
- name: INTS3
  description: Interrupt Status for IRQ 3
  resetValue: 0
  fields:
  - name: INTS3
    description: "Indicates active channel interrupt requests which are currently\
      \ causing IRQ 3 to be asserted. \n                            Channel interrupts\
      \ can be cleared by writing a bit mask here.\n\n                           \
      \ Channels with a security/privilege (SECCFG_CHx) greater SECCFG_IRQ3) read\
      \ as 0 in this register, and ignore writes."
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 1084
- name: MPU_BAR0
  description: Base address register for MPU region 0. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1284
- name: MPU_BAR1
  description: Base address register for MPU region 1. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1292
- name: MPU_BAR2
  description: Base address register for MPU region 2. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1300
- name: MPU_BAR3
  description: Base address register for MPU region 3. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1308
- name: MPU_BAR4
  description: Base address register for MPU region 4. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1316
- name: MPU_BAR5
  description: Base address register for MPU region 5. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1324
- name: MPU_BAR6
  description: Base address register for MPU region 6. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1332
- name: MPU_BAR7
  description: Base address register for MPU region 7. Writable only from a Secure,
    Privileged context.
  resetValue: 0
  fields:
  - name: ADDR
    description: "This MPU region matches addresses where addr[31:5] (the 27 most\
      \ significant bits) are greater than or equal to BAR_ADDR, and less than or\
      \ equal to LAR_ADDR.\n\n                            Readable from any Privileged\
      \ context, if and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR\
      \ is clear. Otherwise readable only from a Secure, Privileged context."
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1340
- name: MPU_CTRL
  description: Control register for DMA MPU. Accessible only from a Privileged context.
  resetValue: 0
  fields:
  - name: P
    description: Determine whether an address not covered by an active MPU region
      is Privileged (1) or Unprivileged (0)
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determine whether an address not covered by an active MPU region
      is Secure (1) or Non-secure (0)
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: NS_HIDE_ADDR
    description: By default, when a region's S bit is clear, Non-secure-Privileged
      reads can see the region's base address and limit address. Set this bit to make
      the addresses appear as 0 to Non-secure reads, even when the region is Non-secure,
      to avoid leaking information about the processor SAU map.
    access: read-write
    bitOffset: 3
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1280
- name: MPU_LAR0
  description: Limit address register for MPU region 0. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1288
- name: MPU_LAR1
  description: Limit address register for MPU region 1. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1296
- name: MPU_LAR2
  description: Limit address register for MPU region 2. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1304
- name: MPU_LAR3
  description: Limit address register for MPU region 3. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1312
- name: MPU_LAR4
  description: Limit address register for MPU region 4. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1320
- name: MPU_LAR5
  description: Limit address register for MPU region 5. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1328
- name: MPU_LAR6
  description: Limit address register for MPU region 6. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1336
- name: MPU_LAR7
  description: Limit address register for MPU region 7. Writable only from a Secure,
    Privileged context, with the exception of the P bit.
  resetValue: 0
  fields:
  - name: EN
    description: Region enable. If 1, any address within range specified by the base
      address (BAR_ADDR) and limit address (LAR_ADDR) has the attributes specified
      by S and P.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: P
    description: Determines the Privileged/Unprivileged (=1/0) status of addresses
      matching this region, if this region is enabled. Writable from any Privileged
      context, if and only if the S bit is clear. Otherwise, writable only from a
      Secure, Privileged context.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Determines the Secure/Non-secure (=1/0) status of addresses matching
      this region, if this region is enabled.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ADDR
    description: Limit address bits 31:5. Readable from any Privileged context, if
      and only if this region's S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.
      Otherwise readable only from a Secure, Privileged context.
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 1344
- name: SECCFG_CH0
  description: "Security configuration for channel 0. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1152
- name: SECCFG_CH1
  description: "Security configuration for channel 1. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1156
- name: SECCFG_CH10
  description: "Security configuration for channel 10. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1192
- name: SECCFG_CH11
  description: "Security configuration for channel 11. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1196
- name: SECCFG_CH12
  description: "Security configuration for channel 12. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1200
- name: SECCFG_CH13
  description: "Security configuration for channel 13. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1204
- name: SECCFG_CH14
  description: "Security configuration for channel 14. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1208
- name: SECCFG_CH15
  description: "Security configuration for channel 15. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1212
- name: SECCFG_CH2
  description: "Security configuration for channel 2. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1160
- name: SECCFG_CH3
  description: "Security configuration for channel 3. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1164
- name: SECCFG_CH4
  description: "Security configuration for channel 4. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1168
- name: SECCFG_CH5
  description: "Security configuration for channel 5. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1172
- name: SECCFG_CH6
  description: "Security configuration for channel 6. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1176
- name: SECCFG_CH7
  description: "Security configuration for channel 7. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1180
- name: SECCFG_CH8
  description: "Security configuration for channel 8. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1184
- name: SECCFG_CH9
  description: "Security configuration for channel 9. Control whether this channel\
    \ performs Secure/Non-secure and Privileged/Unprivileged bus accesses.\n\n   \
    \                 If this channel generates bus accesses of some security level,\
    \ an access of at least that level (in the order S+P > S+U > NS+P > NS+U) is required\
    \ to program, trigger, abort, check the status of, interrupt on or acknowledge\
    \ the interrupt of this channel.\n\n                    This register automatically\
    \ locks down (becomes read-only) once software starts to configure the channel.\n\
    \n                    This register is world-readable, but is writable only from\
    \ a Secure, Privileged context."
  resetValue: 3
  fields:
  - name: P
    description: "Privileged channel. If 1, this channel performs Privileged bus accesses.\
      \ If 0, it performs Unprivileged bus accesses.\n\n                         \
      \   If 1, this channel is controllable only from a Privileged context of the\
      \ same Secure/Non-secure level, or any context of a higher Secure/Non-secure\
      \ level."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure channel. If 1, this channel performs Secure bus accesses.\
      \ If 0, it performs Non-secure bus accesses.\n\n                           \
      \ If 1, this channel is controllable only from a Secure context."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LOCK
    description: "LOCK is 0 at reset, and is set to 1 automatically upon a successful\
      \ write to this channel's control registers. That is, a write to CTRL, READ_ADDR,\
      \ WRITE_ADDR, TRANS_COUNT and their aliases.\n\n                           \
      \ Once its LOCK bit is set, this register becomes read-only.\n\n           \
      \                 A failed write, for example due to the write's privilege being\
      \ lower than that specified in the channel's SECCFG register, will not set the\
      \ LOCK bit."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1188
- name: SECCFG_IRQ0
  description: Security configuration for IRQ 0. Control whether the IRQ permits configuration
    by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged
    channel interrupt flags.
  resetValue: 3
  fields:
  - name: P
    description: "Privileged IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Privileged context.\n\n                            If 0, this IRQ's\
      \ control registers can be accessed from an Unprivileged context, but Privileged\
      \ channels (as per SECCFG_CHx) are masked from the IRQ status, and this IRQ's\
      \ registers can not be used to acknowledge the channel interrupts of Privileged\
      \ channels."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Secure context.\n\n                            If 0, this IRQ's control\
      \ registers can be accessed from a Non-secure context, but Secure channels (as\
      \ per SECCFG_CHx) are masked from the IRQ status, and this IRQ's registers can\
      \ not be used to acknowledge the channel interrupts of Secure channels."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1216
- name: SECCFG_IRQ1
  description: Security configuration for IRQ 1. Control whether the IRQ permits configuration
    by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged
    channel interrupt flags.
  resetValue: 3
  fields:
  - name: P
    description: "Privileged IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Privileged context.\n\n                            If 0, this IRQ's\
      \ control registers can be accessed from an Unprivileged context, but Privileged\
      \ channels (as per SECCFG_CHx) are masked from the IRQ status, and this IRQ's\
      \ registers can not be used to acknowledge the channel interrupts of Privileged\
      \ channels."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Secure context.\n\n                            If 0, this IRQ's control\
      \ registers can be accessed from a Non-secure context, but Secure channels (as\
      \ per SECCFG_CHx) are masked from the IRQ status, and this IRQ's registers can\
      \ not be used to acknowledge the channel interrupts of Secure channels."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1220
- name: SECCFG_IRQ2
  description: Security configuration for IRQ 2. Control whether the IRQ permits configuration
    by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged
    channel interrupt flags.
  resetValue: 3
  fields:
  - name: P
    description: "Privileged IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Privileged context.\n\n                            If 0, this IRQ's\
      \ control registers can be accessed from an Unprivileged context, but Privileged\
      \ channels (as per SECCFG_CHx) are masked from the IRQ status, and this IRQ's\
      \ registers can not be used to acknowledge the channel interrupts of Privileged\
      \ channels."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Secure context.\n\n                            If 0, this IRQ's control\
      \ registers can be accessed from a Non-secure context, but Secure channels (as\
      \ per SECCFG_CHx) are masked from the IRQ status, and this IRQ's registers can\
      \ not be used to acknowledge the channel interrupts of Secure channels."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1224
- name: SECCFG_IRQ3
  description: Security configuration for IRQ 3. Control whether the IRQ permits configuration
    by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged
    channel interrupt flags.
  resetValue: 3
  fields:
  - name: P
    description: "Privileged IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Privileged context.\n\n                            If 0, this IRQ's\
      \ control registers can be accessed from an Unprivileged context, but Privileged\
      \ channels (as per SECCFG_CHx) are masked from the IRQ status, and this IRQ's\
      \ registers can not be used to acknowledge the channel interrupts of Privileged\
      \ channels."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: S
    description: "Secure IRQ. If 1, this IRQ's control registers can only be accessed\
      \ from a Secure context.\n\n                            If 0, this IRQ's control\
      \ registers can be accessed from a Non-secure context, but Secure channels (as\
      \ per SECCFG_CHx) are masked from the IRQ status, and this IRQ's registers can\
      \ not be used to acknowledge the channel interrupts of Secure channels."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1228
- name: SECCFG_MISC
  description: Miscellaneous security configuration
  resetValue: 1023
  fields:
  - name: SNIFF_P
    description: "If 1, the sniffer can see data transfers from Privileged channels,\
      \ and can itself only be accessed from a privileged context, or from a Secure\
      \ context when SNIFF_S is 0.\n\n                            If 0, the sniffer\
      \ can be accessed from either a Privileged or Unprivileged context (with sufficient\
      \ security level) but can not see transfers from Privileged channels."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: SNIFF_S
    description: "If 1, the sniffer can see data transfers from Secure channels, and\
      \ can itself only be accessed from a Secure context.\n\n                   \
      \         If 0, the sniffer can be accessed from either a Secure or Non-secure\
      \ context, but can not see data transfers of Secure channels."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: TIMER0_P
    description: If 1, the TIMER0 register is only accessible from a Privileged (or
      more Secure) context, and timer DREQ 0 is only visible to Privileged (or more
      Secure) channels.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: TIMER0_S
    description: If 1, the TIMER0 register is only accessible from a Secure context,
      and timer DREQ 0 is only visible to Secure channels.
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: TIMER1_P
    description: If 1, the TIMER1 register is only accessible from a Privileged (or
      more Secure) context, and timer DREQ 1 is only visible to Privileged (or more
      Secure) channels.
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: TIMER1_S
    description: If 1, the TIMER1 register is only accessible from a Secure context,
      and timer DREQ 1 is only visible to Secure channels.
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: TIMER2_P
    description: If 1, the TIMER2 register is only accessible from a Privileged (or
      more Secure) context, and timer DREQ 2 is only visible to Privileged (or more
      Secure) channels.
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: TIMER2_S
    description: If 1, the TIMER2 register is only accessible from a Secure context,
      and timer DREQ 2 is only visible to Secure channels.
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: TIMER3_P
    description: If 1, the TIMER3 register is only accessible from a Privileged (or
      more Secure) context, and timer DREQ 3 is only visible to Privileged (or more
      Secure) channels.
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: TIMER3_S
    description: If 1, the TIMER3 register is only accessible from a Secure context,
      and timer DREQ 3 is only visible to Secure channels.
    access: read-write
    bitOffset: 9
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 1232
