-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_204_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0 : OUT STD_LOGIC;
    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0 : OUT STD_LOGIC;
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1 : OUT STD_LOGIC;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_6857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_6857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_6857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_6857_p_ce : OUT STD_LOGIC );
end;


architecture behav of pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_204_5 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv15_AB : STD_LOGIC_VECTOR (14 downto 0) := "000000010101011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_7F8 : STD_LOGIC_VECTOR (10 downto 0) := "11111111000";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln203_fu_5857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln203_fu_5887_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln203_1_fu_5895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_fu_5903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_reg_8464_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln204_fu_6001_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln204_reg_9049_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_reg_9058 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_reg_9058_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln206_fu_6315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_9063_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8421_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln208_1_reg_9077_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_5789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i1_reg_9082 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln203_fu_6329_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln203_reg_9087_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln204_1_fu_6373_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_1_reg_9271_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_5784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_reg_10555 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_6405_p131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_10563 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_6668_p131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_10568 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_6931_p131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_10573 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_7194_p131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_10578 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_10583 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_reg_10588 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_reg_10593 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_reg_10598 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_10603 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln208_1_fu_7485_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln208_1_reg_10609 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln208_fu_7489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_reg_10614 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln208_2_fu_7501_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln208_2_reg_10621 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln208_1_fu_7505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_1_reg_10627 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_2_fu_7511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_2_reg_10633 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_10639 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_1_fu_7545_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln209_1_reg_10645 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln209_fu_7549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_reg_10650 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_2_fu_7561_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln209_2_reg_10657 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln209_1_fu_7565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_1_reg_10663 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_2_fu_7571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_2_reg_10669 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_10675 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln210_1_fu_7605_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln210_1_reg_10681 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln210_fu_7609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln210_reg_10686 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln210_2_fu_7621_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln210_2_reg_10693 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln210_1_fu_7625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln210_1_reg_10699 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln210_2_fu_7631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln210_2_reg_10705 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_10711 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln211_1_fu_7665_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln211_1_reg_10717 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln211_fu_7669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_10722 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln211_2_fu_7681_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln211_2_reg_10729 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln211_1_fu_7685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_1_reg_10735 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_2_fu_7691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_2_reg_10741 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln208_4_fu_6334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_fu_948 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln204_fu_6031_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (6 downto 0);
    signal x_fu_952 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten77_fu_956 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln203_1_fu_5863_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten77_load : STD_LOGIC_VECTOR (12 downto 0);
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0_local : STD_LOGIC;
    signal ap_predicate_pred4455_state20 : BOOLEAN;
    signal storemerge4_i_fu_7845_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0_local : STD_LOGIC;
    signal storemerge4_i3_fu_8026_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0_local : STD_LOGIC;
    signal storemerge4_i4_fu_8207_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0_local : STD_LOGIC;
    signal storemerge4_i5_fu_8388_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0_local : STD_LOGIC;
    signal ap_predicate_pred4533_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0_local : STD_LOGIC;
    signal ap_predicate_pred4609_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0_local : STD_LOGIC;
    signal ap_predicate_pred4683_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0_local : STD_LOGIC;
    signal ap_predicate_pred4753_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0_local : STD_LOGIC;
    signal ap_predicate_pred4825_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0_local : STD_LOGIC;
    signal ap_predicate_pred4903_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0_local : STD_LOGIC;
    signal ap_predicate_pred4973_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0_local : STD_LOGIC;
    signal ap_predicate_pred5045_state20 : BOOLEAN;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0_local : STD_LOGIC;
    signal p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0_local : STD_LOGIC;
    signal pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0_local : STD_LOGIC;
    signal pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0_local : STD_LOGIC;
    signal grp_fu_5789_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln204_fu_5881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_fu_5875_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln203_fu_5975_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln203_fu_5975_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln203_fu_5975_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_5981_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5995_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln204_fu_6009_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln204_fu_6009_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln204_fu_6009_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6025_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_6052_p129 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p131 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5995_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_6025_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_6405_p129 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_6668_p129 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_6931_p129 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_7194_p129 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln726_fu_7457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_7473_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln208_fu_7461_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln208_fu_7481_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln208_1_fu_7495_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_5795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln726_1_fu_7517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_7533_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln209_fu_7521_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln209_fu_7541_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln209_1_fu_7555_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_5798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln726_2_fu_7577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_7593_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln210_fu_7581_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln210_fu_7601_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln210_1_fu_7615_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_5801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln726_3_fu_7637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_7653_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln211_fu_7641_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln211_fu_7661_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln211_1_fu_7675_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln208_1_cast_fu_7697_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln208_5_fu_7704_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln208_fu_7708_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln208_fu_7721_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln208_2_fu_7726_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln208_fu_7714_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln208_1_fu_7731_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln208_2_fu_7755_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln208_fu_7759_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln208_3_fu_7742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln208_4_fu_7765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln208_4_fu_7748_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_7777_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln208_3_fu_7738_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln208_1cast_fu_7793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln208_5_fu_7787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln208_fu_7797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln208_fu_7811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_fu_7821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln208_1_fu_7825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln208_fu_7816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln208_1_fu_7831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_7845_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i_fu_7845_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i_fu_7845_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i_fu_7845_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln209_1_cast_fu_7878_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln209_1_fu_7885_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln209_fu_7889_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln209_fu_7902_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln209_2_fu_7907_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln209_fu_7895_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln209_1_fu_7912_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln209_2_fu_7936_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln209_fu_7940_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln209_3_fu_7923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_4_fu_7946_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln209_4_fu_7929_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_7958_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln209_3_fu_7919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln209_1cast_fu_7974_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln209_4_fu_7968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln209_fu_7978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln209_fu_7992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln209_fu_8002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln209_1_fu_8006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln209_fu_7997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln209_1_fu_8012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i3_fu_8026_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i3_fu_8026_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i3_fu_8026_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i3_fu_8026_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln210_1_cast_fu_8059_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln210_1_fu_8066_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln210_fu_8070_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln210_fu_8083_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln210_2_fu_8088_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln210_fu_8076_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln210_1_fu_8093_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln210_2_fu_8117_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln210_fu_8121_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln210_3_fu_8104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln210_4_fu_8127_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln210_4_fu_8110_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_8139_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln210_3_fu_8100_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln210_1cast_fu_8155_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln210_4_fu_8149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln210_fu_8159_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln210_fu_8173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln210_fu_8183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln210_1_fu_8187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln210_fu_8178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln210_1_fu_8193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i4_fu_8207_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i4_fu_8207_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i4_fu_8207_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i4_fu_8207_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln211_1_cast_fu_8240_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln211_1_fu_8247_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln211_fu_8251_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln211_fu_8264_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln211_2_fu_8269_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln211_fu_8257_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln211_1_fu_8274_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln211_2_fu_8298_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln211_fu_8302_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln211_3_fu_8285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln211_4_fu_8308_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln211_4_fu_8291_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_8320_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln211_3_fu_8281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln211_1cast_fu_8336_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln211_4_fu_8330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln211_fu_8340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln211_fu_8354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln211_fu_8364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln211_1_fu_8368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln211_fu_8359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln211_1_fu_8374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i5_fu_8388_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i5_fu_8388_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i5_fu_8388_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_i5_fu_8388_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_8421_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_8421_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_8421_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_8421_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_8421_p20 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln203_fu_5975_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln204_fu_6009_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_fu_6052_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_6052_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_6405_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_6668_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_6931_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_7194_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal storemerge4_i_fu_7845_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_7845_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_7845_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_7845_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i3_fu_8026_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i3_fu_8026_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i3_fu_8026_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i3_fu_8026_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i4_fu_8207_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i4_fu_8207_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i4_fu_8207_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i4_fu_8207_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i5_fu_8388_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i5_fu_8388_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i5_fu_8388_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i5_fu_8388_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointpillars_cnn_uitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pointpillars_cnn_mul_7ns_9ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component pointpillars_cnn_urem_7ns_3ns_2_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component pointpillars_cnn_sparsemux_129_6_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (5 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (5 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (5 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (5 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (5 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (5 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (5 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (5 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (5 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (5 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (5 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (5 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (5 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (5 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (5 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (5 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (5 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (5 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (5 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (5 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (5 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (5 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (5 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (5 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (5 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (5 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (5 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (5 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (5 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (5 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (5 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (5 downto 0);
        din63_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        din3 : IN STD_LOGIC_VECTOR (5 downto 0);
        din4 : IN STD_LOGIC_VECTOR (5 downto 0);
        din5 : IN STD_LOGIC_VECTOR (5 downto 0);
        din6 : IN STD_LOGIC_VECTOR (5 downto 0);
        din7 : IN STD_LOGIC_VECTOR (5 downto 0);
        din8 : IN STD_LOGIC_VECTOR (5 downto 0);
        din9 : IN STD_LOGIC_VECTOR (5 downto 0);
        din10 : IN STD_LOGIC_VECTOR (5 downto 0);
        din11 : IN STD_LOGIC_VECTOR (5 downto 0);
        din12 : IN STD_LOGIC_VECTOR (5 downto 0);
        din13 : IN STD_LOGIC_VECTOR (5 downto 0);
        din14 : IN STD_LOGIC_VECTOR (5 downto 0);
        din15 : IN STD_LOGIC_VECTOR (5 downto 0);
        din16 : IN STD_LOGIC_VECTOR (5 downto 0);
        din17 : IN STD_LOGIC_VECTOR (5 downto 0);
        din18 : IN STD_LOGIC_VECTOR (5 downto 0);
        din19 : IN STD_LOGIC_VECTOR (5 downto 0);
        din20 : IN STD_LOGIC_VECTOR (5 downto 0);
        din21 : IN STD_LOGIC_VECTOR (5 downto 0);
        din22 : IN STD_LOGIC_VECTOR (5 downto 0);
        din23 : IN STD_LOGIC_VECTOR (5 downto 0);
        din24 : IN STD_LOGIC_VECTOR (5 downto 0);
        din25 : IN STD_LOGIC_VECTOR (5 downto 0);
        din26 : IN STD_LOGIC_VECTOR (5 downto 0);
        din27 : IN STD_LOGIC_VECTOR (5 downto 0);
        din28 : IN STD_LOGIC_VECTOR (5 downto 0);
        din29 : IN STD_LOGIC_VECTOR (5 downto 0);
        din30 : IN STD_LOGIC_VECTOR (5 downto 0);
        din31 : IN STD_LOGIC_VECTOR (5 downto 0);
        din32 : IN STD_LOGIC_VECTOR (5 downto 0);
        din33 : IN STD_LOGIC_VECTOR (5 downto 0);
        din34 : IN STD_LOGIC_VECTOR (5 downto 0);
        din35 : IN STD_LOGIC_VECTOR (5 downto 0);
        din36 : IN STD_LOGIC_VECTOR (5 downto 0);
        din37 : IN STD_LOGIC_VECTOR (5 downto 0);
        din38 : IN STD_LOGIC_VECTOR (5 downto 0);
        din39 : IN STD_LOGIC_VECTOR (5 downto 0);
        din40 : IN STD_LOGIC_VECTOR (5 downto 0);
        din41 : IN STD_LOGIC_VECTOR (5 downto 0);
        din42 : IN STD_LOGIC_VECTOR (5 downto 0);
        din43 : IN STD_LOGIC_VECTOR (5 downto 0);
        din44 : IN STD_LOGIC_VECTOR (5 downto 0);
        din45 : IN STD_LOGIC_VECTOR (5 downto 0);
        din46 : IN STD_LOGIC_VECTOR (5 downto 0);
        din47 : IN STD_LOGIC_VECTOR (5 downto 0);
        din48 : IN STD_LOGIC_VECTOR (5 downto 0);
        din49 : IN STD_LOGIC_VECTOR (5 downto 0);
        din50 : IN STD_LOGIC_VECTOR (5 downto 0);
        din51 : IN STD_LOGIC_VECTOR (5 downto 0);
        din52 : IN STD_LOGIC_VECTOR (5 downto 0);
        din53 : IN STD_LOGIC_VECTOR (5 downto 0);
        din54 : IN STD_LOGIC_VECTOR (5 downto 0);
        din55 : IN STD_LOGIC_VECTOR (5 downto 0);
        din56 : IN STD_LOGIC_VECTOR (5 downto 0);
        din57 : IN STD_LOGIC_VECTOR (5 downto 0);
        din58 : IN STD_LOGIC_VECTOR (5 downto 0);
        din59 : IN STD_LOGIC_VECTOR (5 downto 0);
        din60 : IN STD_LOGIC_VECTOR (5 downto 0);
        din61 : IN STD_LOGIC_VECTOR (5 downto 0);
        din62 : IN STD_LOGIC_VECTOR (5 downto 0);
        din63 : IN STD_LOGIC_VECTOR (5 downto 0);
        def : IN STD_LOGIC_VECTOR (5 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component pointpillars_cnn_sparsemux_129_6_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (5 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (5 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (5 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (5 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (5 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (5 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (5 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (5 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (5 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (5 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (5 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (5 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (5 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (5 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (5 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (5 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (5 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (5 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (5 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (5 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (5 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (5 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (5 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (5 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (5 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (5 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (5 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (5 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (5 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (5 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (5 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (5 downto 0);
        din63_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (31 downto 0);
        din33 : IN STD_LOGIC_VECTOR (31 downto 0);
        din34 : IN STD_LOGIC_VECTOR (31 downto 0);
        din35 : IN STD_LOGIC_VECTOR (31 downto 0);
        din36 : IN STD_LOGIC_VECTOR (31 downto 0);
        din37 : IN STD_LOGIC_VECTOR (31 downto 0);
        din38 : IN STD_LOGIC_VECTOR (31 downto 0);
        din39 : IN STD_LOGIC_VECTOR (31 downto 0);
        din40 : IN STD_LOGIC_VECTOR (31 downto 0);
        din41 : IN STD_LOGIC_VECTOR (31 downto 0);
        din42 : IN STD_LOGIC_VECTOR (31 downto 0);
        din43 : IN STD_LOGIC_VECTOR (31 downto 0);
        din44 : IN STD_LOGIC_VECTOR (31 downto 0);
        din45 : IN STD_LOGIC_VECTOR (31 downto 0);
        din46 : IN STD_LOGIC_VECTOR (31 downto 0);
        din47 : IN STD_LOGIC_VECTOR (31 downto 0);
        din48 : IN STD_LOGIC_VECTOR (31 downto 0);
        din49 : IN STD_LOGIC_VECTOR (31 downto 0);
        din50 : IN STD_LOGIC_VECTOR (31 downto 0);
        din51 : IN STD_LOGIC_VECTOR (31 downto 0);
        din52 : IN STD_LOGIC_VECTOR (31 downto 0);
        din53 : IN STD_LOGIC_VECTOR (31 downto 0);
        din54 : IN STD_LOGIC_VECTOR (31 downto 0);
        din55 : IN STD_LOGIC_VECTOR (31 downto 0);
        din56 : IN STD_LOGIC_VECTOR (31 downto 0);
        din57 : IN STD_LOGIC_VECTOR (31 downto 0);
        din58 : IN STD_LOGIC_VECTOR (31 downto 0);
        din59 : IN STD_LOGIC_VECTOR (31 downto 0);
        din60 : IN STD_LOGIC_VECTOR (31 downto 0);
        din61 : IN STD_LOGIC_VECTOR (31 downto 0);
        din62 : IN STD_LOGIC_VECTOR (31 downto 0);
        din63 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointpillars_cnn_sparsemux_9_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component pointpillars_cnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fmul_32ns_32ns_32_3_max_dsp_1_U661 : component pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_reg_10568,
        din1 => inv_reg_10555,
        ce => ap_const_logic_1,
        dout => grp_fu_5772_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U662 : component pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_10_reg_10573,
        din1 => inv_reg_10555,
        ce => ap_const_logic_1,
        dout => grp_fu_5776_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U663 : component pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_14_reg_10578,
        din1 => inv_reg_10555,
        ce => ap_const_logic_1,
        dout => grp_fu_5780_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U664 : component pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => conv_i1_reg_9082,
        ce => ap_const_logic_1,
        dout => grp_fu_5784_p2);

    uitofp_32ns_32_4_no_dsp_1_U665 : component pointpillars_cnn_uitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_5789_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_5789_p1);

    fpext_32ns_64_2_no_dsp_1_U666 : component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_reg_10583,
        ce => ap_const_logic_1,
        dout => grp_fu_5792_p1);

    fpext_32ns_64_2_no_dsp_1_U667 : component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul1_reg_10588,
        ce => ap_const_logic_1,
        dout => grp_fu_5795_p1);

    fpext_32ns_64_2_no_dsp_1_U668 : component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul2_reg_10593,
        ce => ap_const_logic_1,
        dout => grp_fu_5798_p1);

    fpext_32ns_64_2_no_dsp_1_U669 : component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul3_reg_10598,
        ce => ap_const_logic_1,
        dout => grp_fu_5801_p1);

    mul_7ns_9ns_15_1_1_U670 : component pointpillars_cnn_mul_7ns_9ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln203_fu_5975_p0,
        din1 => mul_ln203_fu_5975_p1,
        dout => mul_ln203_fu_5975_p2);

    urem_7ns_3ns_2_11_1_U671 : component pointpillars_cnn_urem_7ns_3ns_2_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_1_fu_5895_p3,
        din1 => grp_fu_5995_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_5995_p2);

    mul_7ns_9ns_15_1_1_U672 : component pointpillars_cnn_mul_7ns_9ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln204_fu_6009_p0,
        din1 => mul_ln204_fu_6009_p1,
        dout => mul_ln204_fu_6009_p2);

    urem_7ns_3ns_2_11_1_U673 : component pointpillars_cnn_urem_7ns_3ns_2_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_fu_5887_p3,
        din1 => grp_fu_6025_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_6025_p2);

    sparsemux_129_6_6_1_1_U674 : component pointpillars_cnn_sparsemux_129_6_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 6,
        CASE1 => "000001",
        din1_WIDTH => 6,
        CASE2 => "000010",
        din2_WIDTH => 6,
        CASE3 => "000011",
        din3_WIDTH => 6,
        CASE4 => "000100",
        din4_WIDTH => 6,
        CASE5 => "000101",
        din5_WIDTH => 6,
        CASE6 => "000110",
        din6_WIDTH => 6,
        CASE7 => "000111",
        din7_WIDTH => 6,
        CASE8 => "001000",
        din8_WIDTH => 6,
        CASE9 => "001001",
        din9_WIDTH => 6,
        CASE10 => "001010",
        din10_WIDTH => 6,
        CASE11 => "001011",
        din11_WIDTH => 6,
        CASE12 => "001100",
        din12_WIDTH => 6,
        CASE13 => "001101",
        din13_WIDTH => 6,
        CASE14 => "001110",
        din14_WIDTH => 6,
        CASE15 => "001111",
        din15_WIDTH => 6,
        CASE16 => "010000",
        din16_WIDTH => 6,
        CASE17 => "010001",
        din17_WIDTH => 6,
        CASE18 => "010010",
        din18_WIDTH => 6,
        CASE19 => "010011",
        din19_WIDTH => 6,
        CASE20 => "010100",
        din20_WIDTH => 6,
        CASE21 => "010101",
        din21_WIDTH => 6,
        CASE22 => "010110",
        din22_WIDTH => 6,
        CASE23 => "010111",
        din23_WIDTH => 6,
        CASE24 => "011000",
        din24_WIDTH => 6,
        CASE25 => "011001",
        din25_WIDTH => 6,
        CASE26 => "011010",
        din26_WIDTH => 6,
        CASE27 => "011011",
        din27_WIDTH => 6,
        CASE28 => "011100",
        din28_WIDTH => 6,
        CASE29 => "011101",
        din29_WIDTH => 6,
        CASE30 => "011110",
        din30_WIDTH => 6,
        CASE31 => "011111",
        din31_WIDTH => 6,
        CASE32 => "100000",
        din32_WIDTH => 6,
        CASE33 => "100001",
        din33_WIDTH => 6,
        CASE34 => "100010",
        din34_WIDTH => 6,
        CASE35 => "100011",
        din35_WIDTH => 6,
        CASE36 => "100100",
        din36_WIDTH => 6,
        CASE37 => "100101",
        din37_WIDTH => 6,
        CASE38 => "100110",
        din38_WIDTH => 6,
        CASE39 => "100111",
        din39_WIDTH => 6,
        CASE40 => "101000",
        din40_WIDTH => 6,
        CASE41 => "101001",
        din41_WIDTH => 6,
        CASE42 => "101010",
        din42_WIDTH => 6,
        CASE43 => "101011",
        din43_WIDTH => 6,
        CASE44 => "101100",
        din44_WIDTH => 6,
        CASE45 => "101101",
        din45_WIDTH => 6,
        CASE46 => "101110",
        din46_WIDTH => 6,
        CASE47 => "101111",
        din47_WIDTH => 6,
        CASE48 => "110000",
        din48_WIDTH => 6,
        CASE49 => "110001",
        din49_WIDTH => 6,
        CASE50 => "110010",
        din50_WIDTH => 6,
        CASE51 => "110011",
        din51_WIDTH => 6,
        CASE52 => "110100",
        din52_WIDTH => 6,
        CASE53 => "110101",
        din53_WIDTH => 6,
        CASE54 => "110110",
        din54_WIDTH => 6,
        CASE55 => "110111",
        din55_WIDTH => 6,
        CASE56 => "111000",
        din56_WIDTH => 6,
        CASE57 => "111001",
        din57_WIDTH => 6,
        CASE58 => "111010",
        din58_WIDTH => 6,
        CASE59 => "111011",
        din59_WIDTH => 6,
        CASE60 => "111100",
        din60_WIDTH => 6,
        CASE61 => "111101",
        din61_WIDTH => 6,
        CASE62 => "111110",
        din62_WIDTH => 6,
        CASE63 => "111111",
        din63_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 6,
        dout_WIDTH => 6)
    port map (
        din0 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_q0,
        din1 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_q0,
        din2 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_q0,
        din3 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_q0,
        din4 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_q0,
        din5 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_q0,
        din6 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_q0,
        din7 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_q0,
        din8 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_q0,
        din9 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_q0,
        din10 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_q0,
        din11 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_q0,
        din12 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_q0,
        din13 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_q0,
        din14 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_q0,
        din15 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_q0,
        din16 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_q0,
        din17 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_q0,
        din18 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_q0,
        din19 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_q0,
        din20 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_q0,
        din21 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_q0,
        din22 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_q0,
        din23 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_q0,
        din24 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_q0,
        din25 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_q0,
        din26 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_q0,
        din27 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_q0,
        din28 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_q0,
        din29 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_q0,
        din30 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_q0,
        din31 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_q0,
        din32 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_q0,
        din33 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_q0,
        din34 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_q0,
        din35 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_q0,
        din36 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_q0,
        din37 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_q0,
        din38 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_q0,
        din39 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_q0,
        din40 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_q0,
        din41 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_q0,
        din42 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_q0,
        din43 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_q0,
        din44 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_q0,
        din45 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_q0,
        din46 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_q0,
        din47 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_q0,
        din48 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_q0,
        din49 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_q0,
        din50 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_q0,
        din51 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_q0,
        din52 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_q0,
        din53 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_q0,
        din54 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_q0,
        din55 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_q0,
        din56 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_q0,
        din57 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_q0,
        din58 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_q0,
        din59 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_q0,
        din60 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_q0,
        din61 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_q0,
        din62 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_q0,
        din63 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_q0,
        def => tmp_1_fu_6052_p129,
        sel => trunc_ln204_reg_9049,
        dout => tmp_1_fu_6052_p131);

    sparsemux_129_6_32_1_1_U675 : component pointpillars_cnn_sparsemux_129_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000001",
        din1_WIDTH => 32,
        CASE2 => "000010",
        din2_WIDTH => 32,
        CASE3 => "000011",
        din3_WIDTH => 32,
        CASE4 => "000100",
        din4_WIDTH => 32,
        CASE5 => "000101",
        din5_WIDTH => 32,
        CASE6 => "000110",
        din6_WIDTH => 32,
        CASE7 => "000111",
        din7_WIDTH => 32,
        CASE8 => "001000",
        din8_WIDTH => 32,
        CASE9 => "001001",
        din9_WIDTH => 32,
        CASE10 => "001010",
        din10_WIDTH => 32,
        CASE11 => "001011",
        din11_WIDTH => 32,
        CASE12 => "001100",
        din12_WIDTH => 32,
        CASE13 => "001101",
        din13_WIDTH => 32,
        CASE14 => "001110",
        din14_WIDTH => 32,
        CASE15 => "001111",
        din15_WIDTH => 32,
        CASE16 => "010000",
        din16_WIDTH => 32,
        CASE17 => "010001",
        din17_WIDTH => 32,
        CASE18 => "010010",
        din18_WIDTH => 32,
        CASE19 => "010011",
        din19_WIDTH => 32,
        CASE20 => "010100",
        din20_WIDTH => 32,
        CASE21 => "010101",
        din21_WIDTH => 32,
        CASE22 => "010110",
        din22_WIDTH => 32,
        CASE23 => "010111",
        din23_WIDTH => 32,
        CASE24 => "011000",
        din24_WIDTH => 32,
        CASE25 => "011001",
        din25_WIDTH => 32,
        CASE26 => "011010",
        din26_WIDTH => 32,
        CASE27 => "011011",
        din27_WIDTH => 32,
        CASE28 => "011100",
        din28_WIDTH => 32,
        CASE29 => "011101",
        din29_WIDTH => 32,
        CASE30 => "011110",
        din30_WIDTH => 32,
        CASE31 => "011111",
        din31_WIDTH => 32,
        CASE32 => "100000",
        din32_WIDTH => 32,
        CASE33 => "100001",
        din33_WIDTH => 32,
        CASE34 => "100010",
        din34_WIDTH => 32,
        CASE35 => "100011",
        din35_WIDTH => 32,
        CASE36 => "100100",
        din36_WIDTH => 32,
        CASE37 => "100101",
        din37_WIDTH => 32,
        CASE38 => "100110",
        din38_WIDTH => 32,
        CASE39 => "100111",
        din39_WIDTH => 32,
        CASE40 => "101000",
        din40_WIDTH => 32,
        CASE41 => "101001",
        din41_WIDTH => 32,
        CASE42 => "101010",
        din42_WIDTH => 32,
        CASE43 => "101011",
        din43_WIDTH => 32,
        CASE44 => "101100",
        din44_WIDTH => 32,
        CASE45 => "101101",
        din45_WIDTH => 32,
        CASE46 => "101110",
        din46_WIDTH => 32,
        CASE47 => "101111",
        din47_WIDTH => 32,
        CASE48 => "110000",
        din48_WIDTH => 32,
        CASE49 => "110001",
        din49_WIDTH => 32,
        CASE50 => "110010",
        din50_WIDTH => 32,
        CASE51 => "110011",
        din51_WIDTH => 32,
        CASE52 => "110100",
        din52_WIDTH => 32,
        CASE53 => "110101",
        din53_WIDTH => 32,
        CASE54 => "110110",
        din54_WIDTH => 32,
        CASE55 => "110111",
        din55_WIDTH => 32,
        CASE56 => "111000",
        din56_WIDTH => 32,
        CASE57 => "111001",
        din57_WIDTH => 32,
        CASE58 => "111010",
        din58_WIDTH => 32,
        CASE59 => "111011",
        din59_WIDTH => 32,
        CASE60 => "111100",
        din60_WIDTH => 32,
        CASE61 => "111101",
        din61_WIDTH => 32,
        CASE62 => "111110",
        din62_WIDTH => 32,
        CASE63 => "111111",
        din63_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_q0,
        din1 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_q0,
        din2 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_q0,
        din3 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_q0,
        din4 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_q0,
        din5 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_q0,
        din6 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_q0,
        din7 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_q0,
        din8 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_q0,
        din9 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_q0,
        din10 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_q0,
        din11 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_q0,
        din12 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_q0,
        din13 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_q0,
        din14 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_q0,
        din15 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_q0,
        din16 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_q0,
        din17 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_q0,
        din18 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_q0,
        din19 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_q0,
        din20 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_q0,
        din21 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_q0,
        din22 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_q0,
        din23 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_q0,
        din24 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_q0,
        din25 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_q0,
        din26 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_q0,
        din27 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_q0,
        din28 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_q0,
        din29 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_q0,
        din30 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_q0,
        din31 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_q0,
        din32 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_q0,
        din33 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_q0,
        din34 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_q0,
        din35 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_q0,
        din36 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_q0,
        din37 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_q0,
        din38 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_q0,
        din39 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_q0,
        din40 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_q0,
        din41 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_q0,
        din42 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_q0,
        din43 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_q0,
        din44 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_q0,
        din45 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_q0,
        din46 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_q0,
        din47 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_q0,
        din48 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_q0,
        din49 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_q0,
        din50 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_q0,
        din51 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_q0,
        din52 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_q0,
        din53 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_q0,
        din54 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_q0,
        din55 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_q0,
        din56 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_q0,
        din57 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_q0,
        din58 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_q0,
        din59 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_q0,
        din60 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_q0,
        din61 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_q0,
        din62 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_q0,
        din63 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_q0,
        def => tmp_2_fu_6405_p129,
        sel => trunc_ln204_reg_9049_pp0_iter12_reg,
        dout => tmp_2_fu_6405_p131);

    sparsemux_129_6_32_1_1_U676 : component pointpillars_cnn_sparsemux_129_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000001",
        din1_WIDTH => 32,
        CASE2 => "000010",
        din2_WIDTH => 32,
        CASE3 => "000011",
        din3_WIDTH => 32,
        CASE4 => "000100",
        din4_WIDTH => 32,
        CASE5 => "000101",
        din5_WIDTH => 32,
        CASE6 => "000110",
        din6_WIDTH => 32,
        CASE7 => "000111",
        din7_WIDTH => 32,
        CASE8 => "001000",
        din8_WIDTH => 32,
        CASE9 => "001001",
        din9_WIDTH => 32,
        CASE10 => "001010",
        din10_WIDTH => 32,
        CASE11 => "001011",
        din11_WIDTH => 32,
        CASE12 => "001100",
        din12_WIDTH => 32,
        CASE13 => "001101",
        din13_WIDTH => 32,
        CASE14 => "001110",
        din14_WIDTH => 32,
        CASE15 => "001111",
        din15_WIDTH => 32,
        CASE16 => "010000",
        din16_WIDTH => 32,
        CASE17 => "010001",
        din17_WIDTH => 32,
        CASE18 => "010010",
        din18_WIDTH => 32,
        CASE19 => "010011",
        din19_WIDTH => 32,
        CASE20 => "010100",
        din20_WIDTH => 32,
        CASE21 => "010101",
        din21_WIDTH => 32,
        CASE22 => "010110",
        din22_WIDTH => 32,
        CASE23 => "010111",
        din23_WIDTH => 32,
        CASE24 => "011000",
        din24_WIDTH => 32,
        CASE25 => "011001",
        din25_WIDTH => 32,
        CASE26 => "011010",
        din26_WIDTH => 32,
        CASE27 => "011011",
        din27_WIDTH => 32,
        CASE28 => "011100",
        din28_WIDTH => 32,
        CASE29 => "011101",
        din29_WIDTH => 32,
        CASE30 => "011110",
        din30_WIDTH => 32,
        CASE31 => "011111",
        din31_WIDTH => 32,
        CASE32 => "100000",
        din32_WIDTH => 32,
        CASE33 => "100001",
        din33_WIDTH => 32,
        CASE34 => "100010",
        din34_WIDTH => 32,
        CASE35 => "100011",
        din35_WIDTH => 32,
        CASE36 => "100100",
        din36_WIDTH => 32,
        CASE37 => "100101",
        din37_WIDTH => 32,
        CASE38 => "100110",
        din38_WIDTH => 32,
        CASE39 => "100111",
        din39_WIDTH => 32,
        CASE40 => "101000",
        din40_WIDTH => 32,
        CASE41 => "101001",
        din41_WIDTH => 32,
        CASE42 => "101010",
        din42_WIDTH => 32,
        CASE43 => "101011",
        din43_WIDTH => 32,
        CASE44 => "101100",
        din44_WIDTH => 32,
        CASE45 => "101101",
        din45_WIDTH => 32,
        CASE46 => "101110",
        din46_WIDTH => 32,
        CASE47 => "101111",
        din47_WIDTH => 32,
        CASE48 => "110000",
        din48_WIDTH => 32,
        CASE49 => "110001",
        din49_WIDTH => 32,
        CASE50 => "110010",
        din50_WIDTH => 32,
        CASE51 => "110011",
        din51_WIDTH => 32,
        CASE52 => "110100",
        din52_WIDTH => 32,
        CASE53 => "110101",
        din53_WIDTH => 32,
        CASE54 => "110110",
        din54_WIDTH => 32,
        CASE55 => "110111",
        din55_WIDTH => 32,
        CASE56 => "111000",
        din56_WIDTH => 32,
        CASE57 => "111001",
        din57_WIDTH => 32,
        CASE58 => "111010",
        din58_WIDTH => 32,
        CASE59 => "111011",
        din59_WIDTH => 32,
        CASE60 => "111100",
        din60_WIDTH => 32,
        CASE61 => "111101",
        din61_WIDTH => 32,
        CASE62 => "111110",
        din62_WIDTH => 32,
        CASE63 => "111111",
        din63_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_q0,
        din1 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_q0,
        din2 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_q0,
        din3 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_q0,
        din4 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_q0,
        din5 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_q0,
        din6 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_q0,
        din7 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_q0,
        din8 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_q0,
        din9 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_q0,
        din10 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_q0,
        din11 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_q0,
        din12 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_q0,
        din13 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_q0,
        din14 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_q0,
        din15 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_q0,
        din16 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_q0,
        din17 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_q0,
        din18 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_q0,
        din19 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_q0,
        din20 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_q0,
        din21 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_q0,
        din22 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_q0,
        din23 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_q0,
        din24 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_q0,
        din25 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_q0,
        din26 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_q0,
        din27 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_q0,
        din28 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_q0,
        din29 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_q0,
        din30 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_q0,
        din31 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_q0,
        din32 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_q0,
        din33 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_q0,
        din34 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_q0,
        din35 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_q0,
        din36 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_q0,
        din37 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_q0,
        din38 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_q0,
        din39 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_q0,
        din40 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_q0,
        din41 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_q0,
        din42 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_q0,
        din43 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_q0,
        din44 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_q0,
        din45 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_q0,
        din46 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_q0,
        din47 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_q0,
        din48 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_q0,
        din49 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_q0,
        din50 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_q0,
        din51 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_q0,
        din52 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_q0,
        din53 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_q0,
        din54 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_q0,
        din55 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_q0,
        din56 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_q0,
        din57 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_q0,
        din58 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_q0,
        din59 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_q0,
        din60 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_q0,
        din61 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_q0,
        din62 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_q0,
        din63 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_q0,
        def => tmp_s_fu_6668_p129,
        sel => trunc_ln204_reg_9049_pp0_iter12_reg,
        dout => tmp_s_fu_6668_p131);

    sparsemux_129_6_32_1_1_U677 : component pointpillars_cnn_sparsemux_129_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000001",
        din1_WIDTH => 32,
        CASE2 => "000010",
        din2_WIDTH => 32,
        CASE3 => "000011",
        din3_WIDTH => 32,
        CASE4 => "000100",
        din4_WIDTH => 32,
        CASE5 => "000101",
        din5_WIDTH => 32,
        CASE6 => "000110",
        din6_WIDTH => 32,
        CASE7 => "000111",
        din7_WIDTH => 32,
        CASE8 => "001000",
        din8_WIDTH => 32,
        CASE9 => "001001",
        din9_WIDTH => 32,
        CASE10 => "001010",
        din10_WIDTH => 32,
        CASE11 => "001011",
        din11_WIDTH => 32,
        CASE12 => "001100",
        din12_WIDTH => 32,
        CASE13 => "001101",
        din13_WIDTH => 32,
        CASE14 => "001110",
        din14_WIDTH => 32,
        CASE15 => "001111",
        din15_WIDTH => 32,
        CASE16 => "010000",
        din16_WIDTH => 32,
        CASE17 => "010001",
        din17_WIDTH => 32,
        CASE18 => "010010",
        din18_WIDTH => 32,
        CASE19 => "010011",
        din19_WIDTH => 32,
        CASE20 => "010100",
        din20_WIDTH => 32,
        CASE21 => "010101",
        din21_WIDTH => 32,
        CASE22 => "010110",
        din22_WIDTH => 32,
        CASE23 => "010111",
        din23_WIDTH => 32,
        CASE24 => "011000",
        din24_WIDTH => 32,
        CASE25 => "011001",
        din25_WIDTH => 32,
        CASE26 => "011010",
        din26_WIDTH => 32,
        CASE27 => "011011",
        din27_WIDTH => 32,
        CASE28 => "011100",
        din28_WIDTH => 32,
        CASE29 => "011101",
        din29_WIDTH => 32,
        CASE30 => "011110",
        din30_WIDTH => 32,
        CASE31 => "011111",
        din31_WIDTH => 32,
        CASE32 => "100000",
        din32_WIDTH => 32,
        CASE33 => "100001",
        din33_WIDTH => 32,
        CASE34 => "100010",
        din34_WIDTH => 32,
        CASE35 => "100011",
        din35_WIDTH => 32,
        CASE36 => "100100",
        din36_WIDTH => 32,
        CASE37 => "100101",
        din37_WIDTH => 32,
        CASE38 => "100110",
        din38_WIDTH => 32,
        CASE39 => "100111",
        din39_WIDTH => 32,
        CASE40 => "101000",
        din40_WIDTH => 32,
        CASE41 => "101001",
        din41_WIDTH => 32,
        CASE42 => "101010",
        din42_WIDTH => 32,
        CASE43 => "101011",
        din43_WIDTH => 32,
        CASE44 => "101100",
        din44_WIDTH => 32,
        CASE45 => "101101",
        din45_WIDTH => 32,
        CASE46 => "101110",
        din46_WIDTH => 32,
        CASE47 => "101111",
        din47_WIDTH => 32,
        CASE48 => "110000",
        din48_WIDTH => 32,
        CASE49 => "110001",
        din49_WIDTH => 32,
        CASE50 => "110010",
        din50_WIDTH => 32,
        CASE51 => "110011",
        din51_WIDTH => 32,
        CASE52 => "110100",
        din52_WIDTH => 32,
        CASE53 => "110101",
        din53_WIDTH => 32,
        CASE54 => "110110",
        din54_WIDTH => 32,
        CASE55 => "110111",
        din55_WIDTH => 32,
        CASE56 => "111000",
        din56_WIDTH => 32,
        CASE57 => "111001",
        din57_WIDTH => 32,
        CASE58 => "111010",
        din58_WIDTH => 32,
        CASE59 => "111011",
        din59_WIDTH => 32,
        CASE60 => "111100",
        din60_WIDTH => 32,
        CASE61 => "111101",
        din61_WIDTH => 32,
        CASE62 => "111110",
        din62_WIDTH => 32,
        CASE63 => "111111",
        din63_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_q0,
        din1 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_q0,
        din2 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_q0,
        din3 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_q0,
        din4 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_q0,
        din5 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_q0,
        din6 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_q0,
        din7 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_q0,
        din8 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_q0,
        din9 => pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_q0,
        din10 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_q0,
        din11 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_q0,
        din12 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_q0,
        din13 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_q0,
        din14 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_q0,
        din15 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_q0,
        din16 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_q0,
        din17 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_q0,
        din18 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_q0,
        din19 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_q0,
        din20 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_q0,
        din21 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_q0,
        din22 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_q0,
        din23 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_q0,
        din24 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_q0,
        din25 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_q0,
        din26 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_q0,
        din27 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_q0,
        din28 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_q0,
        din29 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_q0,
        din30 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_q0,
        din31 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_q0,
        din32 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_q0,
        din33 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_q0,
        din34 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_q0,
        din35 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_q0,
        din36 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_q0,
        din37 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_q0,
        din38 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_q0,
        din39 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_q0,
        din40 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_q0,
        din41 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_q0,
        din42 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_q0,
        din43 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_q0,
        din44 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_q0,
        din45 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_q0,
        din46 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_q0,
        din47 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_q0,
        din48 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_q0,
        din49 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_q0,
        din50 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_q0,
        din51 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_q0,
        din52 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_q0,
        din53 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_q0,
        din54 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_q0,
        din55 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_q0,
        din56 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_q0,
        din57 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_q0,
        din58 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_q0,
        din59 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_q0,
        din60 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_q0,
        din61 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_q0,
        din62 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_q0,
        din63 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_q0,
        def => tmp_10_fu_6931_p129,
        sel => trunc_ln204_reg_9049_pp0_iter12_reg,
        dout => tmp_10_fu_6931_p131);

    sparsemux_129_6_32_1_1_U678 : component pointpillars_cnn_sparsemux_129_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000001",
        din1_WIDTH => 32,
        CASE2 => "000010",
        din2_WIDTH => 32,
        CASE3 => "000011",
        din3_WIDTH => 32,
        CASE4 => "000100",
        din4_WIDTH => 32,
        CASE5 => "000101",
        din5_WIDTH => 32,
        CASE6 => "000110",
        din6_WIDTH => 32,
        CASE7 => "000111",
        din7_WIDTH => 32,
        CASE8 => "001000",
        din8_WIDTH => 32,
        CASE9 => "001001",
        din9_WIDTH => 32,
        CASE10 => "001010",
        din10_WIDTH => 32,
        CASE11 => "001011",
        din11_WIDTH => 32,
        CASE12 => "001100",
        din12_WIDTH => 32,
        CASE13 => "001101",
        din13_WIDTH => 32,
        CASE14 => "001110",
        din14_WIDTH => 32,
        CASE15 => "001111",
        din15_WIDTH => 32,
        CASE16 => "010000",
        din16_WIDTH => 32,
        CASE17 => "010001",
        din17_WIDTH => 32,
        CASE18 => "010010",
        din18_WIDTH => 32,
        CASE19 => "010011",
        din19_WIDTH => 32,
        CASE20 => "010100",
        din20_WIDTH => 32,
        CASE21 => "010101",
        din21_WIDTH => 32,
        CASE22 => "010110",
        din22_WIDTH => 32,
        CASE23 => "010111",
        din23_WIDTH => 32,
        CASE24 => "011000",
        din24_WIDTH => 32,
        CASE25 => "011001",
        din25_WIDTH => 32,
        CASE26 => "011010",
        din26_WIDTH => 32,
        CASE27 => "011011",
        din27_WIDTH => 32,
        CASE28 => "011100",
        din28_WIDTH => 32,
        CASE29 => "011101",
        din29_WIDTH => 32,
        CASE30 => "011110",
        din30_WIDTH => 32,
        CASE31 => "011111",
        din31_WIDTH => 32,
        CASE32 => "100000",
        din32_WIDTH => 32,
        CASE33 => "100001",
        din33_WIDTH => 32,
        CASE34 => "100010",
        din34_WIDTH => 32,
        CASE35 => "100011",
        din35_WIDTH => 32,
        CASE36 => "100100",
        din36_WIDTH => 32,
        CASE37 => "100101",
        din37_WIDTH => 32,
        CASE38 => "100110",
        din38_WIDTH => 32,
        CASE39 => "100111",
        din39_WIDTH => 32,
        CASE40 => "101000",
        din40_WIDTH => 32,
        CASE41 => "101001",
        din41_WIDTH => 32,
        CASE42 => "101010",
        din42_WIDTH => 32,
        CASE43 => "101011",
        din43_WIDTH => 32,
        CASE44 => "101100",
        din44_WIDTH => 32,
        CASE45 => "101101",
        din45_WIDTH => 32,
        CASE46 => "101110",
        din46_WIDTH => 32,
        CASE47 => "101111",
        din47_WIDTH => 32,
        CASE48 => "110000",
        din48_WIDTH => 32,
        CASE49 => "110001",
        din49_WIDTH => 32,
        CASE50 => "110010",
        din50_WIDTH => 32,
        CASE51 => "110011",
        din51_WIDTH => 32,
        CASE52 => "110100",
        din52_WIDTH => 32,
        CASE53 => "110101",
        din53_WIDTH => 32,
        CASE54 => "110110",
        din54_WIDTH => 32,
        CASE55 => "110111",
        din55_WIDTH => 32,
        CASE56 => "111000",
        din56_WIDTH => 32,
        CASE57 => "111001",
        din57_WIDTH => 32,
        CASE58 => "111010",
        din58_WIDTH => 32,
        CASE59 => "111011",
        din59_WIDTH => 32,
        CASE60 => "111100",
        din60_WIDTH => 32,
        CASE61 => "111101",
        din61_WIDTH => 32,
        CASE62 => "111110",
        din62_WIDTH => 32,
        CASE63 => "111111",
        din63_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_q0,
        din1 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_q0,
        din2 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_q0,
        din3 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_q0,
        din4 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_q0,
        din5 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_q0,
        din6 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_q0,
        din7 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_q0,
        din8 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_q0,
        din9 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_q0,
        din10 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_q0,
        din11 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_q0,
        din12 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_q0,
        din13 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_q0,
        din14 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_q0,
        din15 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_q0,
        din16 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_q0,
        din17 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_q0,
        din18 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_q0,
        din19 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_q0,
        din20 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_q0,
        din21 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_q0,
        din22 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_q0,
        din23 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_q0,
        din24 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_q0,
        din25 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_q0,
        din26 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_q0,
        din27 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_q0,
        din28 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_q0,
        din29 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_q0,
        din30 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_q0,
        din31 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_q0,
        din32 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_q0,
        din33 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_q0,
        din34 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_q0,
        din35 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_q0,
        din36 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_q0,
        din37 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_q0,
        din38 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_q0,
        din39 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_q0,
        din40 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_q0,
        din41 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_q0,
        din42 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_q0,
        din43 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_q0,
        din44 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_q0,
        din45 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_q0,
        din46 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_q0,
        din47 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_q0,
        din48 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_q0,
        din49 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_q0,
        din50 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_q0,
        din51 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_q0,
        din52 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_q0,
        din53 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_q0,
        din54 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_q0,
        din55 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_q0,
        din56 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_q0,
        din57 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_q0,
        din58 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_q0,
        din59 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_q0,
        din60 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_q0,
        din61 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_q0,
        din62 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_q0,
        din63 => pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_q0,
        def => tmp_14_fu_7194_p129,
        sel => trunc_ln204_reg_9049_pp0_iter12_reg,
        dout => tmp_14_fu_7194_p131);

    sparsemux_9_3_16_1_1_U679 : component pointpillars_cnn_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => trunc_ln208_3_fu_7738_p1,
        din2 => storemerge4_i_fu_7845_p6,
        din3 => storemerge4_i_fu_7845_p8,
        def => storemerge4_i_fu_7845_p9,
        sel => storemerge4_i_fu_7845_p10,
        dout => storemerge4_i_fu_7845_p11);

    sparsemux_9_3_16_1_1_U680 : component pointpillars_cnn_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => trunc_ln209_3_fu_7919_p1,
        din2 => storemerge4_i3_fu_8026_p6,
        din3 => storemerge4_i3_fu_8026_p8,
        def => storemerge4_i3_fu_8026_p9,
        sel => storemerge4_i3_fu_8026_p10,
        dout => storemerge4_i3_fu_8026_p11);

    sparsemux_9_3_16_1_1_U681 : component pointpillars_cnn_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => trunc_ln210_3_fu_8100_p1,
        din2 => storemerge4_i4_fu_8207_p6,
        din3 => storemerge4_i4_fu_8207_p8,
        def => storemerge4_i4_fu_8207_p9,
        sel => storemerge4_i4_fu_8207_p10,
        dout => storemerge4_i4_fu_8207_p11);

    sparsemux_9_3_16_1_1_U682 : component pointpillars_cnn_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => trunc_ln211_3_fu_8281_p1,
        din2 => storemerge4_i5_fu_8388_p6,
        din3 => storemerge4_i5_fu_8388_p8,
        def => storemerge4_i5_fu_8388_p9,
        sel => storemerge4_i5_fu_8388_p10,
        dout => storemerge4_i5_fu_8388_p11);

    mac_muladd_6ns_5ns_6ns_9_4_1_U683 : component pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 5,
        din2_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_8421_p0,
        din1 => grp_fu_8421_p1,
        din2 => grp_fu_8421_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_8421_p3);

    flow_control_loop_pipe_sequential_init_U : component pointpillars_cnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten77_fu_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln203_fu_5857_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten77_fu_956 <= add_ln203_1_fu_5863_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten77_fu_956 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln203_fu_5857_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_952 <= select_ln203_1_fu_5895_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_952 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_948_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln203_fu_5857_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_948 <= add_ln204_fu_6031_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_948 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                add_ln208_1_reg_9077 <= grp_fu_8421_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln208_1_reg_9077_pp0_iter4_reg <= add_ln208_1_reg_9077;
                add_ln208_1_reg_9077_pp0_iter5_reg <= add_ln208_1_reg_9077_pp0_iter4_reg;
                add_ln208_1_reg_9077_pp0_iter6_reg <= add_ln208_1_reg_9077_pp0_iter5_reg;
                add_ln208_1_reg_9077_pp0_iter7_reg <= add_ln208_1_reg_9077_pp0_iter6_reg;
                add_ln208_1_reg_9077_pp0_iter8_reg <= add_ln208_1_reg_9077_pp0_iter7_reg;
                add_ln208_1_reg_9077_pp0_iter9_reg <= add_ln208_1_reg_9077_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred4455_state20 <= ((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4533_state20 <= ((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4609_state20 <= (not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1)) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4683_state20 <= ((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4753_state20 <= ((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4825_state20 <= (not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1)) and (trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4903_state20 <= (not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1)) and (trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred4973_state20 <= (not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1)) and (trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred5045_state20 <= (not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_0)) and not((trunc_ln204_1_reg_9271_pp0_iter17_reg = ap_const_lv2_1)) and not((trunc_ln203_reg_9087_pp0_iter17_reg = ap_const_lv2_1)) and (icmp_ln206_reg_9063_pp0_iter17_reg = ap_const_lv1_0));
                conv_i1_reg_9082 <= grp_fu_5789_p1;
                icmp_ln206_reg_9063_pp0_iter10_reg <= icmp_ln206_reg_9063_pp0_iter9_reg;
                icmp_ln206_reg_9063_pp0_iter11_reg <= icmp_ln206_reg_9063_pp0_iter10_reg;
                icmp_ln206_reg_9063_pp0_iter12_reg <= icmp_ln206_reg_9063_pp0_iter11_reg;
                icmp_ln206_reg_9063_pp0_iter13_reg <= icmp_ln206_reg_9063_pp0_iter12_reg;
                icmp_ln206_reg_9063_pp0_iter14_reg <= icmp_ln206_reg_9063_pp0_iter13_reg;
                icmp_ln206_reg_9063_pp0_iter15_reg <= icmp_ln206_reg_9063_pp0_iter14_reg;
                icmp_ln206_reg_9063_pp0_iter16_reg <= icmp_ln206_reg_9063_pp0_iter15_reg;
                icmp_ln206_reg_9063_pp0_iter17_reg <= icmp_ln206_reg_9063_pp0_iter16_reg;
                icmp_ln206_reg_9063_pp0_iter18_reg <= icmp_ln206_reg_9063_pp0_iter17_reg;
                icmp_ln206_reg_9063_pp0_iter2_reg <= icmp_ln206_reg_9063;
                icmp_ln206_reg_9063_pp0_iter3_reg <= icmp_ln206_reg_9063_pp0_iter2_reg;
                icmp_ln206_reg_9063_pp0_iter4_reg <= icmp_ln206_reg_9063_pp0_iter3_reg;
                icmp_ln206_reg_9063_pp0_iter5_reg <= icmp_ln206_reg_9063_pp0_iter4_reg;
                icmp_ln206_reg_9063_pp0_iter6_reg <= icmp_ln206_reg_9063_pp0_iter5_reg;
                icmp_ln206_reg_9063_pp0_iter7_reg <= icmp_ln206_reg_9063_pp0_iter6_reg;
                icmp_ln206_reg_9063_pp0_iter8_reg <= icmp_ln206_reg_9063_pp0_iter7_reg;
                icmp_ln206_reg_9063_pp0_iter9_reg <= icmp_ln206_reg_9063_pp0_iter8_reg;
                icmp_ln208_1_reg_10627 <= icmp_ln208_1_fu_7505_p2;
                icmp_ln208_2_reg_10633 <= icmp_ln208_2_fu_7511_p2;
                icmp_ln208_reg_10614 <= icmp_ln208_fu_7489_p2;
                icmp_ln209_1_reg_10663 <= icmp_ln209_1_fu_7565_p2;
                icmp_ln209_2_reg_10669 <= icmp_ln209_2_fu_7571_p2;
                icmp_ln209_reg_10650 <= icmp_ln209_fu_7549_p2;
                icmp_ln210_1_reg_10699 <= icmp_ln210_1_fu_7625_p2;
                icmp_ln210_2_reg_10705 <= icmp_ln210_2_fu_7631_p2;
                icmp_ln210_reg_10686 <= icmp_ln210_fu_7609_p2;
                icmp_ln211_1_reg_10735 <= icmp_ln211_1_fu_7685_p2;
                icmp_ln211_2_reg_10741 <= icmp_ln211_2_fu_7691_p2;
                icmp_ln211_reg_10722 <= icmp_ln211_fu_7669_p2;
                inv_reg_10555 <= grp_fu_5784_p2;
                mul1_reg_10588 <= grp_fu_5772_p2;
                mul2_reg_10593 <= grp_fu_5776_p2;
                mul3_reg_10598 <= grp_fu_5780_p2;
                mul_reg_10583 <= grp_fu_6857_p_dout0;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter17_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter11_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter12_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter11_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter13_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter12_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter14_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter13_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter15_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter14_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter16_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter15_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter17_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter16_reg;
                p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter18_reg <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter17_reg;
                tmp_10_reg_10573 <= tmp_10_fu_6931_p131;
                tmp_11_reg_10675 <= bitcast_ln726_2_fu_7577_p1(63 downto 63);
                tmp_14_reg_10578 <= tmp_14_fu_7194_p131;
                tmp_15_reg_10711 <= bitcast_ln726_3_fu_7637_p1(63 downto 63);
                tmp_2_reg_10563 <= tmp_2_fu_6405_p131;
                tmp_5_reg_10603 <= bitcast_ln726_fu_7457_p1(63 downto 63);
                tmp_7_reg_10639 <= bitcast_ln726_1_fu_7517_p1(63 downto 63);
                tmp_s_reg_10568 <= tmp_s_fu_6668_p131;
                trunc_ln203_reg_9087 <= trunc_ln203_fu_6329_p1;
                trunc_ln203_reg_9087_pp0_iter11_reg <= trunc_ln203_reg_9087;
                trunc_ln203_reg_9087_pp0_iter12_reg <= trunc_ln203_reg_9087_pp0_iter11_reg;
                trunc_ln203_reg_9087_pp0_iter13_reg <= trunc_ln203_reg_9087_pp0_iter12_reg;
                trunc_ln203_reg_9087_pp0_iter14_reg <= trunc_ln203_reg_9087_pp0_iter13_reg;
                trunc_ln203_reg_9087_pp0_iter15_reg <= trunc_ln203_reg_9087_pp0_iter14_reg;
                trunc_ln203_reg_9087_pp0_iter16_reg <= trunc_ln203_reg_9087_pp0_iter15_reg;
                trunc_ln203_reg_9087_pp0_iter17_reg <= trunc_ln203_reg_9087_pp0_iter16_reg;
                trunc_ln204_1_reg_9271 <= trunc_ln204_1_fu_6373_p1;
                trunc_ln204_1_reg_9271_pp0_iter11_reg <= trunc_ln204_1_reg_9271;
                trunc_ln204_1_reg_9271_pp0_iter12_reg <= trunc_ln204_1_reg_9271_pp0_iter11_reg;
                trunc_ln204_1_reg_9271_pp0_iter13_reg <= trunc_ln204_1_reg_9271_pp0_iter12_reg;
                trunc_ln204_1_reg_9271_pp0_iter14_reg <= trunc_ln204_1_reg_9271_pp0_iter13_reg;
                trunc_ln204_1_reg_9271_pp0_iter15_reg <= trunc_ln204_1_reg_9271_pp0_iter14_reg;
                trunc_ln204_1_reg_9271_pp0_iter16_reg <= trunc_ln204_1_reg_9271_pp0_iter15_reg;
                trunc_ln204_1_reg_9271_pp0_iter17_reg <= trunc_ln204_1_reg_9271_pp0_iter16_reg;
                trunc_ln204_reg_9049_pp0_iter10_reg <= trunc_ln204_reg_9049_pp0_iter9_reg;
                trunc_ln204_reg_9049_pp0_iter11_reg <= trunc_ln204_reg_9049_pp0_iter10_reg;
                trunc_ln204_reg_9049_pp0_iter12_reg <= trunc_ln204_reg_9049_pp0_iter11_reg;
                trunc_ln204_reg_9049_pp0_iter2_reg <= trunc_ln204_reg_9049_pp0_iter1_reg;
                trunc_ln204_reg_9049_pp0_iter3_reg <= trunc_ln204_reg_9049_pp0_iter2_reg;
                trunc_ln204_reg_9049_pp0_iter4_reg <= trunc_ln204_reg_9049_pp0_iter3_reg;
                trunc_ln204_reg_9049_pp0_iter5_reg <= trunc_ln204_reg_9049_pp0_iter4_reg;
                trunc_ln204_reg_9049_pp0_iter6_reg <= trunc_ln204_reg_9049_pp0_iter5_reg;
                trunc_ln204_reg_9049_pp0_iter7_reg <= trunc_ln204_reg_9049_pp0_iter6_reg;
                trunc_ln204_reg_9049_pp0_iter8_reg <= trunc_ln204_reg_9049_pp0_iter7_reg;
                trunc_ln204_reg_9049_pp0_iter9_reg <= trunc_ln204_reg_9049_pp0_iter8_reg;
                trunc_ln208_1_reg_10609 <= trunc_ln208_1_fu_7485_p1;
                trunc_ln208_2_reg_10621 <= trunc_ln208_2_fu_7501_p1;
                trunc_ln209_1_reg_10645 <= trunc_ln209_1_fu_7545_p1;
                trunc_ln209_2_reg_10657 <= trunc_ln209_2_fu_7561_p1;
                trunc_ln210_1_reg_10681 <= trunc_ln210_1_fu_7605_p1;
                trunc_ln210_2_reg_10693 <= trunc_ln210_2_fu_7621_p1;
                trunc_ln211_1_reg_10717 <= trunc_ln211_1_fu_7665_p1;
                trunc_ln211_2_reg_10729 <= trunc_ln211_2_fu_7681_p1;
                    zext_ln203_reg_8464_pp0_iter10_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter9_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter11_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter10_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter2_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter1_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter3_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter2_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter4_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter3_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter5_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter4_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter6_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter5_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter7_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter6_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter8_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter7_reg(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter9_reg(6 downto 0) <= zext_ln203_reg_8464_pp0_iter8_reg(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln206_reg_9063 <= icmp_ln206_fu_6315_p2;
                tmp_3_reg_9058 <= mul_ln204_fu_6009_p2(14 downto 9);
                tmp_3_reg_9058_pp0_iter1_reg <= tmp_3_reg_9058;
                trunc_ln204_reg_9049 <= trunc_ln204_fu_6001_p1;
                trunc_ln204_reg_9049_pp0_iter1_reg <= trunc_ln204_reg_9049;
                    zext_ln203_reg_8464(6 downto 0) <= zext_ln203_fu_5903_p1(6 downto 0);
                    zext_ln203_reg_8464_pp0_iter1_reg(6 downto 0) <= zext_ln203_reg_8464(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln203_reg_8464(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter1_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter2_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter3_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter4_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter5_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter6_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter7_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter8_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter9_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter10_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln203_reg_8464_pp0_iter11_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln203_1_fu_5863_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten77_load) + unsigned(ap_const_lv13_1));
    add_ln203_fu_5875_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_load) + unsigned(ap_const_lv7_1));
    add_ln204_fu_6031_p2 <= std_logic_vector(unsigned(select_ln203_fu_5887_p3) + unsigned(ap_const_lv7_1));
    add_ln208_fu_7721_p2 <= std_logic_vector(unsigned(trunc_ln208_2_reg_10621) + unsigned(ap_const_lv11_7F8));
    add_ln209_fu_7902_p2 <= std_logic_vector(unsigned(trunc_ln209_2_reg_10657) + unsigned(ap_const_lv11_7F8));
    add_ln210_fu_8083_p2 <= std_logic_vector(unsigned(trunc_ln210_2_reg_10693) + unsigned(ap_const_lv11_7F8));
    add_ln211_fu_8264_p2 <= std_logic_vector(unsigned(trunc_ln211_2_reg_10729) + unsigned(ap_const_lv11_7F8));
    and_ln208_1_fu_7831_p2 <= (xor_ln208_1_fu_7825_p2 and icmp_ln208_1_reg_10627);
    and_ln208_fu_7816_p2 <= (xor_ln208_fu_7811_p2 and icmp_ln208_2_reg_10633);
    and_ln209_1_fu_8012_p2 <= (xor_ln209_1_fu_8006_p2 and icmp_ln209_1_reg_10663);
    and_ln209_fu_7997_p2 <= (xor_ln209_fu_7992_p2 and icmp_ln209_2_reg_10669);
    and_ln210_1_fu_8193_p2 <= (xor_ln210_1_fu_8187_p2 and icmp_ln210_1_reg_10699);
    and_ln210_fu_8178_p2 <= (xor_ln210_fu_8173_p2 and icmp_ln210_2_reg_10705);
    and_ln211_1_fu_8374_p2 <= (xor_ln211_1_fu_8368_p2 and icmp_ln211_1_reg_10735);
    and_ln211_fu_8359_p2 <= (xor_ln211_fu_8354_p2 and icmp_ln211_2_reg_10741);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln203_fu_5857_p2)
    begin
        if (((icmp_ln203_fu_5857_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten77_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten77_fu_956)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten77_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten77_load <= indvar_flatten77_fu_956;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_952)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_952;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, y_fu_948, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_948;
        end if; 
    end process;

    ashr_ln208_fu_7759_p2 <= std_logic_vector(shift_right(signed(select_ln208_fu_7714_p3),to_integer(unsigned('0' & zext_ln208_2_fu_7755_p1(31-1 downto 0)))));
    ashr_ln209_fu_7940_p2 <= std_logic_vector(shift_right(signed(select_ln209_fu_7895_p3),to_integer(unsigned('0' & zext_ln209_2_fu_7936_p1(31-1 downto 0)))));
    ashr_ln210_fu_8121_p2 <= std_logic_vector(shift_right(signed(select_ln210_fu_8076_p3),to_integer(unsigned('0' & zext_ln210_2_fu_8117_p1(31-1 downto 0)))));
    ashr_ln211_fu_8302_p2 <= std_logic_vector(shift_right(signed(select_ln211_fu_8257_p3),to_integer(unsigned('0' & zext_ln211_2_fu_8298_p1(31-1 downto 0)))));
    bitcast_ln726_1_fu_7517_p1 <= grp_fu_5795_p1;
    bitcast_ln726_2_fu_7577_p1 <= grp_fu_5798_p1;
    bitcast_ln726_3_fu_7637_p1 <= grp_fu_5801_p1;
    bitcast_ln726_fu_7457_p1 <= grp_fu_5792_p1;
    grp_fu_5789_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_6052_p131),32));
    grp_fu_5995_p1 <= ap_const_lv7_3(3 - 1 downto 0);
    grp_fu_6025_p1 <= ap_const_lv7_3(3 - 1 downto 0);
    grp_fu_6857_p_ce <= ap_const_logic_1;
    grp_fu_6857_p_din0 <= tmp_2_reg_10563;
    grp_fu_6857_p_din1 <= inv_reg_10555;
    grp_fu_8421_p0 <= grp_fu_8421_p00(6 - 1 downto 0);
    grp_fu_8421_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_5981_p4),9));
    grp_fu_8421_p1 <= ap_const_lv9_16(5 - 1 downto 0);
    grp_fu_8421_p2 <= grp_fu_8421_p20(6 - 1 downto 0);
    grp_fu_8421_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_9058_pp0_iter1_reg),9));
    icmp_ln203_fu_5857_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten77_load = ap_const_lv13_1000) else "0";
    icmp_ln204_fu_5881_p2 <= "1" when (ap_sig_allocacmp_y_load = ap_const_lv7_40) else "0";
    icmp_ln206_fu_6315_p2 <= "1" when (tmp_1_fu_6052_p131 = ap_const_lv6_0) else "0";
    icmp_ln208_1_fu_7505_p2 <= "1" when (signed(sub_ln208_1_fu_7495_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln208_2_fu_7511_p2 <= "1" when (sub_ln208_1_fu_7495_p2 = ap_const_lv12_8) else "0";
    icmp_ln208_3_fu_7742_p2 <= "1" when (unsigned(select_ln208_1_fu_7731_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln208_5_fu_7787_p2 <= "1" when (tmp_6_fu_7777_p4 = ap_const_lv7_0) else "0";
    icmp_ln208_fu_7489_p2 <= "1" when (trunc_ln208_fu_7461_p1 = ap_const_lv63_0) else "0";
    icmp_ln209_1_fu_7565_p2 <= "1" when (signed(sub_ln209_1_fu_7555_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln209_2_fu_7571_p2 <= "1" when (sub_ln209_1_fu_7555_p2 = ap_const_lv12_8) else "0";
    icmp_ln209_3_fu_7923_p2 <= "1" when (unsigned(select_ln209_1_fu_7912_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln209_4_fu_7968_p2 <= "1" when (tmp_9_fu_7958_p4 = ap_const_lv7_0) else "0";
    icmp_ln209_fu_7549_p2 <= "1" when (trunc_ln209_fu_7521_p1 = ap_const_lv63_0) else "0";
    icmp_ln210_1_fu_7625_p2 <= "1" when (signed(sub_ln210_1_fu_7615_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln210_2_fu_7631_p2 <= "1" when (sub_ln210_1_fu_7615_p2 = ap_const_lv12_8) else "0";
    icmp_ln210_3_fu_8104_p2 <= "1" when (unsigned(select_ln210_1_fu_8093_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln210_4_fu_8149_p2 <= "1" when (tmp_13_fu_8139_p4 = ap_const_lv7_0) else "0";
    icmp_ln210_fu_7609_p2 <= "1" when (trunc_ln210_fu_7581_p1 = ap_const_lv63_0) else "0";
    icmp_ln211_1_fu_7685_p2 <= "1" when (signed(sub_ln211_1_fu_7675_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln211_2_fu_7691_p2 <= "1" when (sub_ln211_1_fu_7675_p2 = ap_const_lv12_8) else "0";
    icmp_ln211_3_fu_8285_p2 <= "1" when (unsigned(select_ln211_1_fu_8274_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln211_4_fu_8330_p2 <= "1" when (tmp_17_fu_8320_p4 = ap_const_lv7_0) else "0";
    icmp_ln211_fu_7669_p2 <= "1" when (trunc_ln211_fu_7641_p1 = ap_const_lv63_0) else "0";
    mul_ln203_fu_5975_p0 <= mul_ln203_fu_5975_p00(7 - 1 downto 0);
    mul_ln203_fu_5975_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_1_fu_5895_p3),15));
    mul_ln203_fu_5975_p1 <= ap_const_lv15_AB(9 - 1 downto 0);
    mul_ln204_fu_6009_p0 <= mul_ln204_fu_6009_p00(7 - 1 downto 0);
    mul_ln204_fu_6009_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_fu_5887_p3),15));
    mul_ln204_fu_6009_p1 <= ap_const_lv15_AB(9 - 1 downto 0);
    or_ln208_fu_7821_p2 <= (icmp_ln208_reg_10614 or icmp_ln208_2_reg_10633);
    or_ln209_fu_8002_p2 <= (icmp_ln209_reg_10650 or icmp_ln209_2_reg_10669);
    or_ln210_fu_8183_p2 <= (icmp_ln210_reg_10686 or icmp_ln210_2_reg_10705);
    or_ln211_fu_8364_p2 <= (icmp_ln211_reg_10722 or icmp_ln211_2_reg_10741);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_85_reg_9246_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4455_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4455_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_84_reg_9241_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4533_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4533_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_83_reg_9236_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4825_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4825_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_82_reg_9231_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4683_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4683_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_81_reg_9226_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4753_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4753_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_80_reg_9221_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred5045_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred5045_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_79_reg_9216_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4903_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4903_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_78_reg_9211_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4973_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4973_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_77_reg_9206_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4609_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4609_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_76_reg_9201_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4455_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4455_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_75_reg_9196_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4533_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4533_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_74_reg_9191_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4825_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4825_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_73_reg_9186_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4683_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4683_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_72_reg_9181_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_d0 <= storemerge4_i4_fu_8207_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4753_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4753_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_71_reg_9176_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred5045_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred5045_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_70_reg_9171_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4903_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4903_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_69_reg_9166_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4973_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4973_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_68_reg_9161_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4609_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4609_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_67_reg_9156_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4455_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4455_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_66_reg_9151_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4533_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4533_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_65_reg_9146_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4825_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4825_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_64_reg_9141_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4683_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4683_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_63_reg_9136_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_d0 <= storemerge4_i3_fu_8026_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4753_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4753_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_62_reg_9131_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred5045_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred5045_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_61_reg_9126_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4903_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4903_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_60_reg_9121_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4973_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4973_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_59_reg_9116_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4609_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4609_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_58_reg_9111_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4455_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4455_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_57_reg_9106_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4533_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4533_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_56_reg_9101_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4825_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4825_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_55_reg_9096_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4683_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4683_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_54_reg_9091_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_d0 <= storemerge4_i_fu_7845_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4753_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4753_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_89_reg_9266_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred5045_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred5045_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_88_reg_9261_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4903_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4903_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_87_reg_9256_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4973_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4973_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln203_fu_6329_p1 = ap_const_lv2_0)) and not((trunc_ln203_fu_6329_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_address0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_86_reg_9251_pp0_iter18_reg;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_address1 <= zext_ln208_4_fu_6334_p1(9 - 1 downto 0);
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_d0 <= storemerge4_i5_fu_8388_p11;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_d1 <= ap_const_lv16_0;
    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred4609_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred4609_state20 = ap_const_boolean_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1 <= p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1_local;

    p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln206_reg_9063_pp0_iter9_reg, trunc_ln203_fu_6329_p1, trunc_ln204_1_fu_6373_p1)
    begin
        if ((not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_0)) and not((trunc_ln204_1_fu_6373_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln203_fu_6329_p1 = ap_const_lv2_1) and (icmp_ln206_reg_9063_pp0_iter9_reg = ap_const_lv1_1))) then 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1_local <= ap_const_logic_1;
        else 
            p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_address0 <= zext_ln203_fu_5903_p1(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0_local;

    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_address0 <= zext_ln203_reg_8464_pp0_iter11_reg(6 - 1 downto 0);
    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0 <= pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0_local;

    pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0_local <= ap_const_logic_1;
        else 
            pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln203_1_fu_5895_p3 <= 
        add_ln203_fu_5875_p2 when (icmp_ln204_fu_5881_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln203_fu_5887_p3 <= 
        ap_const_lv7_0 when (icmp_ln204_fu_5881_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln208_1_fu_7731_p3 <= 
        add_ln208_fu_7721_p2 when (icmp_ln208_1_reg_10627(0) = '1') else 
        sub_ln208_2_fu_7726_p2;
    select_ln208_1cast_fu_7793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_1_fu_7731_p3),16));
    select_ln208_4_fu_7748_p3 <= 
        ap_const_lv16_FFFF when (tmp_5_reg_10603(0) = '1') else 
        ap_const_lv16_0;
    select_ln208_fu_7714_p3 <= 
        sub_ln208_fu_7708_p2 when (tmp_5_reg_10603(0) = '1') else 
        zext_ln208_5_fu_7704_p1;
    select_ln209_1_fu_7912_p3 <= 
        add_ln209_fu_7902_p2 when (icmp_ln209_1_reg_10663(0) = '1') else 
        sub_ln209_2_fu_7907_p2;
    select_ln209_1cast_fu_7974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_7912_p3),16));
    select_ln209_4_fu_7929_p3 <= 
        ap_const_lv16_FFFF when (tmp_7_reg_10639(0) = '1') else 
        ap_const_lv16_0;
    select_ln209_fu_7895_p3 <= 
        sub_ln209_fu_7889_p2 when (tmp_7_reg_10639(0) = '1') else 
        zext_ln209_1_fu_7885_p1;
    select_ln210_1_fu_8093_p3 <= 
        add_ln210_fu_8083_p2 when (icmp_ln210_1_reg_10699(0) = '1') else 
        sub_ln210_2_fu_8088_p2;
    select_ln210_1cast_fu_8155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_1_fu_8093_p3),16));
    select_ln210_4_fu_8110_p3 <= 
        ap_const_lv16_FFFF when (tmp_11_reg_10675(0) = '1') else 
        ap_const_lv16_0;
    select_ln210_fu_8076_p3 <= 
        sub_ln210_fu_8070_p2 when (tmp_11_reg_10675(0) = '1') else 
        zext_ln210_1_fu_8066_p1;
    select_ln211_1_fu_8274_p3 <= 
        add_ln211_fu_8264_p2 when (icmp_ln211_1_reg_10735(0) = '1') else 
        sub_ln211_2_fu_8269_p2;
    select_ln211_1cast_fu_8336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln211_1_fu_8274_p3),16));
    select_ln211_4_fu_8291_p3 <= 
        ap_const_lv16_FFFF when (tmp_15_reg_10711(0) = '1') else 
        ap_const_lv16_0;
    select_ln211_fu_8257_p3 <= 
        sub_ln211_fu_8251_p2 when (tmp_15_reg_10711(0) = '1') else 
        zext_ln211_1_fu_8247_p1;
    shl_ln208_fu_7797_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln208_3_fu_7738_p1),to_integer(unsigned('0' & select_ln208_1cast_fu_7793_p1(16-1 downto 0)))));
    shl_ln209_fu_7978_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln209_3_fu_7919_p1),to_integer(unsigned('0' & select_ln209_1cast_fu_7974_p1(16-1 downto 0)))));
    shl_ln210_fu_8159_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln210_3_fu_8100_p1),to_integer(unsigned('0' & select_ln210_1cast_fu_8155_p1(16-1 downto 0)))));
    shl_ln211_fu_8340_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln211_3_fu_8281_p1),to_integer(unsigned('0' & select_ln211_1cast_fu_8336_p1(16-1 downto 0)))));
    storemerge4_i3_fu_8026_p10 <= ((icmp_ln209_reg_10650 & and_ln209_fu_7997_p2) & and_ln209_1_fu_8012_p2);
    storemerge4_i3_fu_8026_p6 <= 
        trunc_ln209_4_fu_7946_p1 when (icmp_ln209_3_fu_7923_p2(0) = '1') else 
        select_ln209_4_fu_7929_p3;
    storemerge4_i3_fu_8026_p8 <= 
        shl_ln209_fu_7978_p2 when (icmp_ln209_4_fu_7968_p2(0) = '1') else 
        ap_const_lv16_0;
    storemerge4_i3_fu_8026_p9 <= "XXXXXXXXXXXXXXXX";
    storemerge4_i4_fu_8207_p10 <= ((icmp_ln210_reg_10686 & and_ln210_fu_8178_p2) & and_ln210_1_fu_8193_p2);
    storemerge4_i4_fu_8207_p6 <= 
        trunc_ln210_4_fu_8127_p1 when (icmp_ln210_3_fu_8104_p2(0) = '1') else 
        select_ln210_4_fu_8110_p3;
    storemerge4_i4_fu_8207_p8 <= 
        shl_ln210_fu_8159_p2 when (icmp_ln210_4_fu_8149_p2(0) = '1') else 
        ap_const_lv16_0;
    storemerge4_i4_fu_8207_p9 <= "XXXXXXXXXXXXXXXX";
    storemerge4_i5_fu_8388_p10 <= ((icmp_ln211_reg_10722 & and_ln211_fu_8359_p2) & and_ln211_1_fu_8374_p2);
    storemerge4_i5_fu_8388_p6 <= 
        trunc_ln211_4_fu_8308_p1 when (icmp_ln211_3_fu_8285_p2(0) = '1') else 
        select_ln211_4_fu_8291_p3;
    storemerge4_i5_fu_8388_p8 <= 
        shl_ln211_fu_8340_p2 when (icmp_ln211_4_fu_8330_p2(0) = '1') else 
        ap_const_lv16_0;
    storemerge4_i5_fu_8388_p9 <= "XXXXXXXXXXXXXXXX";
    storemerge4_i_fu_7845_p10 <= ((icmp_ln208_reg_10614 & and_ln208_fu_7816_p2) & and_ln208_1_fu_7831_p2);
    storemerge4_i_fu_7845_p6 <= 
        trunc_ln208_4_fu_7765_p1 when (icmp_ln208_3_fu_7742_p2(0) = '1') else 
        select_ln208_4_fu_7748_p3;
    storemerge4_i_fu_7845_p8 <= 
        shl_ln208_fu_7797_p2 when (icmp_ln208_5_fu_7787_p2(0) = '1') else 
        ap_const_lv16_0;
    storemerge4_i_fu_7845_p9 <= "XXXXXXXXXXXXXXXX";
    sub_ln208_1_fu_7495_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln208_fu_7481_p1));
    sub_ln208_2_fu_7726_p2 <= std_logic_vector(unsigned(ap_const_lv11_8) - unsigned(trunc_ln208_2_reg_10621));
    sub_ln208_fu_7708_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln208_5_fu_7704_p1));
    sub_ln209_1_fu_7555_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln209_fu_7541_p1));
    sub_ln209_2_fu_7907_p2 <= std_logic_vector(unsigned(ap_const_lv11_8) - unsigned(trunc_ln209_2_reg_10657));
    sub_ln209_fu_7889_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln209_1_fu_7885_p1));
    sub_ln210_1_fu_7615_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln210_fu_7601_p1));
    sub_ln210_2_fu_8088_p2 <= std_logic_vector(unsigned(ap_const_lv11_8) - unsigned(trunc_ln210_2_reg_10693));
    sub_ln210_fu_8070_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln210_1_fu_8066_p1));
    sub_ln211_1_fu_7675_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln211_fu_7661_p1));
    sub_ln211_2_fu_8269_p2 <= std_logic_vector(unsigned(ap_const_lv11_8) - unsigned(trunc_ln211_2_reg_10729));
    sub_ln211_fu_8251_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln211_1_fu_8247_p1));
    tmp_10_fu_6931_p129 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_12_fu_7593_p3 <= bitcast_ln726_2_fu_7577_p1(62 downto 52);
    tmp_13_fu_8139_p4 <= select_ln210_1_fu_8093_p3(10 downto 4);
    tmp_14_fu_7194_p129 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_16_fu_7653_p3 <= bitcast_ln726_3_fu_7637_p1(62 downto 52);
    tmp_17_fu_8320_p4 <= select_ln211_1_fu_8274_p3(10 downto 4);
    tmp_1_fu_6052_p129 <= "XXXXXX";
    tmp_2_fu_6405_p129 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_4_fu_7473_p3 <= bitcast_ln726_fu_7457_p1(62 downto 52);
    tmp_6_fu_7777_p4 <= select_ln208_1_fu_7731_p3(10 downto 4);
    tmp_8_fu_7533_p3 <= bitcast_ln726_1_fu_7517_p1(62 downto 52);
    tmp_9_fu_7958_p4 <= select_ln209_1_fu_7912_p3(10 downto 4);
    tmp_fu_5981_p4 <= mul_ln203_fu_5975_p2(14 downto 9);
    tmp_s_fu_6668_p129 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln203_fu_6329_p1 <= grp_fu_5995_p2(2 - 1 downto 0);
    trunc_ln204_1_fu_6373_p1 <= grp_fu_6025_p2(2 - 1 downto 0);
    trunc_ln204_fu_6001_p1 <= select_ln203_fu_5887_p3(6 - 1 downto 0);
    trunc_ln208_1_fu_7485_p1 <= bitcast_ln726_fu_7457_p1(52 - 1 downto 0);
    trunc_ln208_2_fu_7501_p1 <= sub_ln208_1_fu_7495_p2(11 - 1 downto 0);
    trunc_ln208_3_fu_7738_p1 <= select_ln208_fu_7714_p3(16 - 1 downto 0);
    trunc_ln208_4_fu_7765_p1 <= ashr_ln208_fu_7759_p2(16 - 1 downto 0);
    trunc_ln208_fu_7461_p1 <= bitcast_ln726_fu_7457_p1(63 - 1 downto 0);
    trunc_ln209_1_fu_7545_p1 <= bitcast_ln726_1_fu_7517_p1(52 - 1 downto 0);
    trunc_ln209_2_fu_7561_p1 <= sub_ln209_1_fu_7555_p2(11 - 1 downto 0);
    trunc_ln209_3_fu_7919_p1 <= select_ln209_fu_7895_p3(16 - 1 downto 0);
    trunc_ln209_4_fu_7946_p1 <= ashr_ln209_fu_7940_p2(16 - 1 downto 0);
    trunc_ln209_fu_7521_p1 <= bitcast_ln726_1_fu_7517_p1(63 - 1 downto 0);
    trunc_ln210_1_fu_7605_p1 <= bitcast_ln726_2_fu_7577_p1(52 - 1 downto 0);
    trunc_ln210_2_fu_7621_p1 <= sub_ln210_1_fu_7615_p2(11 - 1 downto 0);
    trunc_ln210_3_fu_8100_p1 <= select_ln210_fu_8076_p3(16 - 1 downto 0);
    trunc_ln210_4_fu_8127_p1 <= ashr_ln210_fu_8121_p2(16 - 1 downto 0);
    trunc_ln210_fu_7581_p1 <= bitcast_ln726_2_fu_7577_p1(63 - 1 downto 0);
    trunc_ln211_1_fu_7665_p1 <= bitcast_ln726_3_fu_7637_p1(52 - 1 downto 0);
    trunc_ln211_2_fu_7681_p1 <= sub_ln211_1_fu_7675_p2(11 - 1 downto 0);
    trunc_ln211_3_fu_8281_p1 <= select_ln211_fu_8257_p3(16 - 1 downto 0);
    trunc_ln211_4_fu_8308_p1 <= ashr_ln211_fu_8302_p2(16 - 1 downto 0);
    trunc_ln211_fu_7641_p1 <= bitcast_ln726_3_fu_7637_p1(63 - 1 downto 0);
    xor_ln208_1_fu_7825_p2 <= (or_ln208_fu_7821_p2 xor ap_const_lv1_1);
    xor_ln208_fu_7811_p2 <= (icmp_ln208_reg_10614 xor ap_const_lv1_1);
    xor_ln209_1_fu_8006_p2 <= (or_ln209_fu_8002_p2 xor ap_const_lv1_1);
    xor_ln209_fu_7992_p2 <= (icmp_ln209_reg_10650 xor ap_const_lv1_1);
    xor_ln210_1_fu_8187_p2 <= (or_ln210_fu_8183_p2 xor ap_const_lv1_1);
    xor_ln210_fu_8173_p2 <= (icmp_ln210_reg_10686 xor ap_const_lv1_1);
    xor_ln211_1_fu_8368_p2 <= (or_ln211_fu_8364_p2 xor ap_const_lv1_1);
    xor_ln211_fu_8354_p2 <= (icmp_ln211_reg_10722 xor ap_const_lv1_1);
    zext_ln203_fu_5903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_1_fu_5895_p3),64));
    zext_ln208_1_cast_fu_7697_p3 <= (ap_const_lv1_1 & trunc_ln208_1_reg_10609);
    zext_ln208_2_fu_7755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_1_fu_7731_p3),54));
    zext_ln208_4_fu_6334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln208_1_reg_9077_pp0_iter9_reg),64));
    zext_ln208_5_fu_7704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln208_1_cast_fu_7697_p3),54));
    zext_ln208_fu_7481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_7473_p3),12));
    zext_ln209_1_cast_fu_7878_p3 <= (ap_const_lv1_1 & trunc_ln209_1_reg_10645);
    zext_ln209_1_fu_7885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln209_1_cast_fu_7878_p3),54));
    zext_ln209_2_fu_7936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_7912_p3),54));
    zext_ln209_fu_7541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_7533_p3),12));
    zext_ln210_1_cast_fu_8059_p3 <= (ap_const_lv1_1 & trunc_ln210_1_reg_10681);
    zext_ln210_1_fu_8066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln210_1_cast_fu_8059_p3),54));
    zext_ln210_2_fu_8117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_1_fu_8093_p3),54));
    zext_ln210_fu_7601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_7593_p3),12));
    zext_ln211_1_cast_fu_8240_p3 <= (ap_const_lv1_1 & trunc_ln211_1_reg_10717);
    zext_ln211_1_fu_8247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln211_1_cast_fu_8240_p3),54));
    zext_ln211_2_fu_8298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln211_1_fu_8274_p3),54));
    zext_ln211_fu_7661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_7653_p3),12));
end behav;
