###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID ieng6-ece-08.ucsd.edu)
#  Generated on:      Mon Apr 28 18:36:03 2025
#  Design:            jpeg_encoder
#  Command:           report_ccopt_clock_trees -file ./invs_report/CT.rpt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                        64      627.480       0.342
Inverters                       4       31.680       0.064
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            68      659.160       0.406
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      2111.381
Leaf      21089.400
Total     23200.781
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1356.400
Leaf        6410.100
Total       7766.500
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.406    0.316    0.723
Leaf     4.558    3.455    8.013
Total    4.964    3.771    8.735
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
5067     4.558     0.001       0.000      0.001    0.001
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.105      17       0.041       0.035      0.011    0.103    {12 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}          -
Leaf        0.105      52       0.095       0.002      0.089    0.100    {0 <= 0.063ns, 0 <= 0.084ns, 27 <= 0.094ns, 23 <= 0.100ns, 2 <= 0.105ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name       Type        Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
BUFFD16    buffer        1        10.440
CKBD16     buffer       59       594.720
CKBD12     buffer        1         7.920
CKBD8      buffer        1         5.760
BUFFD6     buffer        1         4.320
CKBD6      buffer        1         4.320
CKND16     inverter      4        31.680
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     64    4      0       13      100    261.88    2958.05     659.160   3.771  4.964  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       5067       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     64    4      0       13        4       100    97.4423  261.880    295.805     659.160   3.771  4.964
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       5067       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    4.200    94.365  261.880  50.913
Source-sink manhattan distance (um)   4.200    91.526  512.100  67.641
Source-sink resistance (Ohm)         10.572   119.104  295.805  58.476
-----------------------------------------------------------------------

Transition distribution for half-corner WC:setup.late:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.105      17       0.041       0.035      0.011    0.103    {12 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}          -
Leaf        0.105      52       0.095       0.002      0.089    0.100    {0 <= 0.063ns, 0 <= 0.084ns, 27 <= 0.094ns, 23 <= 0.100ns, 2 <= 0.105ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  64
# Inverters           :   4
  Total               :  68
Minimum depth         :   2
Maximum depth         :   4
Buffering area (um^2) : 659.160

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     5067       0       0       0         0         0
-----------------------------------------------------------------
Total    0     5067       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
-----------------------------------------------------------------------------------------------------------------------------
BC:hold.early      0.099          0.082         0.102          0.084      ignored            -      ignored            -
BC:hold.late       0.099          0.082         0.102          0.084      ignored            -      ignored            -
WC:setup.early     0.100          0.082         0.103          0.085      ignored            -      ignored            -
WC:setup.late      0.100          0.082         0.103          0.085      auto computed   0.105     auto computed   0.105
-----------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

