
MQ135.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cbc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08004e4c  08004e4c  00014e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004f2c  08004f2c  00014f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004f34  08004f34  00014f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004f38  08004f38  00014f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000014c  20000000  08004f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008e8  2000014c  08005088  0002014c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000a34  08005088  00020a34  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000258fe  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004625  00000000  00000000  00045a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00012b24  00000000  00000000  0004a09f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001688  00000000  00000000  0005cbc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001e18  00000000  00000000  0005e250  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c429  00000000  00000000  00060068  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000088e9  00000000  00000000  0006c491  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00074d7a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000045b8  00000000  00000000  00074df8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e34 	.word	0x08004e34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	08004e34 	.word	0x08004e34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <I2Cx_Init.constprop.8>:
/**
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000580:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
  i2c_handler->Init.OwnAddress1      = 0;
 8000582:	482a      	ldr	r0, [pc, #168]	; (800062c <I2Cx_Init.constprop.8+0xac>)
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000584:	4c2a      	ldr	r4, [pc, #168]	; (8000630 <I2Cx_Init.constprop.8+0xb0>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000586:	4b2b      	ldr	r3, [pc, #172]	; (8000634 <I2Cx_Init.constprop.8+0xb4>)
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000588:	4d2b      	ldr	r5, [pc, #172]	; (8000638 <I2Cx_Init.constprop.8+0xb8>)
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800058a:	4f2c      	ldr	r7, [pc, #176]	; (800063c <I2Cx_Init.constprop.8+0xbc>)
  i2c_handler->Init.OwnAddress1      = 0;
 800058c:	2600      	movs	r6, #0
 800058e:	e884 0049 	stmia.w	r4, {r0, r3, r6}
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000592:	2201      	movs	r2, #1
 8000594:	60e2      	str	r2, [r4, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000596:	6126      	str	r6, [r4, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000598:	6166      	str	r6, [r4, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800059a:	61e6      	str	r6, [r4, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800059c:	6226      	str	r6, [r4, #32]
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800059e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80005a0:	f043 0302 	orr.w	r3, r3, #2
 80005a4:	64eb      	str	r3, [r5, #76]	; 0x4c
 80005a6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 80005a8:	b089      	sub	sp, #36	; 0x24
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80005aa:	f003 0302 	and.w	r3, r3, #2
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80005b2:	9205      	str	r2, [sp, #20]
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80005b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80005b8:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80005ba:	2312      	movs	r3, #18
 80005bc:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005be:	2303      	movs	r3, #3
 80005c0:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80005c2:	a903      	add	r1, sp, #12
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80005c4:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80005c6:	4638      	mov	r0, r7
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80005c8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80005ca:	f001 f8bb 	bl	8001744 <HAL_GPIO_Init>
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80005ce:	a903      	add	r1, sp, #12
 80005d0:	4638      	mov	r0, r7
 80005d2:	f001 f8b7 	bl	8001744 <HAL_GPIO_Init>
  DISCOVERY_I2Cx_CLK_ENABLE();
 80005d6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80005d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005dc:	65ab      	str	r3, [r5, #88]	; 0x58
 80005de:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80005e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005e4:	9302      	str	r3, [sp, #8]
 80005e6:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_I2Cx_FORCE_RESET();
 80005e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80005ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005ee:	63ab      	str	r3, [r5, #56]	; 0x38
  DISCOVERY_I2Cx_RELEASE_RESET();
 80005f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80005f2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80005f6:	63ab      	str	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80005f8:	4632      	mov	r2, r6
 80005fa:	210f      	movs	r1, #15
 80005fc:	2021      	movs	r0, #33	; 0x21
 80005fe:	f000 ffa9 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000602:	2021      	movs	r0, #33	; 0x21
 8000604:	f000 ffda 	bl	80015bc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000608:	4632      	mov	r2, r6
 800060a:	210f      	movs	r1, #15
 800060c:	2022      	movs	r0, #34	; 0x22
 800060e:	f000 ffa1 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000612:	2022      	movs	r0, #34	; 0x22
 8000614:	f000 ffd2 	bl	80015bc <HAL_NVIC_EnableIRQ>

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
  HAL_I2C_Init(i2c_handler);
 8000618:	4620      	mov	r0, r4
 800061a:	f001 fb4c 	bl	8001cb6 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800061e:	4631      	mov	r1, r6
 8000620:	4620      	mov	r0, r4
 8000622:	f001 fd27 	bl	8002074 <HAL_I2CEx_ConfigAnalogFilter>
}
 8000626:	b009      	add	sp, #36	; 0x24
 8000628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062a:	bf00      	nop
 800062c:	40005800 	.word	0x40005800
 8000630:	200003c8 	.word	0x200003c8
 8000634:	00702681 	.word	0x00702681
 8000638:	40021000 	.word	0x40021000
 800063c:	48000400 	.word	0x48000400

08000640 <SENSOR_IO_Init>:
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
  I2Cx_Init(&hI2cHandler);
 8000640:	f7ff bf9e 	b.w	8000580 <I2Cx_Init.constprop.8>

08000644 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000644:	b510      	push	{r4, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800064a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 800064e:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000652:	9302      	str	r3, [sp, #8]
 8000654:	2301      	movs	r3, #1
 8000656:	460a      	mov	r2, r1
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	4601      	mov	r1, r0
 800065c:	9400      	str	r4, [sp, #0]
 800065e:	4805      	ldr	r0, [pc, #20]	; (8000674 <SENSOR_IO_Write+0x30>)
 8000660:	f001 fb93 	bl	8001d8a <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8000664:	b120      	cbz	r0, 8000670 <SENSOR_IO_Write+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8000666:	4803      	ldr	r0, [pc, #12]	; (8000674 <SENSOR_IO_Write+0x30>)
 8000668:	f001 fb76 	bl	8001d58 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 800066c:	f7ff ff88 	bl	8000580 <I2Cx_Init.constprop.8>
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
}
 8000670:	b006      	add	sp, #24
 8000672:	bd10      	pop	{r4, pc}
 8000674:	200003c8 	.word	0x200003c8

08000678 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000678:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t read_value = 0;
 800067a:	aa06      	add	r2, sp, #24
 800067c:	2300      	movs	r3, #0
 800067e:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000682:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000686:	9302      	str	r3, [sp, #8]
 8000688:	2301      	movs	r3, #1
 800068a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800068e:	460a      	mov	r2, r1
 8000690:	4601      	mov	r1, r0
 8000692:	4807      	ldr	r0, [pc, #28]	; (80006b0 <SENSOR_IO_Read+0x38>)
 8000694:	f001 fc30 	bl	8001ef8 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000698:	b120      	cbz	r0, 80006a4 <SENSOR_IO_Read+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <SENSOR_IO_Read+0x38>)
 800069c:	f001 fb5c 	bl	8001d58 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 80006a0:	f7ff ff6e 	bl	8000580 <I2Cx_Init.constprop.8>

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);

  return read_value;
}
 80006a4:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80006a8:	b007      	add	sp, #28
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ae:	bf00      	nop
 80006b0:	200003c8 	.word	0x200003c8

080006b4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80006b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80006b6:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80006ba:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
 80006be:	460a      	mov	r2, r1
 80006c0:	2301      	movs	r3, #1
 80006c2:	4601      	mov	r1, r0
 80006c4:	4806      	ldr	r0, [pc, #24]	; (80006e0 <SENSOR_IO_ReadMultiple+0x2c>)
 80006c6:	f001 fc17 	bl	8001ef8 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 80006ca:	4604      	mov	r4, r0
 80006cc:	b120      	cbz	r0, 80006d8 <SENSOR_IO_ReadMultiple+0x24>
  HAL_I2C_DeInit(i2c_handler);
 80006ce:	4804      	ldr	r0, [pc, #16]	; (80006e0 <SENSOR_IO_ReadMultiple+0x2c>)
 80006d0:	f001 fb42 	bl	8001d58 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 80006d4:	f7ff ff54 	bl	8000580 <I2Cx_Init.constprop.8>
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
}
 80006d8:	4620      	mov	r0, r4
 80006da:	b004      	add	sp, #16
 80006dc:	bd10      	pop	{r4, pc}
 80006de:	bf00      	nop
 80006e0:	200003c8 	.word	0x200003c8

080006e4 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 80006e4:	b510      	push	{r4, lr}
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 80006e6:	4c07      	ldr	r4, [pc, #28]	; (8000704 <BSP_HSENSOR_Init+0x20>)
 80006e8:	20be      	movs	r0, #190	; 0xbe
 80006ea:	6863      	ldr	r3, [r4, #4]
 80006ec:	4798      	blx	r3
 80006ee:	28bc      	cmp	r0, #188	; 0xbc
 80006f0:	d106      	bne.n	8000700 <BSP_HSENSOR_Init+0x1c>
  {
    ret = HSENSOR_ERROR;
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 80006f2:	4b05      	ldr	r3, [pc, #20]	; (8000708 <BSP_HSENSOR_Init+0x24>)
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80006f4:	20be      	movs	r0, #190	; 0xbe
    Hsensor_drv = &HTS221_H_Drv;
 80006f6:	601c      	str	r4, [r3, #0]
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80006f8:	6823      	ldr	r3, [r4, #0]
 80006fa:	4798      	blx	r3
    ret = HSENSOR_OK;
 80006fc:	2000      	movs	r0, #0
 80006fe:	bd10      	pop	{r4, pc}
    ret = HSENSOR_ERROR;
 8000700:	2001      	movs	r0, #1
  }
  
  return ret;
}
 8000702:	bd10      	pop	{r4, pc}
 8000704:	20000000 	.word	0x20000000
 8000708:	20000168 	.word	0x20000168

0800070c <BSP_HSENSOR_ReadHumidity>:
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 800070c:	4b02      	ldr	r3, [pc, #8]	; (8000718 <BSP_HSENSOR_ReadHumidity+0xc>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	20be      	movs	r0, #190	; 0xbe
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	4718      	bx	r3
 8000716:	bf00      	nop
 8000718:	20000168 	.word	0x20000168

0800071c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 800071c:	b510      	push	{r4, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 800071e:	4c07      	ldr	r4, [pc, #28]	; (800073c <BSP_PSENSOR_Init+0x20>)
 8000720:	20ba      	movs	r0, #186	; 0xba
 8000722:	6863      	ldr	r3, [r4, #4]
 8000724:	4798      	blx	r3
 8000726:	28b1      	cmp	r0, #177	; 0xb1
 8000728:	d106      	bne.n	8000738 <BSP_PSENSOR_Init+0x1c>
  {
    ret = PSENSOR_ERROR;
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 800072a:	4b05      	ldr	r3, [pc, #20]	; (8000740 <BSP_PSENSOR_Init+0x24>)
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 800072c:	20ba      	movs	r0, #186	; 0xba
     Psensor_drv = &LPS22HB_P_Drv;
 800072e:	601c      	str	r4, [r3, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	4798      	blx	r3
    ret = PSENSOR_OK;
 8000734:	2000      	movs	r0, #0
 8000736:	bd10      	pop	{r4, pc}
    ret = PSENSOR_ERROR;
 8000738:	2001      	movs	r0, #1
  }
  
  return ret;
}
 800073a:	bd10      	pop	{r4, pc}
 800073c:	2000001c 	.word	0x2000001c
 8000740:	2000016c 	.word	0x2000016c

08000744 <BSP_PSENSOR_ReadPressure>:
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8000744:	4b02      	ldr	r3, [pc, #8]	; (8000750 <BSP_PSENSOR_ReadPressure+0xc>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	20ba      	movs	r0, #186	; 0xba
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	4718      	bx	r3
 800074e:	bf00      	nop
 8000750:	2000016c 	.word	0x2000016c

08000754 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8000754:	b510      	push	{r4, lr}
  uint8_t ret = TSENSOR_ERROR;

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8000756:	4c06      	ldr	r4, [pc, #24]	; (8000770 <BSP_TSENSOR_Init+0x1c>)
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <BSP_TSENSOR_Init+0x20>)
 800075a:	6023      	str	r3, [r4, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800075c:	f7ff ff70 	bl	8000640 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8000760:	6823      	ldr	r3, [r4, #0]
 8000762:	2100      	movs	r1, #0
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	20be      	movs	r0, #190	; 0xbe
 8000768:	4798      	blx	r3

  ret = TSENSOR_OK;
  
  return ret;
}
 800076a:	2000      	movs	r0, #0
 800076c:	bd10      	pop	{r4, pc}
 800076e:	bf00      	nop
 8000770:	20000170 	.word	0x20000170
 8000774:	2000000c 	.word	0x2000000c

08000778 <BSP_TSENSOR_ReadTemp>:
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8000778:	4b02      	ldr	r3, [pc, #8]	; (8000784 <BSP_TSENSOR_ReadTemp+0xc>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	20be      	movs	r0, #190	; 0xbe
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4718      	bx	r3
 8000782:	bf00      	nop
 8000784:	20000170 	.word	0x20000170

08000788 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8000788:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800078a:	b2c4      	uxtb	r4, r0
 800078c:	2120      	movs	r1, #32
 800078e:	4620      	mov	r0, r4
 8000790:	f7ff ff72 	bl	8000678 <SENSOR_IO_Read>
 8000794:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000798:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 800079c:	4620      	mov	r0, r4
 800079e:	2120      	movs	r1, #32
}
 80007a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007a4:	f7ff bf4e 	b.w	8000644 <SENSOR_IO_Write>

080007a8 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80007a8:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80007aa:	b2c4      	uxtb	r4, r0
 80007ac:	2120      	movs	r1, #32
 80007ae:	4620      	mov	r0, r4
 80007b0:	f7ff ff62 	bl	8000678 <SENSOR_IO_Read>
 80007b4:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007b8:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 80007bc:	4620      	mov	r0, r4
 80007be:	2120      	movs	r1, #32
}
 80007c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007c4:	f7ff bf3e 	b.w	8000644 <SENSOR_IO_Write>

080007c8 <HTS221_H_ReadID>:
{  
 80007c8:	b510      	push	{r4, lr}
 80007ca:	4604      	mov	r4, r0
  SENSOR_IO_Init(); 
 80007cc:	f7ff ff38 	bl	8000640 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80007d0:	b2e0      	uxtb	r0, r4
 80007d2:	210f      	movs	r1, #15
}
 80007d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80007d8:	f7ff bf4e 	b.w	8000678 <SENSOR_IO_Read>

080007dc <HTS221_H_ReadHumidity>:
{
 80007dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 80007e0:	fa5f f880 	uxtb.w	r8, r0
 80007e4:	2302      	movs	r3, #2
 80007e6:	aa01      	add	r2, sp, #4
 80007e8:	21b0      	movs	r1, #176	; 0xb0
 80007ea:	4640      	mov	r0, r8
 80007ec:	f7ff ff62 	bl	80006b4 <SENSOR_IO_ReadMultiple>
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80007f0:	2302      	movs	r3, #2
 80007f2:	aa01      	add	r2, sp, #4
 80007f4:	21b6      	movs	r1, #182	; 0xb6
 80007f6:	4640      	mov	r0, r8
  H0_rh = buffer[0] >> 1;
 80007f8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  H1_rh = buffer[1] >> 1;
 80007fc:	f89d 5005 	ldrb.w	r5, [sp, #5]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8000800:	f7ff ff58 	bl	80006b4 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000804:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8000808:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800080c:	2302      	movs	r3, #2
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800080e:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8000812:	aa01      	add	r2, sp, #4
 8000814:	21ba      	movs	r1, #186	; 0xba
 8000816:	4640      	mov	r0, r8
 8000818:	f7ff ff4c 	bl	80006b4 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800081c:	b227      	sxth	r7, r4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800081e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000822:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8000826:	aa01      	add	r2, sp, #4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000828:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 800082c:	21a8      	movs	r1, #168	; 0xa8
 800082e:	2302      	movs	r3, #2
 8000830:	4640      	mov	r0, r8
 8000832:	f7ff ff3f 	bl	80006b4 <SENSOR_IO_ReadMultiple>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000836:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800083a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800083e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8000842:	b21b      	sxth	r3, r3
 8000844:	1bdb      	subs	r3, r3, r7
 8000846:	ee07 3a90 	vmov	s15, r3
  H0_rh = buffer[0] >> 1;
 800084a:	0876      	lsrs	r6, r6, #1
  H1_rh = buffer[1] >> 1;
 800084c:	086d      	lsrs	r5, r5, #1
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800084e:	1bab      	subs	r3, r5, r6
 8000850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000854:	ee07 3a90 	vmov	s15, r3
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000858:	b224      	sxth	r4, r4
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800085a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800085e:	1be4      	subs	r4, r4, r7
 8000860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000864:	ee07 4a10 	vmov	s14, r4
 8000868:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800086c:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8000870:	ee07 6a90 	vmov	s15, r6
 8000874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        : ( tmp_f <    0.0f ) ?    0.0f
 8000878:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80008b4 <HTS221_H_ReadHumidity+0xd8>
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800087c:	ee70 7a27 	vadd.f32	s15, s0, s15
  tmp_f *= 10.0f;
 8000880:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8000884:	ee67 7a80 	vmul.f32	s15, s15, s0
        : ( tmp_f <    0.0f ) ?    0.0f
 8000888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800088c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000890:	dc0d      	bgt.n	80008ae <HTS221_H_ReadHumidity+0xd2>
        : tmp_f;
 8000892:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000896:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80008b8 <HTS221_H_ReadHumidity+0xdc>
 800089a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800089e:	bf48      	it	mi
 80008a0:	eef0 7a47 	vmovmi.f32	s15, s14
}
 80008a4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80008a8:	b002      	add	sp, #8
 80008aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        : ( tmp_f <    0.0f ) ?    0.0f
 80008ae:	eef0 7a47 	vmov.f32	s15, s14
 80008b2:	e7f7      	b.n	80008a4 <HTS221_H_ReadHumidity+0xc8>
 80008b4:	447a0000 	.word	0x447a0000
 80008b8:	00000000 	.word	0x00000000

080008bc <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80008bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80008c0:	fa5f f880 	uxtb.w	r8, r0
 80008c4:	aa01      	add	r2, sp, #4
 80008c6:	2302      	movs	r3, #2
 80008c8:	21b2      	movs	r1, #178	; 0xb2
 80008ca:	4640      	mov	r0, r8
 80008cc:	f7ff fef2 	bl	80006b4 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80008d0:	2135      	movs	r1, #53	; 0x35
 80008d2:	4640      	mov	r0, r8
 80008d4:	f7ff fed0 	bl	8000678 <SENSOR_IO_Read>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80008d8:	0206      	lsls	r6, r0, #8
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80008da:	f89d 5005 	ldrb.w	r5, [sp, #5]
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80008de:	f406 7340 	and.w	r3, r6, #768	; 0x300
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80008e2:	0180      	lsls	r0, r0, #6
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80008e4:	f89d 6004 	ldrb.w	r6, [sp, #4]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80008e8:	f400 7040 	and.w	r0, r0, #768	; 0x300
  T0_degC = T0_degC_x8_u16 >> 3;
 80008ec:	431e      	orrs	r6, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 80008ee:	4328      	orrs	r0, r5

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80008f0:	2304      	movs	r3, #4
 80008f2:	eb0d 0203 	add.w	r2, sp, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 80008f6:	08c5      	lsrs	r5, r0, #3
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80008f8:	21bc      	movs	r1, #188	; 0xbc
 80008fa:	4640      	mov	r0, r8
 80008fc:	f7ff feda 	bl	80006b4 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000900:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8000904:	f89d 7004 	ldrb.w	r7, [sp, #4]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000908:	f89d 3007 	ldrb.w	r3, [sp, #7]
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800090c:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000910:	f89d 4006 	ldrb.w	r4, [sp, #6]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8000914:	aa01      	add	r2, sp, #4
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000916:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800091a:	21aa      	movs	r1, #170	; 0xaa
 800091c:	2302      	movs	r3, #2
 800091e:	4640      	mov	r0, r8
 8000920:	f7ff fec8 	bl	80006b4 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000924:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000928:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800092c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000930:	b23f      	sxth	r7, r7

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000932:	b21b      	sxth	r3, r3
 8000934:	1bdb      	subs	r3, r3, r7
  T0_degC = T0_degC_x8_u16 >> 3;
 8000936:	08f6      	lsrs	r6, r6, #3
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000938:	ee07 3a90 	vmov	s15, r3
 800093c:	1bab      	subs	r3, r5, r6
 800093e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000942:	ee07 3a90 	vmov	s15, r3
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000946:	b224      	sxth	r4, r4
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000948:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800094c:	1be4      	subs	r4, r4, r7
 800094e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000952:	ee07 4a10 	vmov	s14, r4
 8000956:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800095a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800095e:	ee07 6a90 	vmov	s15, r6
 8000962:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

  return tmp_f;
}
 8000966:	ee36 0a80 	vadd.f32	s0, s13, s0
 800096a:	b002      	add	sp, #8
 800096c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000970 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8000970:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000972:	2400      	movs	r4, #0
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8000974:	b2c6      	uxtb	r6, r0
 8000976:	ad01      	add	r5, sp, #4
 8000978:	f104 0128 	add.w	r1, r4, #40	; 0x28
 800097c:	b2c9      	uxtb	r1, r1
 800097e:	4630      	mov	r0, r6
 8000980:	f7ff fe7a 	bl	8000678 <SENSOR_IO_Read>
 8000984:	5528      	strb	r0, [r5, r4]
 8000986:	3401      	adds	r4, #1
  for(i = 0; i < 3; i++)
 8000988:	2c03      	cmp	r4, #3
 800098a:	d1f5      	bne.n	8000978 <LPS22HB_P_ReadPressure+0x8>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 800098c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000990:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000994:	041b      	lsls	r3, r3, #16
 8000996:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800099a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800099e:	4313      	orrs	r3, r2

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 80009a0:	021a      	lsls	r2, r3, #8
    tmp |= 0xFF000000;
 80009a2:	bf48      	it	mi
 80009a4:	f043 437f 	orrmi.w	r3, r3, #4278190080	; 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 80009a8:	2264      	movs	r2, #100	; 0x64
 80009aa:	4353      	muls	r3, r2
 80009ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009b0:	fb93 f3f2 	sdiv	r3, r3, r2

  return (float)((float)raw_press / 100.0f);
 80009b4:	ee07 3a90 	vmov	s15, r3
 80009b8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 80009bc:	eddf 7a02 	vldr	s15, [pc, #8]	; 80009c8 <LPS22HB_P_ReadPressure+0x58>
 80009c0:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80009c4:	b002      	add	sp, #8
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	42c80000 	.word	0x42c80000

080009cc <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80009cc:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80009ce:	b2c4      	uxtb	r4, r0
 80009d0:	211a      	movs	r1, #26
 80009d2:	4620      	mov	r0, r4
 80009d4:	f7ff fe50 	bl	8000678 <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 80009d8:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80009dc:	f042 0201 	orr.w	r2, r2, #1
 80009e0:	4620      	mov	r0, r4
 80009e2:	211a      	movs	r1, #26
 80009e4:	f7ff fe2e 	bl	8000644 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80009e8:	2110      	movs	r1, #16
 80009ea:	4620      	mov	r0, r4
 80009ec:	f7ff fe44 	bl	8000678 <SENSOR_IO_Read>
 80009f0:	f000 028d 	and.w	r2, r0, #141	; 0x8d
  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80009f4:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 80009f8:	4620      	mov	r0, r4
 80009fa:	2110      	movs	r1, #16
}  
 80009fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8000a00:	f7ff be20 	b.w	8000644 <SENSOR_IO_Write>

08000a04 <LPS22HB_P_Init>:
  LPS22HB_Init(DeviceAddr);
 8000a04:	f7ff bfe2 	b.w	80009cc <LPS22HB_Init>

08000a08 <LPS22HB_P_ReadID>:
{  
 8000a08:	b510      	push	{r4, lr}
 8000a0a:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 8000a0c:	f7ff fe18 	bl	8000640 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8000a10:	b2e0      	uxtb	r0, r4
 8000a12:	210f      	movs	r1, #15
}
 8000a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8000a18:	f7ff be2e 	b.w	8000678 <SENSOR_IO_Read>

08000a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a1c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <HAL_InitTick+0x40>)
{
 8000a20:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000a22:	6818      	ldr	r0, [r3, #0]
 8000a24:	b908      	cbnz	r0, 8000a2a <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a26:	2001      	movs	r0, #1
 8000a28:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a2a:	4a0d      	ldr	r2, [pc, #52]	; (8000a60 <HAL_InitTick+0x44>)
 8000a2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a30:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a34:	6810      	ldr	r0, [r2, #0]
 8000a36:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a3a:	f000 fdcd 	bl	80015d8 <HAL_SYSTICK_Config>
 8000a3e:	4604      	mov	r4, r0
 8000a40:	2800      	cmp	r0, #0
 8000a42:	d1f0      	bne.n	8000a26 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a44:	2d0f      	cmp	r5, #15
 8000a46:	d8ee      	bhi.n	8000a26 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a48:	4602      	mov	r2, r0
 8000a4a:	4629      	mov	r1, r5
 8000a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a50:	f000 fd80 	bl	8001554 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a54:	4b03      	ldr	r3, [pc, #12]	; (8000a64 <HAL_InitTick+0x48>)
 8000a56:	4620      	mov	r0, r4
 8000a58:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 8000a5a:	bd38      	pop	{r3, r4, r5, pc}
 8000a5c:	20000028 	.word	0x20000028
 8000a60:	200000e4 	.word	0x200000e4
 8000a64:	2000002c 	.word	0x2000002c

08000a68 <HAL_Init>:
{
 8000a68:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a6a:	2003      	movs	r0, #3
 8000a6c:	f000 fd60 	bl	8001530 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a70:	2000      	movs	r0, #0
 8000a72:	f7ff ffd3 	bl	8000a1c <HAL_InitTick>
 8000a76:	4604      	mov	r4, r0
 8000a78:	b918      	cbnz	r0, 8000a82 <HAL_Init+0x1a>
    HAL_MspInit();
 8000a7a:	f003 fb07 	bl	800408c <HAL_MspInit>
}
 8000a7e:	4620      	mov	r0, r4
 8000a80:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000a82:	2401      	movs	r4, #1
 8000a84:	e7fb      	b.n	8000a7e <HAL_Init+0x16>
	...

08000a88 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a88:	4a03      	ldr	r2, [pc, #12]	; (8000a98 <HAL_IncTick+0x10>)
 8000a8a:	4904      	ldr	r1, [pc, #16]	; (8000a9c <HAL_IncTick+0x14>)
 8000a8c:	6813      	ldr	r3, [r2, #0]
 8000a8e:	6809      	ldr	r1, [r1, #0]
 8000a90:	440b      	add	r3, r1
 8000a92:	6013      	str	r3, [r2, #0]
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000414 	.word	0x20000414
 8000a9c:	20000028 	.word	0x20000028

08000aa0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000aa0:	4b01      	ldr	r3, [pc, #4]	; (8000aa8 <HAL_GetTick+0x8>)
 8000aa2:	6818      	ldr	r0, [r3, #0]
}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	20000414 	.word	0x20000414

08000aac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aac:	b538      	push	{r3, r4, r5, lr}
 8000aae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ab0:	f7ff fff6 	bl	8000aa0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ab4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000ab6:	bf1c      	itt	ne
 8000ab8:	4b05      	ldrne	r3, [pc, #20]	; (8000ad0 <HAL_Delay+0x24>)
 8000aba:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000abc:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000abe:	bf18      	it	ne
 8000ac0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ac2:	f7ff ffed 	bl	8000aa0 <HAL_GetTick>
 8000ac6:	1b40      	subs	r0, r0, r5
 8000ac8:	4284      	cmp	r4, r0
 8000aca:	d8fa      	bhi.n	8000ac2 <HAL_Delay+0x16>
  {
  }
}
 8000acc:	bd38      	pop	{r3, r4, r5, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000028 	.word	0x20000028

08000ad4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000ad4:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000ad6:	0dcc      	lsrs	r4, r1, #23
 8000ad8:	f004 0404 	and.w	r4, r4, #4
 8000adc:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 8000ade:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000ae2:	5823      	ldr	r3, [r4, r0]
 8000ae4:	2507      	movs	r5, #7
 8000ae6:	408d      	lsls	r5, r1
 8000ae8:	ea23 0305 	bic.w	r3, r3, r5
 8000aec:	fa02 f101 	lsl.w	r1, r2, r1
 8000af0:	4319      	orrs	r1, r3
 8000af2:	5021      	str	r1, [r4, r0]
 8000af4:	bd30      	pop	{r4, r5, pc}

08000af6 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000af6:	6880      	ldr	r0, [r0, #8]
}
 8000af8:	f000 0001 	and.w	r0, r0, #1
 8000afc:	4770      	bx	lr

08000afe <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000afe:	6880      	ldr	r0, [r0, #8]
}
 8000b00:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000b04:	4770      	bx	lr
	...

08000b08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8000b0e:	4604      	mov	r4, r0
 8000b10:	2800      	cmp	r0, #0
 8000b12:	f000 8085 	beq.w	8000c20 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b16:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000b18:	b925      	cbnz	r5, 8000b24 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b1a:	f003 facf 	bl	80040bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b1e:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000b20:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000b24:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000b26:	6883      	ldr	r3, [r0, #8]
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	d47b      	bmi.n	8000c24 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000b2c:	6883      	ldr	r3, [r0, #8]
 8000b2e:	00dd      	lsls	r5, r3, #3
 8000b30:	d57f      	bpl.n	8000c32 <HAL_ADC_Init+0x12a>
 8000b32:	6883      	ldr	r3, [r0, #8]
 8000b34:	00d9      	lsls	r1, r3, #3
 8000b36:	f140 808a 	bpl.w	8000c4e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b3a:	2100      	movs	r1, #0

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000b3c:	f7ff ffdf 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000b40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b42:	f013 0f10 	tst.w	r3, #16
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b46:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000b48:	d167      	bne.n	8000c1a <HAL_ADC_Init+0x112>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000b4a:	2800      	cmp	r0, #0
 8000b4c:	d165      	bne.n	8000c1a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 8000b4e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000b52:	f043 0302 	orr.w	r3, r3, #2
 8000b56:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000b58:	6820      	ldr	r0, [r4, #0]
 8000b5a:	f7ff ffcc 	bl	8000af6 <LL_ADC_IsEnabled>
 8000b5e:	b998      	cbnz	r0, 8000b88 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000b60:	4852      	ldr	r0, [pc, #328]	; (8000cac <HAL_ADC_Init+0x1a4>)
 8000b62:	f7ff ffc8 	bl	8000af6 <LL_ADC_IsEnabled>
 8000b66:	4603      	mov	r3, r0
 8000b68:	4851      	ldr	r0, [pc, #324]	; (8000cb0 <HAL_ADC_Init+0x1a8>)
 8000b6a:	f7ff ffc4 	bl	8000af6 <LL_ADC_IsEnabled>
 8000b6e:	4303      	orrs	r3, r0
 8000b70:	4850      	ldr	r0, [pc, #320]	; (8000cb4 <HAL_ADC_Init+0x1ac>)
 8000b72:	f7ff ffc0 	bl	8000af6 <LL_ADC_IsEnabled>
 8000b76:	4303      	orrs	r3, r0
 8000b78:	d106      	bne.n	8000b88 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000b7a:	4a4f      	ldr	r2, [pc, #316]	; (8000cb8 <HAL_ADC_Init+0x1b0>)
 8000b7c:	6860      	ldr	r0, [r4, #4]
 8000b7e:	6893      	ldr	r3, [r2, #8]
 8000b80:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000b84:	4303      	orrs	r3, r0
 8000b86:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8000b88:	68e0      	ldr	r0, [r4, #12]
 8000b8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000b8c:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8000b90:	4303      	orrs	r3, r0
 8000b92:	68a0      	ldr	r0, [r4, #8]
 8000b94:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000b96:	7e60      	ldrb	r0, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b98:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8000b9a:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000ba2:	bf02      	ittt	eq
 8000ba4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 8000ba6:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 8000baa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000bae:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000bb0:	b122      	cbz	r2, 8000bbc <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000bb2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000bb4:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000bb8:	4302      	orrs	r2, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000bba:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000bbc:	6820      	ldr	r0, [r4, #0]
 8000bbe:	4a3f      	ldr	r2, [pc, #252]	; (8000cbc <HAL_ADC_Init+0x1b4>)
 8000bc0:	68c5      	ldr	r5, [r0, #12]
 8000bc2:	402a      	ands	r2, r5
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000bc8:	f7ff ff99 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000bcc:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000bce:	689a      	ldr	r2, [r3, #8]
 8000bd0:	0712      	lsls	r2, r2, #28
 8000bd2:	d546      	bpl.n	8000c62 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000bd4:	6922      	ldr	r2, [r4, #16]
 8000bd6:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000bd8:	bf05      	ittet	eq
 8000bda:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8000bdc:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000bde:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000be0:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 8000be4:	bf06      	itte	eq
 8000be6:	f020 000f 	biceq.w	r0, r0, #15
 8000bea:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000bec:	f022 020f 	bicne.w	r2, r2, #15
 8000bf0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000bf2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bf4:	f023 0303 	bic.w	r3, r3, #3
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000bfe:	4608      	mov	r0, r1
 8000c00:	b003      	add	sp, #12
 8000c02:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000c0a:	9b01      	ldr	r3, [sp, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d1f9      	bne.n	8000c04 <HAL_ADC_Init+0xfc>
 8000c10:	e78f      	b.n	8000b32 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000c12:	691a      	ldr	r2, [r3, #16]
 8000c14:	f022 0201 	bic.w	r2, r2, #1
 8000c18:	e045      	b.n	8000ca6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c1a:	f043 0310 	orr.w	r3, r3, #16
 8000c1e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000c20:	2101      	movs	r1, #1
 8000c22:	e7ec      	b.n	8000bfe <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000c24:	6883      	ldr	r3, [r0, #8]
 8000c26:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000c2a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c2e:	6083      	str	r3, [r0, #8]
 8000c30:	e77c      	b.n	8000b2c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000c32:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000c34:	4a22      	ldr	r2, [pc, #136]	; (8000cc0 <HAL_ADC_Init+0x1b8>)
 8000c36:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000c3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c42:	6083      	str	r3, [r0, #8]
 8000c44:	4b1f      	ldr	r3, [pc, #124]	; (8000cc4 <HAL_ADC_Init+0x1bc>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c4c:	e7dc      	b.n	8000c08 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c4e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c50:	f043 0310 	orr.w	r3, r3, #16
 8000c54:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8000c5e:	2101      	movs	r1, #1
 8000c60:	e76c      	b.n	8000b3c <HAL_ADC_Init+0x34>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000c62:	2800      	cmp	r0, #0
 8000c64:	d1b6      	bne.n	8000bd4 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000c66:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000c68:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c6c:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000c6e:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000c70:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000c74:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000c78:	f020 0002 	bic.w	r0, r0, #2
 8000c7c:	4302      	orrs	r2, r0
 8000c7e:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000c80:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8000c84:	2a01      	cmp	r2, #1
 8000c86:	d1c4      	bne.n	8000c12 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 8000c88:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8000c8a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000c8c:	6918      	ldr	r0, [r3, #16]
 8000c8e:	432a      	orrs	r2, r5
 8000c90:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8000c92:	f042 0201 	orr.w	r2, r2, #1
 8000c96:	432a      	orrs	r2, r5
 8000c98:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8000c9a:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8000c9e:	432a      	orrs	r2, r5
 8000ca0:	f020 0004 	bic.w	r0, r0, #4
 8000ca4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000ca6:	611a      	str	r2, [r3, #16]
 8000ca8:	e794      	b.n	8000bd4 <HAL_ADC_Init+0xcc>
 8000caa:	bf00      	nop
 8000cac:	50040000 	.word	0x50040000
 8000cb0:	50040100 	.word	0x50040100
 8000cb4:	50040200 	.word	0x50040200
 8000cb8:	50040300 	.word	0x50040300
 8000cbc:	fff0c007 	.word	0xfff0c007
 8000cc0:	00030d40 	.word	0x00030d40
 8000cc4:	200000e4 	.word	0x200000e4

08000cc8 <HAL_ADC_PollForConversion>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000cc8:	4b38      	ldr	r3, [pc, #224]	; (8000dac <HAL_ADC_PollForConversion+0xe4>)
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000cce:	6945      	ldr	r5, [r0, #20]
 8000cd0:	689e      	ldr	r6, [r3, #8]
 8000cd2:	2d08      	cmp	r5, #8
{
 8000cd4:	4604      	mov	r4, r0
 8000cd6:	460f      	mov	r7, r1
 8000cd8:	f006 061f 	and.w	r6, r6, #31
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000cdc:	d017      	beq.n	8000d0e <HAL_ADC_PollForConversion+0x46>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000cde:	2e09      	cmp	r6, #9
 8000ce0:	d810      	bhi.n	8000d04 <HAL_ADC_PollForConversion+0x3c>
 8000ce2:	f240 2221 	movw	r2, #545	; 0x221
 8000ce6:	40f2      	lsrs	r2, r6
 8000ce8:	07d1      	lsls	r1, r2, #31
 8000cea:	d50b      	bpl.n	8000d04 <HAL_ADC_PollForConversion+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000cec:	6803      	ldr	r3, [r0, #0]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8000cf4:	d00a      	beq.n	8000d0c <HAL_ADC_PollForConversion+0x44>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000cf8:	f043 0320 	orr.w	r3, r3, #32
 8000cfc:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8000cfe:	2001      	movs	r0, #1
 8000d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000d04:	689b      	ldr	r3, [r3, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8000d06:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8000d0a:	e7f3      	b.n	8000cf4 <HAL_ADC_PollForConversion+0x2c>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8000d0c:	2504      	movs	r5, #4
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d0e:	f7ff fec7 	bl	8000aa0 <HAL_GetTick>
 8000d12:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000d14:	6823      	ldr	r3, [r4, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4215      	tst	r5, r2
 8000d1a:	d021      	beq.n	8000d60 <HAL_ADC_PollForConversion+0x98>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d1c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d22:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000d24:	68da      	ldr	r2, [r3, #12]
 8000d26:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8000d2a:	d10f      	bne.n	8000d4c <HAL_ADC_PollForConversion+0x84>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000d2c:	7e62      	ldrb	r2, [r4, #25]
 8000d2e:	b96a      	cbnz	r2, 8000d4c <HAL_ADC_PollForConversion+0x84>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	0710      	lsls	r0, r2, #28
 8000d34:	d50a      	bpl.n	8000d4c <HAL_ADC_PollForConversion+0x84>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000d36:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d3c:	6562      	str	r2, [r4, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000d3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d40:	04d1      	lsls	r1, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d42:	bf5e      	ittt	pl
 8000d44:	6d62      	ldrpl	r2, [r4, #84]	; 0x54
 8000d46:	f042 0201 	orrpl.w	r2, r2, #1
 8000d4a:	6562      	strpl	r2, [r4, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d4c:	4a18      	ldr	r2, [pc, #96]	; (8000db0 <HAL_ADC_PollForConversion+0xe8>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d021      	beq.n	8000d96 <HAL_ADC_PollForConversion+0xce>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000d52:	68d8      	ldr	r0, [r3, #12]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000d54:	2d08      	cmp	r5, #8
 8000d56:	d117      	bne.n	8000d88 <HAL_ADC_PollForConversion+0xc0>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000d58:	601d      	str	r5, [r3, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
    }
  }

  /* Return function status */
  return HAL_OK;
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000d60:	1c7a      	adds	r2, r7, #1
 8000d62:	d0d8      	beq.n	8000d16 <HAL_ADC_PollForConversion+0x4e>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000d64:	f7ff fe9c 	bl	8000aa0 <HAL_GetTick>
 8000d68:	eba0 0008 	sub.w	r0, r0, r8
 8000d6c:	4287      	cmp	r7, r0
 8000d6e:	d301      	bcc.n	8000d74 <HAL_ADC_PollForConversion+0xac>
 8000d70:	2f00      	cmp	r7, #0
 8000d72:	d1cf      	bne.n	8000d14 <HAL_ADC_PollForConversion+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_TIMEOUT;
 8000d82:	2003      	movs	r0, #3
 8000d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8000d88:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8000d8c:	d1e5      	bne.n	8000d5a <HAL_ADC_PollForConversion+0x92>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000d8e:	220c      	movs	r2, #12
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d96:	2e09      	cmp	r6, #9
 8000d98:	d805      	bhi.n	8000da6 <HAL_ADC_PollForConversion+0xde>
 8000d9a:	f240 2221 	movw	r2, #545	; 0x221
 8000d9e:	fa22 f606 	lsr.w	r6, r2, r6
 8000da2:	07f2      	lsls	r2, r6, #31
 8000da4:	d4d5      	bmi.n	8000d52 <HAL_ADC_PollForConversion+0x8a>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000da6:	4a03      	ldr	r2, [pc, #12]	; (8000db4 <HAL_ADC_PollForConversion+0xec>)
 8000da8:	68d0      	ldr	r0, [r2, #12]
 8000daa:	e7d3      	b.n	8000d54 <HAL_ADC_PollForConversion+0x8c>
 8000dac:	50040300 	.word	0x50040300
 8000db0:	50040100 	.word	0x50040100
 8000db4:	50040000 	.word	0x50040000

08000db8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000db8:	6803      	ldr	r3, [r0, #0]
 8000dba:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8000dbc:	4770      	bx	lr
	...

08000dc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000dc6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000dca:	2b01      	cmp	r3, #1
{
 8000dcc:	4605      	mov	r5, r0
 8000dce:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000dd0:	f000 8184 	beq.w	80010dc <HAL_ADC_ConfigChannel+0x31c>
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dda:	6800      	ldr	r0, [r0, #0]
 8000ddc:	f7ff fe8f 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	f040 8175 	bne.w	80010d0 <HAL_ADC_ConfigChannel+0x310>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8000de6:	684b      	ldr	r3, [r1, #4]
 8000de8:	2b05      	cmp	r3, #5
 8000dea:	d808      	bhi.n	8000dfe <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 8000dec:	3b02      	subs	r3, #2
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d866      	bhi.n	8000ec0 <HAL_ADC_ConfigChannel+0x100>
 8000df2:	e8df f003 	tbb	[pc, r3]
 8000df6:	5e02      	.short	0x5e02
 8000df8:	6260      	.short	0x6260
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8000dfa:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000dfc:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000dfe:	6862      	ldr	r2, [r4, #4]
 8000e00:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 8000e02:	6823      	ldr	r3, [r4, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000e04:	0991      	lsrs	r1, r2, #6
 8000e06:	f001 010c 	and.w	r1, r1, #12
 8000e0a:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 8000e0e:	f002 021f 	and.w	r2, r2, #31
 8000e12:	59ce      	ldr	r6, [r1, r7]
 8000e14:	f04f 0e1f 	mov.w	lr, #31
 8000e18:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000e1c:	4093      	lsls	r3, r2
 8000e1e:	fa0e f202 	lsl.w	r2, lr, r2
 8000e22:	ea26 0202 	bic.w	r2, r6, r2
 8000e26:	4313      	orrs	r3, r2
 8000e28:	51cb      	str	r3, [r1, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000e2a:	f7ff fe68 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000e2e:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	0711      	lsls	r1, r2, #28
 8000e34:	f140 8154 	bpl.w	80010e0 <HAL_ADC_ConfigChannel+0x320>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e38:	6828      	ldr	r0, [r5, #0]
 8000e3a:	f7ff fe5c 	bl	8000af6 <LL_ADC_IsEnabled>
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	f040 80d3 	bne.w	8000fea <HAL_ADC_ConfigChannel+0x22a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000e44:	68e6      	ldr	r6, [r4, #12]
 8000e46:	6828      	ldr	r0, [r5, #0]
 8000e48:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000e4a:	4aba      	ldr	r2, [pc, #744]	; (8001134 <HAL_ADC_ConfigChannel+0x374>)
 8000e4c:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8000e50:	f006 0e18 	and.w	lr, r6, #24
 8000e54:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000e58:	fa22 f20e 	lsr.w	r2, r2, lr
 8000e5c:	401a      	ands	r2, r3
 8000e5e:	ea21 0107 	bic.w	r1, r1, r7
 8000e62:	430a      	orrs	r2, r1
 8000e64:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000e68:	4ab3      	ldr	r2, [pc, #716]	; (8001138 <HAL_ADC_ConfigChannel+0x378>)
 8000e6a:	4296      	cmp	r6, r2
 8000e6c:	f040 80bd 	bne.w	8000fea <HAL_ADC_ConfigChannel+0x22a>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000e70:	2f00      	cmp	r7, #0
 8000e72:	f040 808f 	bne.w	8000f94 <HAL_ADC_ConfigChannel+0x1d4>
 8000e76:	0e9e      	lsrs	r6, r3, #26
 8000e78:	3601      	adds	r6, #1
 8000e7a:	f006 021f 	and.w	r2, r6, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000e7e:	2a09      	cmp	r2, #9
 8000e80:	f04f 0101 	mov.w	r1, #1
 8000e84:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000e88:	f240 809e 	bls.w	8000fc8 <HAL_ADC_ConfigChannel+0x208>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000e8c:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000e90:	4091      	lsls	r1, r2
 8000e92:	ea41 0206 	orr.w	r2, r1, r6
 8000e96:	2f00      	cmp	r7, #0
 8000e98:	f040 80c7 	bne.w	800102a <HAL_ADC_ConfigChannel+0x26a>
 8000e9c:	0e9b      	lsrs	r3, r3, #26
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	f003 031f 	and.w	r3, r3, #31
 8000ea4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000ea8:	391e      	subs	r1, #30
 8000eaa:	0509      	lsls	r1, r1, #20
 8000eac:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000eb0:	e097      	b.n	8000fe2 <HAL_ADC_ConfigChannel+0x222>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000eb2:	2312      	movs	r3, #18
 8000eb4:	e7a2      	b.n	8000dfc <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8000eb6:	2318      	movs	r3, #24
 8000eb8:	e7a0      	b.n	8000dfc <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000eba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ebe:	e79d      	b.n	8000dfc <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000ec0:	2306      	movs	r3, #6
 8000ec2:	e79b      	b.n	8000dfc <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ec4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8000ec6:	6e19      	ldr	r1, [r3, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000ec8:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8000ecc:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8000ed0:	2e00      	cmp	r6, #0
 8000ed2:	d13e      	bne.n	8000f52 <HAL_ADC_ConfigChannel+0x192>
 8000ed4:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000ed8:	428a      	cmp	r2, r1
  MODIFY_REG(*preg,
 8000eda:	bf02      	ittt	eq
 8000edc:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 8000ede:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000ee2:	661a      	streq	r2, [r3, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ee4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000ee6:	6822      	ldr	r2, [r4, #0]
 8000ee8:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8000eea:	f3c2 0712 	ubfx	r7, r2, #0, #19
 8000eee:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8000ef2:	f100 010c 	add.w	r1, r0, #12
 8000ef6:	bb8f      	cbnz	r7, 8000f5c <HAL_ADC_ConfigChannel+0x19c>
 8000ef8:	f3c2 6784 	ubfx	r7, r2, #26, #5
 8000efc:	42be      	cmp	r6, r7
 8000efe:	f040 8112 	bne.w	8001126 <HAL_ADC_ConfigChannel+0x366>
  MODIFY_REG(*preg,
 8000f02:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000f04:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f08:	665a      	str	r2, [r3, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f0a:	6822      	ldr	r2, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f0c:	6883      	ldr	r3, [r0, #8]
 8000f0e:	6883      	ldr	r3, [r0, #8]
 8000f10:	f3c2 0712 	ubfx	r7, r2, #0, #19
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f14:	f100 0608 	add.w	r6, r0, #8
 8000f18:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000f1c:	bb57      	cbnz	r7, 8000f74 <HAL_ADC_ConfigChannel+0x1b4>
 8000f1e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000f22:	4293      	cmp	r3, r2
 8000f24:	f040 811c 	bne.w	8001160 <HAL_ADC_ConfigChannel+0x3a0>
  MODIFY_REG(*preg,
 8000f28:	6833      	ldr	r3, [r6, #0]
 8000f2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f2e:	6033      	str	r3, [r6, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f30:	68c3      	ldr	r3, [r0, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f32:	6823      	ldr	r3, [r4, #0]
 8000f34:	68c2      	ldr	r2, [r0, #12]
 8000f36:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000f3a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000f3e:	bb20      	cbnz	r0, 8000f8a <HAL_ADC_ConfigChannel+0x1ca>
 8000f40:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000f44:	4293      	cmp	r3, r2
  MODIFY_REG(*preg,
 8000f46:	bf02      	ittt	eq
 8000f48:	680b      	ldreq	r3, [r1, #0]
 8000f4a:	f023 4300 	biceq.w	r3, r3, #2147483648	; 0x80000000
 8000f4e:	600b      	streq	r3, [r1, #0]
 8000f50:	e772      	b.n	8000e38 <HAL_ADC_ConfigChannel+0x78>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f52:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f56:	fab2 f282 	clz	r2, r2
 8000f5a:	e7bd      	b.n	8000ed8 <HAL_ADC_ConfigChannel+0x118>
 8000f5c:	fa92 f7a2 	rbit	r7, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f60:	fab7 f787 	clz	r7, r7
 8000f64:	42be      	cmp	r6, r7
 8000f66:	d0cc      	beq.n	8000f02 <HAL_ADC_ConfigChannel+0x142>
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f68:	f103 0668 	add.w	r6, r3, #104	; 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f6c:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 8000f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f70:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000f74:	fa92 f2a2 	rbit	r2, r2
 8000f78:	fab2 f282 	clz	r2, r2
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d0d3      	beq.n	8000f28 <HAL_ADC_ConfigChannel+0x168>
 8000f80:	68c3      	ldr	r3, [r0, #12]
 8000f82:	68c2      	ldr	r2, [r0, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000f8a:	fa93 f3a3 	rbit	r3, r3
 8000f8e:	fab3 f383 	clz	r3, r3
 8000f92:	e7d7      	b.n	8000f44 <HAL_ADC_ConfigChannel+0x184>
 8000f94:	fa93 f2a3 	rbit	r2, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000f98:	fab2 f282 	clz	r2, r2
 8000f9c:	3201      	adds	r2, #1
 8000f9e:	f002 021f 	and.w	r2, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000fa2:	2a09      	cmp	r2, #9
 8000fa4:	d830      	bhi.n	8001008 <HAL_ADC_ConfigChannel+0x248>
 8000fa6:	fa93 f6a3 	rbit	r6, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000faa:	fab6 f686 	clz	r6, r6
 8000fae:	3601      	adds	r6, #1
 8000fb0:	06b6      	lsls	r6, r6, #26
 8000fb2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000fb6:	fa93 f1a3 	rbit	r1, r3
 8000fba:	fab1 f181 	clz	r1, r1
 8000fbe:	3101      	adds	r1, #1
 8000fc0:	f001 021f 	and.w	r2, r1, #31
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	e001      	b.n	8000fcc <HAL_ADC_ConfigChannel+0x20c>
 8000fc8:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000fcc:	4091      	lsls	r1, r2
 8000fce:	ea41 0206 	orr.w	r2, r1, r6
 8000fd2:	b9a7      	cbnz	r7, 8000ffe <HAL_ADC_ConfigChannel+0x23e>
 8000fd4:	0e99      	lsrs	r1, r3, #26
 8000fd6:	3101      	adds	r1, #1
 8000fd8:	f001 011f 	and.w	r1, r1, #31
 8000fdc:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000fe0:	0509      	lsls	r1, r1, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000fe2:	4311      	orrs	r1, r2
 8000fe4:	68a2      	ldr	r2, [r4, #8]
 8000fe6:	f7ff fd75 	bl	8000ad4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000fea:	6822      	ldr	r2, [r4, #0]
 8000fec:	4b53      	ldr	r3, [pc, #332]	; (800113c <HAL_ADC_ConfigChannel+0x37c>)
 8000fee:	421a      	tst	r2, r3
 8000ff0:	d120      	bne.n	8001034 <HAL_ADC_ConfigChannel+0x274>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ff2:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8000ffa:	b003      	add	sp, #12
 8000ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ffe:	fa93 f1a3 	rbit	r1, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001002:	fab1 f181 	clz	r1, r1
 8001006:	e7e6      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0x216>
 8001008:	fa93 f2a3 	rbit	r2, r3
 800100c:	fab2 f282 	clz	r2, r2
 8001010:	3201      	adds	r2, #1
 8001012:	0692      	lsls	r2, r2, #26
 8001014:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8001018:	fa93 f1a3 	rbit	r1, r3
 800101c:	fab1 f181 	clz	r1, r1
 8001020:	3101      	adds	r1, #1
 8001022:	f001 021f 	and.w	r2, r1, #31
 8001026:	2101      	movs	r1, #1
 8001028:	e732      	b.n	8000e90 <HAL_ADC_ConfigChannel+0xd0>
 800102a:	fa93 f3a3 	rbit	r3, r3
 800102e:	fab3 f383 	clz	r3, r3
 8001032:	e734      	b.n	8000e9e <HAL_ADC_ConfigChannel+0xde>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001034:	4942      	ldr	r1, [pc, #264]	; (8001140 <HAL_ADC_ConfigChannel+0x380>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001036:	4b43      	ldr	r3, [pc, #268]	; (8001144 <HAL_ADC_ConfigChannel+0x384>)
 8001038:	6888      	ldr	r0, [r1, #8]
 800103a:	429a      	cmp	r2, r3
 800103c:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8001040:	460c      	mov	r4, r1
 8001042:	d11e      	bne.n	8001082 <HAL_ADC_ConfigChannel+0x2c2>
 8001044:	0202      	lsls	r2, r0, #8
 8001046:	d4d4      	bmi.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001048:	682b      	ldr	r3, [r5, #0]
 800104a:	4a3f      	ldr	r2, [pc, #252]	; (8001148 <HAL_ADC_ConfigChannel+0x388>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d003      	beq.n	8001058 <HAL_ADC_ConfigChannel+0x298>
 8001050:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8001054:	4293      	cmp	r3, r2
 8001056:	d1cc      	bne.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001058:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800105a:	4a3c      	ldr	r2, [pc, #240]	; (800114c <HAL_ADC_ConfigChannel+0x38c>)
 800105c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8001060:	4333      	orrs	r3, r6
 8001062:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001066:	60a3      	str	r3, [r4, #8]
 8001068:	4b39      	ldr	r3, [pc, #228]	; (8001150 <HAL_ADC_ConfigChannel+0x390>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	fbb3 f2f2 	udiv	r2, r3, r2
 8001070:	230c      	movs	r3, #12
 8001072:	4353      	muls	r3, r2
            wait_loop_index--;
 8001074:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8001076:	9b01      	ldr	r3, [sp, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0ba      	beq.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
            wait_loop_index--;
 800107c:	9b01      	ldr	r3, [sp, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	e7f8      	b.n	8001074 <HAL_ADC_ConfigChannel+0x2b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001082:	4b34      	ldr	r3, [pc, #208]	; (8001154 <HAL_ADC_ConfigChannel+0x394>)
 8001084:	429a      	cmp	r2, r3
 8001086:	d111      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x2ec>
 8001088:	01c3      	lsls	r3, r0, #7
 800108a:	d4b2      	bmi.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800108c:	682b      	ldr	r3, [r5, #0]
 800108e:	4a2e      	ldr	r2, [pc, #184]	; (8001148 <HAL_ADC_ConfigChannel+0x388>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d003      	beq.n	800109c <HAL_ADC_ConfigChannel+0x2dc>
 8001094:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8001098:	4293      	cmp	r3, r2
 800109a:	d1aa      	bne.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
 800109c:	68a3      	ldr	r3, [r4, #8]
 800109e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80010a2:	4333      	orrs	r3, r6
 80010a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010a8:	60a3      	str	r3, [r4, #8]
 80010aa:	e7a2      	b.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80010ac:	4b2a      	ldr	r3, [pc, #168]	; (8001158 <HAL_ADC_ConfigChannel+0x398>)
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d19f      	bne.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80010b2:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80010b6:	d19c      	bne.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
        if (ADC_VREFINT_INSTANCE(hadc))
 80010b8:	682a      	ldr	r2, [r5, #0]
 80010ba:	4b23      	ldr	r3, [pc, #140]	; (8001148 <HAL_ADC_ConfigChannel+0x388>)
 80010bc:	429a      	cmp	r2, r3
 80010be:	d198      	bne.n	8000ff2 <HAL_ADC_ConfigChannel+0x232>
 80010c0:	688b      	ldr	r3, [r1, #8]
 80010c2:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80010c6:	4333      	orrs	r3, r6
 80010c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010cc:	608b      	str	r3, [r1, #8]
 80010ce:	e791      	b.n	8000ff4 <HAL_ADC_ConfigChannel+0x234>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010d0:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 80010d2:	f042 0220 	orr.w	r2, r2, #32
 80010d6:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80010d8:	4618      	mov	r0, r3
 80010da:	e78b      	b.n	8000ff4 <HAL_ADC_ConfigChannel+0x234>
  __HAL_LOCK(hadc);
 80010dc:	2002      	movs	r0, #2
 80010de:	e78c      	b.n	8000ffa <HAL_ADC_ConfigChannel+0x23a>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80010e0:	2800      	cmp	r0, #0
 80010e2:	f47f aea9 	bne.w	8000e38 <HAL_ADC_ConfigChannel+0x78>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80010e6:	4618      	mov	r0, r3
 80010e8:	68a2      	ldr	r2, [r4, #8]
 80010ea:	6821      	ldr	r1, [r4, #0]
 80010ec:	f7ff fcf2 	bl	8000ad4 <LL_ADC_SetChannelSamplingTime>
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80010f0:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80010f2:	682b      	ldr	r3, [r5, #0]
 80010f4:	6822      	ldr	r2, [r4, #0]
 80010f6:	68d9      	ldr	r1, [r3, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80010f8:	2e04      	cmp	r6, #4
 80010fa:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80010fe:	f43f aee1 	beq.w	8000ec4 <HAL_ADC_ConfigChannel+0x104>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001102:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 8001106:	0059      	lsls	r1, r3, #1
 8001108:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(*preg,
 800110a:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800110e:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001112:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001116:	408b      	lsls	r3, r1
 8001118:	4313      	orrs	r3, r2
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <HAL_ADC_ConfigChannel+0x39c>)
 800111c:	403a      	ands	r2, r7
 800111e:	4313      	orrs	r3, r2
 8001120:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
 8001124:	e688      	b.n	8000e38 <HAL_ADC_ConfigChannel+0x78>
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001126:	f103 0668 	add.w	r6, r3, #104	; 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800112a:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 800112c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800112e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001132:	e6f4      	b.n	8000f1e <HAL_ADC_ConfigChannel+0x15e>
 8001134:	0007ffff 	.word	0x0007ffff
 8001138:	407f0000 	.word	0x407f0000
 800113c:	80080000 	.word	0x80080000
 8001140:	50040300 	.word	0x50040300
 8001144:	c7520000 	.word	0xc7520000
 8001148:	50040000 	.word	0x50040000
 800114c:	00030d40 	.word	0x00030d40
 8001150:	200000e4 	.word	0x200000e4
 8001154:	cb840000 	.word	0xcb840000
 8001158:	80000001 	.word	0x80000001
 800115c:	03fff000 	.word	0x03fff000
 8001160:	68c3      	ldr	r3, [r0, #12]
 8001162:	68c2      	ldr	r2, [r0, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800116a:	e6e9      	b.n	8000f40 <HAL_ADC_ConfigChannel+0x180>

0800116c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800116c:	b570      	push	{r4, r5, r6, lr}
 800116e:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001170:	6800      	ldr	r0, [r0, #0]
 8001172:	f7ff fcc4 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001176:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	0715      	lsls	r5, r2, #28
 800117c:	d542      	bpl.n	8001204 <ADC_ConversionStop+0x98>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800117e:	68da      	ldr	r2, [r3, #12]
 8001180:	0192      	lsls	r2, r2, #6
 8001182:	d523      	bpl.n	80011cc <ADC_ConversionStop+0x60>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001184:	8b20      	ldrh	r0, [r4, #24]
 8001186:	f240 1201 	movw	r2, #257	; 0x101
 800118a:	4290      	cmp	r0, r2
 800118c:	d11e      	bne.n	80011cc <ADC_ConversionStop+0x60>
 800118e:	4a29      	ldr	r2, [pc, #164]	; (8001234 <ADC_ConversionStop+0xc8>)
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001190:	6819      	ldr	r1, [r3, #0]
 8001192:	064e      	lsls	r6, r1, #25
 8001194:	d50e      	bpl.n	80011b4 <ADC_ConversionStop+0x48>
        }
        Conversion_Timeout_CPU_cycles ++;
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001196:	2240      	movs	r2, #64	; 0x40
 8001198:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800119a:	2101      	movs	r1, #1

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fcae 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
 80011a2:	b118      	cbz	r0, 80011ac <ADC_ConversionStop+0x40>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80011a4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80011a6:	6893      	ldr	r3, [r2, #8]
 80011a8:	079d      	lsls	r5, r3, #30
 80011aa:	d52e      	bpl.n	800120a <ADC_ConversionStop+0x9e>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80011ac:	2901      	cmp	r1, #1
 80011ae:	d10f      	bne.n	80011d0 <ADC_ConversionStop+0x64>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
        break;
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80011b0:	2504      	movs	r5, #4
        break;
 80011b2:	e018      	b.n	80011e6 <ADC_ConversionStop+0x7a>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80011b4:	3a01      	subs	r2, #1
 80011b6:	d1eb      	bne.n	8001190 <ADC_ConversionStop+0x24>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011ba:	f043 0310 	orr.w	r3, r3, #16
 80011be:	6563      	str	r3, [r4, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	65a3      	str	r3, [r4, #88]	; 0x58

        return HAL_ERROR;
 80011c8:	2001      	movs	r0, #1
 80011ca:	bd70      	pop	{r4, r5, r6, pc}
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80011cc:	2902      	cmp	r1, #2
 80011ce:	d1e5      	bne.n	800119c <ADC_ConversionStop+0x30>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80011d0:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011d2:	6893      	ldr	r3, [r2, #8]
 80011d4:	0718      	lsls	r0, r3, #28
 80011d6:	d421      	bmi.n	800121c <ADC_ConversionStop+0xb0>
    switch (conversion_group_reassigned)
 80011d8:	2902      	cmp	r1, #2
 80011da:	d003      	beq.n	80011e4 <ADC_ConversionStop+0x78>
 80011dc:	2903      	cmp	r1, #3
 80011de:	d1e7      	bne.n	80011b0 <ADC_ConversionStop+0x44>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80011e0:	250c      	movs	r5, #12
 80011e2:	e000      	b.n	80011e6 <ADC_ConversionStop+0x7a>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80011e4:	2508      	movs	r5, #8
    tickstart = HAL_GetTick();
 80011e6:	f7ff fc5b 	bl	8000aa0 <HAL_GetTick>
 80011ea:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	421d      	tst	r5, r3
 80011f2:	d101      	bne.n	80011f8 <ADC_ConversionStop+0x8c>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
 80011f6:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80011f8:	f7ff fc52 	bl	8000aa0 <HAL_GetTick>
 80011fc:	1b80      	subs	r0, r0, r6
 80011fe:	2805      	cmp	r0, #5
 8001200:	d9f4      	bls.n	80011ec <ADC_ConversionStop+0x80>
 8001202:	e7d9      	b.n	80011b8 <ADC_ConversionStop+0x4c>
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001204:	2800      	cmp	r0, #0
 8001206:	d1ba      	bne.n	800117e <ADC_ConversionStop+0x12>
 8001208:	e7f4      	b.n	80011f4 <ADC_ConversionStop+0x88>
  MODIFY_REG(ADCx->CR,
 800120a:	6893      	ldr	r3, [r2, #8]
 800120c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001210:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001214:	f043 0310 	orr.w	r3, r3, #16
 8001218:	6093      	str	r3, [r2, #8]
 800121a:	e7c7      	b.n	80011ac <ADC_ConversionStop+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800121c:	6893      	ldr	r3, [r2, #8]
 800121e:	079b      	lsls	r3, r3, #30
 8001220:	d4da      	bmi.n	80011d8 <ADC_ConversionStop+0x6c>
  MODIFY_REG(ADCx->CR,
 8001222:	6893      	ldr	r3, [r2, #8]
 8001224:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001228:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800122c:	f043 0320 	orr.w	r3, r3, #32
 8001230:	6093      	str	r3, [r2, #8]
 8001232:	e7d1      	b.n	80011d8 <ADC_ConversionStop+0x6c>
 8001234:	a3400001 	.word	0xa3400001

08001238 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001238:	b570      	push	{r4, r5, r6, lr}
 800123a:	4604      	mov	r4, r0

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800123c:	6800      	ldr	r0, [r0, #0]
 800123e:	f7ff fc5a 	bl	8000af6 <LL_ADC_IsEnabled>
 8001242:	b108      	cbz	r0, 8001248 <ADC_Enable+0x10>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001244:	2000      	movs	r0, #0
 8001246:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001248:	6822      	ldr	r2, [r4, #0]
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <ADC_Enable+0x68>)
 800124c:	6891      	ldr	r1, [r2, #8]
 800124e:	4219      	tst	r1, r3
 8001250:	d009      	beq.n	8001266 <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001252:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800125a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8001262:	2001      	movs	r0, #1
 8001264:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8001266:	6893      	ldr	r3, [r2, #8]
 8001268:	4d0e      	ldr	r5, [pc, #56]	; (80012a4 <ADC_Enable+0x6c>)
 800126a:	402b      	ands	r3, r5
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8001272:	f7ff fc15 	bl	8000aa0 <HAL_GetTick>
 8001276:	4606      	mov	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001278:	6820      	ldr	r0, [r4, #0]
 800127a:	6803      	ldr	r3, [r0, #0]
 800127c:	07db      	lsls	r3, r3, #31
 800127e:	d4e1      	bmi.n	8001244 <ADC_Enable+0xc>
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001280:	f7ff fc39 	bl	8000af6 <LL_ADC_IsEnabled>
 8001284:	b928      	cbnz	r0, 8001292 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8001286:	6822      	ldr	r2, [r4, #0]
 8001288:	6893      	ldr	r3, [r2, #8]
 800128a:	402b      	ands	r3, r5
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6093      	str	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001292:	f7ff fc05 	bl	8000aa0 <HAL_GetTick>
 8001296:	1b80      	subs	r0, r0, r6
 8001298:	2802      	cmp	r0, #2
 800129a:	d9ed      	bls.n	8001278 <ADC_Enable+0x40>
 800129c:	e7d9      	b.n	8001252 <ADC_Enable+0x1a>
 800129e:	bf00      	nop
 80012a0:	8000003f 	.word	0x8000003f
 80012a4:	7fffffc0 	.word	0x7fffffc0

080012a8 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80012a8:	4b35      	ldr	r3, [pc, #212]	; (8001380 <HAL_ADC_Start+0xd8>)
{
 80012aa:	b570      	push	{r4, r5, r6, lr}
 80012ac:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80012ae:	6800      	ldr	r0, [r0, #0]
 80012b0:	689e      	ldr	r6, [r3, #8]
 80012b2:	f7ff fc24 	bl	8000afe <LL_ADC_REG_IsConversionOngoing>
 80012b6:	4605      	mov	r5, r0
 80012b8:	2800      	cmp	r0, #0
 80012ba:	d15a      	bne.n	8001372 <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 80012bc:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d056      	beq.n	8001372 <HAL_ADC_Start+0xca>
 80012c4:	2301      	movs	r3, #1
 80012c6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80012ca:	4620      	mov	r0, r4
 80012cc:	f7ff ffb4 	bl	8001238 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80012d0:	2800      	cmp	r0, #0
 80012d2:	d14b      	bne.n	800136c <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 80012d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80012d6:	4a2b      	ldr	r2, [pc, #172]	; (8001384 <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 80012d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80012dc:	f023 0301 	bic.w	r3, r3, #1
 80012e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012e4:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80012e6:	6823      	ldr	r3, [r4, #0]
 80012e8:	4293      	cmp	r3, r2
 80012ea:	f006 061f 	and.w	r6, r6, #31
 80012ee:	d042      	beq.n	8001376 <HAL_ADC_Start+0xce>
 80012f0:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012f4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80012f8:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012fa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001300:	bf1c      	itt	ne
 8001302:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8001304:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001308:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800130a:	221c      	movs	r2, #28
 800130c:	601a      	str	r2, [r3, #0]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800130e:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001318:	d008      	beq.n	800132c <HAL_ADC_Start+0x84>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800131a:	2e09      	cmp	r6, #9
 800131c:	bf9d      	ittte	ls
 800131e:	f240 2221 	movwls	r2, #545	; 0x221
 8001322:	40f2      	lsrls	r2, r6
 8001324:	43d2      	mvnls	r2, r2
 8001326:	2201      	movhi	r2, #1
 8001328:	07d1      	lsls	r1, r2, #31
 800132a:	d411      	bmi.n	8001350 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001330:	bf41      	itttt	mi
 8001332:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001334:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001338:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 800133c:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 800133e:	689a      	ldr	r2, [r3, #8]
 8001340:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001344:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001348:	f042 0204 	orr.w	r2, r2, #4
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001350:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001352:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001356:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001358:	68eb      	ldr	r3, [r5, #12]
 800135a:	019b      	lsls	r3, r3, #6
 800135c:	d50f      	bpl.n	800137e <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800135e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001360:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001364:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001368:	6563      	str	r3, [r4, #84]	; 0x54
 800136a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 800136c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8001370:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8001372:	2002      	movs	r0, #2
 8001374:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001376:	4d04      	ldr	r5, [pc, #16]	; (8001388 <HAL_ADC_Start+0xe0>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001378:	2e00      	cmp	r6, #0
 800137a:	d0ba      	beq.n	80012f2 <HAL_ADC_Start+0x4a>
 800137c:	e7bd      	b.n	80012fa <HAL_ADC_Start+0x52>
}
 800137e:	bd70      	pop	{r4, r5, r6, pc}
 8001380:	50040300 	.word	0x50040300
 8001384:	50040100 	.word	0x50040100
 8001388:	50040000 	.word	0x50040000

0800138c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800138c:	b538      	push	{r3, r4, r5, lr}
 800138e:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001390:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001392:	6883      	ldr	r3, [r0, #8]
 8001394:	f003 0302 	and.w	r3, r3, #2

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001398:	f7ff fbad 	bl	8000af6 <LL_ADC_IsEnabled>
 800139c:	b908      	cbnz	r0, 80013a2 <ADC_Disable+0x16>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800139e:	2000      	movs	r0, #0
 80013a0:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1fb      	bne.n	800139e <ADC_Disable+0x12>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80013a6:	6822      	ldr	r2, [r4, #0]
 80013a8:	6893      	ldr	r3, [r2, #8]
 80013aa:	f003 030d 	and.w	r3, r3, #13
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d115      	bne.n	80013de <ADC_Disable+0x52>
  MODIFY_REG(ADCx->CR,
 80013b2:	6893      	ldr	r3, [r2, #8]
 80013b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013bc:	f043 0302 	orr.w	r3, r3, #2
 80013c0:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80013c2:	2303      	movs	r3, #3
 80013c4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80013c6:	f7ff fb6b 	bl	8000aa0 <HAL_GetTick>
 80013ca:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80013cc:	6823      	ldr	r3, [r4, #0]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	07db      	lsls	r3, r3, #31
 80013d2:	d5e4      	bpl.n	800139e <ADC_Disable+0x12>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80013d4:	f7ff fb64 	bl	8000aa0 <HAL_GetTick>
 80013d8:	1b40      	subs	r0, r0, r5
 80013da:	2802      	cmp	r0, #2
 80013dc:	d9f6      	bls.n	80013cc <ADC_Disable+0x40>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013e0:	f043 0310 	orr.w	r3, r3, #16
 80013e4:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 80013ee:	2001      	movs	r0, #1
 80013f0:	bd38      	pop	{r3, r4, r5, pc}

080013f2 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80013f2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80013f6:	2b01      	cmp	r3, #1
{
 80013f8:	b510      	push	{r4, lr}
 80013fa:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80013fc:	d016      	beq.n	800142c <HAL_ADC_Stop+0x3a>
 80013fe:	2301      	movs	r3, #1
 8001400:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001404:	2103      	movs	r1, #3
 8001406:	f7ff feb1 	bl	800116c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800140a:	b958      	cbnz	r0, 8001424 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 800140c:	4620      	mov	r0, r4
 800140e:	f7ff ffbd 	bl	800138c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001412:	b938      	cbnz	r0, 8001424 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8001414:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001416:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8001424:	2300      	movs	r3, #0
 8001426:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return tmp_hal_status;
 800142a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800142c:	2002      	movs	r0, #2
}
 800142e:	bd10      	pop	{r4, pc}

08001430 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001430:	6880      	ldr	r0, [r0, #8]
}
 8001432:	f000 0001 	and.w	r0, r0, #1
 8001436:	4770      	bx	lr

08001438 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001438:	6880      	ldr	r0, [r0, #8]
}
 800143a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800143e:	4770      	bx	lr

08001440 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001440:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001442:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8001446:	2b01      	cmp	r3, #1
{
 8001448:	b09b      	sub	sp, #108	; 0x6c
 800144a:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800144c:	d066      	beq.n	800151c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 800144e:	2301      	movs	r3, #1
 8001450:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001454:	4b32      	ldr	r3, [pc, #200]	; (8001520 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8001456:	6800      	ldr	r0, [r0, #0]
 8001458:	4298      	cmp	r0, r3
 800145a:	bf0c      	ite	eq
 800145c:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8001460:	2300      	movne	r3, #0
 8001462:	9301      	str	r3, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8001464:	9801      	ldr	r0, [sp, #4]
 8001466:	b940      	cbnz	r0, 800147a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001468:	6d53      	ldr	r3, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800146a:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800146e:	f043 0320 	orr.w	r3, r3, #32
 8001472:	6553      	str	r3, [r2, #84]	; 0x54

    return HAL_ERROR;
 8001474:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8001476:	b01b      	add	sp, #108	; 0x6c
 8001478:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800147a:	f7ff ffdd 	bl	8001438 <LL_ADC_REG_IsConversionOngoing>
 800147e:	4603      	mov	r3, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001480:	6810      	ldr	r0, [r2, #0]
 8001482:	f7ff ffd9 	bl	8001438 <LL_ADC_REG_IsConversionOngoing>
 8001486:	2800      	cmp	r0, #0
 8001488:	d142      	bne.n	8001510 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800148a:	2b00      	cmp	r3, #0
 800148c:	d140      	bne.n	8001510 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800148e:	680b      	ldr	r3, [r1, #0]
 8001490:	4c24      	ldr	r4, [pc, #144]	; (8001524 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8001492:	b333      	cbz	r3, 80014e2 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001494:	68a3      	ldr	r3, [r4, #8]
 8001496:	6848      	ldr	r0, [r1, #4]
 8001498:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800149c:	4303      	orrs	r3, r0
 800149e:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 80014a2:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 80014a6:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014a8:	481d      	ldr	r0, [pc, #116]	; (8001520 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 80014aa:	f7ff ffc1 	bl	8001430 <LL_ADC_IsEnabled>
 80014ae:	4603      	mov	r3, r0
 80014b0:	481d      	ldr	r0, [pc, #116]	; (8001528 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80014b2:	f7ff ffbd 	bl	8001430 <LL_ADC_IsEnabled>
 80014b6:	4303      	orrs	r3, r0
 80014b8:	481c      	ldr	r0, [pc, #112]	; (800152c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80014ba:	f7ff ffb9 	bl	8001430 <LL_ADC_IsEnabled>
 80014be:	4318      	orrs	r0, r3
 80014c0:	d004      	beq.n	80014cc <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80014c4:	2300      	movs	r3, #0
 80014c6:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80014ca:	e7d4      	b.n	8001476 <HAL_ADCEx_MultiModeConfigChannel+0x36>
        MODIFY_REG(tmpADC_Common->CCR,
 80014cc:	680b      	ldr	r3, [r1, #0]
 80014ce:	68a5      	ldr	r5, [r4, #8]
 80014d0:	6889      	ldr	r1, [r1, #8]
 80014d2:	430b      	orrs	r3, r1
 80014d4:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 80014d8:	f021 010f 	bic.w	r1, r1, #15
 80014dc:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80014de:	60a3      	str	r3, [r4, #8]
 80014e0:	e7f0      	b.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80014e2:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014e4:	480e      	ldr	r0, [pc, #56]	; (8001520 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80014e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80014ea:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014ec:	f7ff ffa0 	bl	8001430 <LL_ADC_IsEnabled>
 80014f0:	4603      	mov	r3, r0
 80014f2:	480d      	ldr	r0, [pc, #52]	; (8001528 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80014f4:	f7ff ff9c 	bl	8001430 <LL_ADC_IsEnabled>
 80014f8:	4303      	orrs	r3, r0
 80014fa:	480c      	ldr	r0, [pc, #48]	; (800152c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80014fc:	f7ff ff98 	bl	8001430 <LL_ADC_IsEnabled>
 8001500:	4318      	orrs	r0, r3
 8001502:	d1de      	bne.n	80014c2 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001504:	68a3      	ldr	r3, [r4, #8]
 8001506:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800150a:	f023 030f 	bic.w	r3, r3, #15
 800150e:	e7e6      	b.n	80014de <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001510:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8001518:	2001      	movs	r0, #1
 800151a:	e7d3      	b.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 800151c:	2002      	movs	r0, #2
 800151e:	e7aa      	b.n	8001476 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8001520:	50040000 	.word	0x50040000
 8001524:	50040300 	.word	0x50040300
 8001528:	50040100 	.word	0x50040100
 800152c:	50040200 	.word	0x50040200

08001530 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001530:	4a07      	ldr	r2, [pc, #28]	; (8001550 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001532:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001534:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	0c1b      	lsrs	r3, r3, #16
 800153c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001540:	0200      	lsls	r0, r0, #8
 8001542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001546:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800154a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800154c:	60d3      	str	r3, [r2, #12]
 800154e:	4770      	bx	lr
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001554:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001556:	b530      	push	{r4, r5, lr}
 8001558:	68dc      	ldr	r4, [r3, #12]
 800155a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800155e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001562:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001564:	2b04      	cmp	r3, #4
 8001566:	bf28      	it	cs
 8001568:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800156c:	f04f 0501 	mov.w	r5, #1
 8001570:	fa05 f303 	lsl.w	r3, r5, r3
 8001574:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001578:	bf8c      	ite	hi
 800157a:	3c03      	subhi	r4, #3
 800157c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157e:	4019      	ands	r1, r3
 8001580:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001582:	fa05 f404 	lsl.w	r4, r5, r4
 8001586:	3c01      	subs	r4, #1
 8001588:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800158a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	ea42 0201 	orr.w	r2, r2, r1
 8001590:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001594:	bfad      	iteet	ge
 8001596:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159a:	f000 000f 	andlt.w	r0, r0, #15
 800159e:	4b06      	ldrlt	r3, [pc, #24]	; (80015b8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a4:	bfb5      	itete	lt
 80015a6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ac:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80015b0:	bd30      	pop	{r4, r5, pc}
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00
 80015b8:	e000ed14 	.word	0xe000ed14

080015bc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015bc:	2800      	cmp	r0, #0
 80015be:	db08      	blt.n	80015d2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c0:	0942      	lsrs	r2, r0, #5
 80015c2:	2301      	movs	r3, #1
 80015c4:	f000 001f 	and.w	r0, r0, #31
 80015c8:	fa03 f000 	lsl.w	r0, r3, r0
 80015cc:	4b01      	ldr	r3, [pc, #4]	; (80015d4 <HAL_NVIC_EnableIRQ+0x18>)
 80015ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d8:	3801      	subs	r0, #1
 80015da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80015de:	d20a      	bcs.n	80015f6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	21f0      	movs	r1, #240	; 0xf0
 80015e8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ec:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ee:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80015f6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000e010 	.word	0xe000e010
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001604:	4b14      	ldr	r3, [pc, #80]	; (8001658 <DFSDM_GetChannelFromInstance+0x54>)
 8001606:	4298      	cmp	r0, r3
 8001608:	d017      	beq.n	800163a <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if (Instance == DFSDM1_Channel1)
 800160a:	3320      	adds	r3, #32
 800160c:	4298      	cmp	r0, r3
 800160e:	d016      	beq.n	800163e <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if (Instance == DFSDM1_Channel2)
 8001610:	3320      	adds	r3, #32
 8001612:	4298      	cmp	r0, r3
 8001614:	d015      	beq.n	8001642 <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if (Instance == DFSDM1_Channel3)
 8001616:	3320      	adds	r3, #32
 8001618:	4298      	cmp	r0, r3
 800161a:	d014      	beq.n	8001646 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800161c:	3320      	adds	r3, #32
 800161e:	4298      	cmp	r0, r3
 8001620:	d013      	beq.n	800164a <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if (Instance == DFSDM1_Channel5)
 8001622:	3320      	adds	r3, #32
 8001624:	4298      	cmp	r0, r3
 8001626:	d012      	beq.n	800164e <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if (Instance == DFSDM1_Channel6)
 8001628:	3320      	adds	r3, #32
 800162a:	4298      	cmp	r0, r3
 800162c:	d011      	beq.n	8001652 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if (Instance == DFSDM1_Channel7)
  {
    channel = 7;
 800162e:	3320      	adds	r3, #32
 8001630:	4298      	cmp	r0, r3
 8001632:	bf0c      	ite	eq
 8001634:	2007      	moveq	r0, #7
 8001636:	2000      	movne	r0, #0
 8001638:	4770      	bx	lr
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 800163a:	2000      	movs	r0, #0
 800163c:	4770      	bx	lr
    channel = 1;
 800163e:	2001      	movs	r0, #1
 8001640:	4770      	bx	lr
    channel = 2;
 8001642:	2002      	movs	r0, #2
 8001644:	4770      	bx	lr
    channel = 3;
 8001646:	2003      	movs	r0, #3
 8001648:	4770      	bx	lr
    channel = 4;
 800164a:	2004      	movs	r0, #4
 800164c:	4770      	bx	lr
    channel = 5;
 800164e:	2005      	movs	r0, #5
 8001650:	4770      	bx	lr
    channel = 6;
 8001652:	2006      	movs	r0, #6
  }

  return channel;
}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40016000 	.word	0x40016000

0800165c <HAL_DFSDM_ChannelInit>:
{
 800165c:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 800165e:	4604      	mov	r4, r0
 8001660:	2800      	cmp	r0, #0
 8001662:	d067      	beq.n	8001734 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001664:	6800      	ldr	r0, [r0, #0]
 8001666:	4d34      	ldr	r5, [pc, #208]	; (8001738 <HAL_DFSDM_ChannelInit+0xdc>)
 8001668:	f7ff ffcc 	bl	8001604 <DFSDM_GetChannelFromInstance>
 800166c:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d15f      	bne.n	8001734 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001674:	4620      	mov	r0, r4
 8001676:	f002 fd79 	bl	800416c <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 800167a:	4b30      	ldr	r3, [pc, #192]	; (800173c <HAL_DFSDM_ChannelInit+0xe0>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	3201      	adds	r2, #1
 8001680:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d119      	bne.n	80016bc <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001688:	4b2d      	ldr	r3, [pc, #180]	; (8001740 <HAL_DFSDM_ChannelInit+0xe4>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001690:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68a1      	ldr	r1, [r4, #8]
 8001696:	430a      	orrs	r2, r1
 8001698:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80016a0:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80016a2:	7922      	ldrb	r2, [r4, #4]
 80016a4:	2a01      	cmp	r2, #1
 80016a6:	d105      	bne.n	80016b4 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80016a8:	68e1      	ldr	r1, [r4, #12]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	3901      	subs	r1, #1
 80016ae:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80016b2:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016ba:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80016bc:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016be:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80016c0:	6803      	ldr	r3, [r0, #0]
 80016c2:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 80016c6:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016c8:	6923      	ldr	r3, [r4, #16]
 80016ca:	6802      	ldr	r2, [r0, #0]
 80016cc:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 80016ce:	69a1      	ldr	r1, [r4, #24]
 80016d0:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016d2:	4313      	orrs	r3, r2
 80016d4:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80016d6:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80016d8:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80016da:	f023 030f 	bic.w	r3, r3, #15
 80016de:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80016e0:	69e3      	ldr	r3, [r4, #28]
 80016e2:	6802      	ldr	r2, [r0, #0]
 80016e4:	430b      	orrs	r3, r1
 80016e6:	4313      	orrs	r3, r2
 80016e8:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80016ea:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80016ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80016f0:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 80016f4:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016f6:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80016f8:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016fa:	430b      	orrs	r3, r1
 80016fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001700:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001702:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001704:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800170c:	6843      	ldr	r3, [r0, #4]
 800170e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001712:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001714:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001718:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800171a:	6803      	ldr	r3, [r0, #0]
 800171c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001720:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001722:	2301      	movs	r3, #1
 8001724:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001728:	f7ff ff6c 	bl	8001604 <DFSDM_GetChannelFromInstance>
 800172c:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 8001730:	2000      	movs	r0, #0
 8001732:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001734:	2001      	movs	r0, #1
}
 8001736:	bd38      	pop	{r3, r4, r5, pc}
 8001738:	20000174 	.word	0x20000174
 800173c:	20000194 	.word	0x20000194
 8001740:	40016000 	.word	0x40016000

08001744 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001748:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800174a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80018f8 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001750:	4c67      	ldr	r4, [pc, #412]	; (80018f0 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001752:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001754:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001756:	9a01      	ldr	r2, [sp, #4]
 8001758:	40da      	lsrs	r2, r3
 800175a:	d102      	bne.n	8001762 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800175c:	b005      	add	sp, #20
 800175e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001762:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001764:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001766:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001768:	ea12 0e06 	ands.w	lr, r2, r6
 800176c:	f000 80b1 	beq.w	80018d2 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001770:	684a      	ldr	r2, [r1, #4]
 8001772:	f022 0710 	bic.w	r7, r2, #16
 8001776:	2f02      	cmp	r7, #2
 8001778:	d116      	bne.n	80017a8 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800177a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800177e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001782:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001786:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800178a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800178e:	f04f 0c0f 	mov.w	ip, #15
 8001792:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001796:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800179a:	690d      	ldr	r5, [r1, #16]
 800179c:	fa05 f50a 	lsl.w	r5, r5, sl
 80017a0:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80017a4:	f8c9 5020 	str.w	r5, [r9, #32]
 80017a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017ac:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80017ae:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017b2:	fa05 f50c 	lsl.w	r5, r5, ip
 80017b6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017b8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017bc:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017c0:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017c4:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017c6:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ca:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80017cc:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017d0:	d811      	bhi.n	80017f6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80017d2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017d4:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017d8:	68cf      	ldr	r7, [r1, #12]
 80017da:	fa07 f70c 	lsl.w	r7, r7, ip
 80017de:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80017e2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80017e4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017e6:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80017ea:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80017ee:	409f      	lsls	r7, r3
 80017f0:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80017f4:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80017f6:	f1ba 0f03 	cmp.w	sl, #3
 80017fa:	d107      	bne.n	800180c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80017fc:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80017fe:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001802:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001806:	409f      	lsls	r7, r3
 8001808:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800180a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800180c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800180e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001810:	688e      	ldr	r6, [r1, #8]
 8001812:	fa06 f60c 	lsl.w	r6, r6, ip
 8001816:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001818:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800181a:	00d5      	lsls	r5, r2, #3
 800181c:	d559      	bpl.n	80018d2 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001822:	f045 0501 	orr.w	r5, r5, #1
 8001826:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800182a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800182e:	f023 0603 	bic.w	r6, r3, #3
 8001832:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001836:	f005 0501 	and.w	r5, r5, #1
 800183a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800183e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001840:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001844:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001846:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001848:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800184c:	270f      	movs	r7, #15
 800184e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001852:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001856:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800185a:	d03c      	beq.n	80018d6 <HAL_GPIO_Init+0x192>
 800185c:	4d25      	ldr	r5, [pc, #148]	; (80018f4 <HAL_GPIO_Init+0x1b0>)
 800185e:	42a8      	cmp	r0, r5
 8001860:	d03b      	beq.n	80018da <HAL_GPIO_Init+0x196>
 8001862:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001866:	42a8      	cmp	r0, r5
 8001868:	d039      	beq.n	80018de <HAL_GPIO_Init+0x19a>
 800186a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800186e:	42a8      	cmp	r0, r5
 8001870:	d037      	beq.n	80018e2 <HAL_GPIO_Init+0x19e>
 8001872:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001876:	42a8      	cmp	r0, r5
 8001878:	d035      	beq.n	80018e6 <HAL_GPIO_Init+0x1a2>
 800187a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800187e:	42a8      	cmp	r0, r5
 8001880:	d033      	beq.n	80018ea <HAL_GPIO_Init+0x1a6>
 8001882:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001886:	42a8      	cmp	r0, r5
 8001888:	bf14      	ite	ne
 800188a:	2507      	movne	r5, #7
 800188c:	2506      	moveq	r5, #6
 800188e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001892:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001894:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001896:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001898:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800189c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 800189e:	bf54      	ite	pl
 80018a0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80018a2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80018a6:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80018a8:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018aa:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80018ac:	bf54      	ite	pl
 80018ae:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80018b0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80018b4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80018b6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80018ba:	bf54      	ite	pl
 80018bc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80018be:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80018c2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80018c4:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018c6:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80018c8:	bf54      	ite	pl
 80018ca:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80018cc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80018d0:	60e5      	str	r5, [r4, #12]
    position++;
 80018d2:	3301      	adds	r3, #1
 80018d4:	e73f      	b.n	8001756 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018d6:	2500      	movs	r5, #0
 80018d8:	e7d9      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018da:	2501      	movs	r5, #1
 80018dc:	e7d7      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018de:	2502      	movs	r5, #2
 80018e0:	e7d5      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018e2:	2503      	movs	r5, #3
 80018e4:	e7d3      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018e6:	2504      	movs	r5, #4
 80018e8:	e7d1      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018ea:	2505      	movs	r5, #5
 80018ec:	e7cf      	b.n	800188e <HAL_GPIO_Init+0x14a>
 80018ee:	bf00      	nop
 80018f0:	40010400 	.word	0x40010400
 80018f4:	48000400 	.word	0x48000400
 80018f8:	40021000 	.word	0x40021000

080018fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80018fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001900:	4c40      	ldr	r4, [pc, #256]	; (8001a04 <HAL_GPIO_DeInit+0x108>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001902:	f8df b108 	ldr.w	fp, [pc, #264]	; 8001a0c <HAL_GPIO_DeInit+0x110>
  uint32_t position = 0x00u;
 8001906:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001908:	f04f 0a01 	mov.w	sl, #1
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800190c:	f04f 080f 	mov.w	r8, #15
  while ((GPIO_Pin >> position) != 0x00u)
 8001910:	fa31 f203 	lsrs.w	r2, r1, r3
 8001914:	d101      	bne.n	800191a <HAL_GPIO_DeInit+0x1e>
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
  }
}
 8001916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 800191a:	fa0a f503 	lsl.w	r5, sl, r3
    if (iocurrent != 0x00u)
 800191e:	ea11 0605 	ands.w	r6, r1, r5
 8001922:	d060      	beq.n	80019e6 <HAL_GPIO_DeInit+0xea>
 8001924:	f023 0703 	bic.w	r7, r3, #3
 8001928:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800192c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001930:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001934:	68ba      	ldr	r2, [r7, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001936:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800193a:	fa08 f90e 	lsl.w	r9, r8, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800193e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001942:	ea02 0c09 	and.w	ip, r2, r9
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001946:	d050      	beq.n	80019ea <HAL_GPIO_DeInit+0xee>
 8001948:	4a2f      	ldr	r2, [pc, #188]	; (8001a08 <HAL_GPIO_DeInit+0x10c>)
 800194a:	4290      	cmp	r0, r2
 800194c:	d04f      	beq.n	80019ee <HAL_GPIO_DeInit+0xf2>
 800194e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001952:	4290      	cmp	r0, r2
 8001954:	d04d      	beq.n	80019f2 <HAL_GPIO_DeInit+0xf6>
 8001956:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800195a:	4290      	cmp	r0, r2
 800195c:	d04b      	beq.n	80019f6 <HAL_GPIO_DeInit+0xfa>
 800195e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001962:	4290      	cmp	r0, r2
 8001964:	d049      	beq.n	80019fa <HAL_GPIO_DeInit+0xfe>
 8001966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800196a:	4290      	cmp	r0, r2
 800196c:	d047      	beq.n	80019fe <HAL_GPIO_DeInit+0x102>
 800196e:	4558      	cmp	r0, fp
 8001970:	bf0c      	ite	eq
 8001972:	2206      	moveq	r2, #6
 8001974:	2207      	movne	r2, #7
 8001976:	fa02 f20e 	lsl.w	r2, r2, lr
 800197a:	4594      	cmp	ip, r2
 800197c:	d110      	bne.n	80019a0 <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR1 &= ~(iocurrent);
 800197e:	6822      	ldr	r2, [r4, #0]
 8001980:	43f6      	mvns	r6, r6
 8001982:	4032      	ands	r2, r6
 8001984:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001986:	6862      	ldr	r2, [r4, #4]
 8001988:	4032      	ands	r2, r6
 800198a:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800198c:	68a2      	ldr	r2, [r4, #8]
 800198e:	4032      	ands	r2, r6
 8001990:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001992:	68e2      	ldr	r2, [r4, #12]
 8001994:	4016      	ands	r6, r2
 8001996:	60e6      	str	r6, [r4, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	ea22 0209 	bic.w	r2, r2, r9
 800199e:	60ba      	str	r2, [r7, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80019a0:	6806      	ldr	r6, [r0, #0]
 80019a2:	2703      	movs	r7, #3
 80019a4:	005a      	lsls	r2, r3, #1
 80019a6:	fa07 f202 	lsl.w	r2, r7, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80019aa:	fa23 f707 	lsr.w	r7, r3, r7
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80019ae:	4316      	orrs	r6, r2
 80019b0:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80019b4:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80019b6:	f003 0607 	and.w	r6, r3, #7
 80019ba:	f8d7 e020 	ldr.w	lr, [r7, #32]
 80019be:	00b6      	lsls	r6, r6, #2
 80019c0:	fa08 f606 	lsl.w	r6, r8, r6
 80019c4:	ea2e 0606 	bic.w	r6, lr, r6
 80019c8:	623e      	str	r6, [r7, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019ca:	6886      	ldr	r6, [r0, #8]
 80019cc:	43d2      	mvns	r2, r2
 80019ce:	4016      	ands	r6, r2
 80019d0:	6086      	str	r6, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80019d2:	6846      	ldr	r6, [r0, #4]
 80019d4:	43ed      	mvns	r5, r5
 80019d6:	402e      	ands	r6, r5
 80019d8:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019da:	68c6      	ldr	r6, [r0, #12]
 80019dc:	4032      	ands	r2, r6
 80019de:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80019e0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80019e2:	4015      	ands	r5, r2
 80019e4:	62c5      	str	r5, [r0, #44]	; 0x2c
    position++;
 80019e6:	3301      	adds	r3, #1
 80019e8:	e792      	b.n	8001910 <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80019ea:	2200      	movs	r2, #0
 80019ec:	e7c3      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 80019ee:	2201      	movs	r2, #1
 80019f0:	e7c1      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 80019f2:	2202      	movs	r2, #2
 80019f4:	e7bf      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 80019f6:	2203      	movs	r2, #3
 80019f8:	e7bd      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 80019fa:	2204      	movs	r2, #4
 80019fc:	e7bb      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 80019fe:	2205      	movs	r2, #5
 8001a00:	e7b9      	b.n	8001976 <HAL_GPIO_DeInit+0x7a>
 8001a02:	bf00      	nop
 8001a04:	40010400 	.word	0x40010400
 8001a08:	48000400 	.word	0x48000400
 8001a0c:	48001800 	.word	0x48001800

08001a10 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a10:	b10a      	cbz	r2, 8001a16 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a12:	6181      	str	r1, [r0, #24]
 8001a14:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a16:	6281      	str	r1, [r0, #40]	; 0x28
 8001a18:	4770      	bx	lr

08001a1a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a1a:	4770      	bx	lr

08001a1c <HAL_GPIO_EXTI_IRQHandler>:
{
 8001a1c:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001a20:	6959      	ldr	r1, [r3, #20]
 8001a22:	4201      	tst	r1, r0
 8001a24:	d002      	beq.n	8001a2c <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a26:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a28:	f7ff fff7 	bl	8001a1a <HAL_GPIO_EXTI_Callback>
 8001a2c:	bd08      	pop	{r3, pc}
 8001a2e:	bf00      	nop
 8001a30:	40010400 	.word	0x40010400

08001a34 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a34:	6803      	ldr	r3, [r0, #0]
 8001a36:	699a      	ldr	r2, [r3, #24]
 8001a38:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a3a:	bf44      	itt	mi
 8001a3c:	2200      	movmi	r2, #0
 8001a3e:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a40:	699a      	ldr	r2, [r3, #24]
 8001a42:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a44:	bf5e      	ittt	pl
 8001a46:	699a      	ldrpl	r2, [r3, #24]
 8001a48:	f042 0201 	orrpl.w	r2, r2, #1
 8001a4c:	619a      	strpl	r2, [r3, #24]
 8001a4e:	4770      	bx	lr

08001a50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001a50:	b530      	push	{r4, r5, lr}
 8001a52:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001a54:	6805      	ldr	r5, [r0, #0]
 8001a56:	4323      	orrs	r3, r4
 8001a58:	0d64      	lsrs	r4, r4, #21
 8001a5a:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001a5e:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001a62:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001a66:	6868      	ldr	r0, [r5, #4]
 8001a68:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001a6c:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001a70:	4319      	orrs	r1, r3
 8001a72:	f044 0403 	orr.w	r4, r4, #3
 8001a76:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001a7a:	ea20 0404 	bic.w	r4, r0, r4
 8001a7e:	4321      	orrs	r1, r4
 8001a80:	6069      	str	r1, [r5, #4]
 8001a82:	bd30      	pop	{r4, r5, pc}

08001a84 <I2C_WaitOnFlagUntilTimeout>:
{
 8001a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a88:	9f06      	ldr	r7, [sp, #24]
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	4688      	mov	r8, r1
 8001a8e:	4616      	mov	r6, r2
 8001a90:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a92:	6822      	ldr	r2, [r4, #0]
 8001a94:	6993      	ldr	r3, [r2, #24]
 8001a96:	ea38 0303 	bics.w	r3, r8, r3
 8001a9a:	bf0c      	ite	eq
 8001a9c:	2301      	moveq	r3, #1
 8001a9e:	2300      	movne	r3, #0
 8001aa0:	42b3      	cmp	r3, r6
 8001aa2:	d002      	beq.n	8001aaa <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001aa4:	2000      	movs	r0, #0
}
 8001aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001aaa:	1c6b      	adds	r3, r5, #1
 8001aac:	d0f2      	beq.n	8001a94 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aae:	f7fe fff7 	bl	8000aa0 <HAL_GetTick>
 8001ab2:	1bc0      	subs	r0, r0, r7
 8001ab4:	4285      	cmp	r5, r0
 8001ab6:	d301      	bcc.n	8001abc <I2C_WaitOnFlagUntilTimeout+0x38>
 8001ab8:	2d00      	cmp	r5, #0
 8001aba:	d1ea      	bne.n	8001a92 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001abc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001abe:	f043 0320 	orr.w	r3, r3, #32
 8001ac2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ac4:	2320      	movs	r3, #32
 8001ac6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001ad0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001ada <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ada:	6803      	ldr	r3, [r0, #0]
{
 8001adc:	b570      	push	{r4, r5, r6, lr}
 8001ade:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ae0:	6998      	ldr	r0, [r3, #24]
 8001ae2:	f010 0010 	ands.w	r0, r0, #16
{
 8001ae6:	460d      	mov	r5, r1
 8001ae8:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aea:	d116      	bne.n	8001b1a <I2C_IsAcknowledgeFailed+0x40>
 8001aec:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001aee:	1c69      	adds	r1, r5, #1
 8001af0:	d014      	beq.n	8001b1c <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001af2:	f7fe ffd5 	bl	8000aa0 <HAL_GetTick>
 8001af6:	1b80      	subs	r0, r0, r6
 8001af8:	4285      	cmp	r5, r0
 8001afa:	d300      	bcc.n	8001afe <I2C_IsAcknowledgeFailed+0x24>
 8001afc:	b96d      	cbnz	r5, 8001b1a <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001afe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b00:	f043 0320 	orr.w	r3, r3, #32
 8001b04:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001b06:	2320      	movs	r3, #32
 8001b08:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001b12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001b16:	2001      	movs	r0, #1
}
 8001b18:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	6999      	ldr	r1, [r3, #24]
 8001b1e:	068a      	lsls	r2, r1, #26
 8001b20:	d5e5      	bpl.n	8001aee <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b22:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b24:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b26:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001b28:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b2a:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001b2c:	f7ff ff82 	bl	8001a34 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001b30:	6822      	ldr	r2, [r4, #0]
 8001b32:	6853      	ldr	r3, [r2, #4]
 8001b34:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001b38:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001b3c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001b40:	f023 0301 	bic.w	r3, r3, #1
 8001b44:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001b46:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b48:	f043 0304 	orr.w	r3, r3, #4
 8001b4c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001b4e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001b52:	e7db      	b.n	8001b0c <I2C_IsAcknowledgeFailed+0x32>

08001b54 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001b54:	b570      	push	{r4, r5, r6, lr}
 8001b56:	4604      	mov	r4, r0
 8001b58:	460d      	mov	r5, r1
 8001b5a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	079b      	lsls	r3, r3, #30
 8001b62:	d501      	bpl.n	8001b68 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001b64:	2000      	movs	r0, #0
 8001b66:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b68:	4632      	mov	r2, r6
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	f7ff ffb4 	bl	8001ada <I2C_IsAcknowledgeFailed>
 8001b72:	b9a0      	cbnz	r0, 8001b9e <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001b74:	1c6a      	adds	r2, r5, #1
 8001b76:	d0f1      	beq.n	8001b5c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b78:	f7fe ff92 	bl	8000aa0 <HAL_GetTick>
 8001b7c:	1b80      	subs	r0, r0, r6
 8001b7e:	4285      	cmp	r5, r0
 8001b80:	d301      	bcc.n	8001b86 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001b82:	2d00      	cmp	r5, #0
 8001b84:	d1ea      	bne.n	8001b5c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b86:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b88:	f043 0320 	orr.w	r3, r3, #32
 8001b8c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001b8e:	2320      	movs	r3, #32
 8001b90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001b9a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001b9e:	2001      	movs	r0, #1
}
 8001ba0:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ba4 <I2C_RequestMemoryWrite>:
{
 8001ba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001ba8:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001baa:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <I2C_RequestMemoryWrite+0x60>)
 8001bac:	9300      	str	r3, [sp, #0]
{
 8001bae:	4605      	mov	r5, r0
 8001bb0:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001bb2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bb6:	b2fa      	uxtb	r2, r7
 8001bb8:	f7ff ff4a 	bl	8001a50 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bbc:	4632      	mov	r2, r6
 8001bbe:	9908      	ldr	r1, [sp, #32]
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	f7ff ffc7 	bl	8001b54 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bc6:	b110      	cbz	r0, 8001bce <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001bc8:	2001      	movs	r0, #1
}
 8001bca:	b003      	add	sp, #12
 8001bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001bce:	2f01      	cmp	r7, #1
 8001bd0:	682b      	ldr	r3, [r5, #0]
 8001bd2:	d10c      	bne.n	8001bee <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001bd4:	b2e4      	uxtb	r4, r4
 8001bd6:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001bd8:	9b08      	ldr	r3, [sp, #32]
 8001bda:	9600      	str	r6, [sp, #0]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	4628      	mov	r0, r5
 8001be2:	f7ff ff4f 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001be6:	3000      	adds	r0, #0
 8001be8:	bf18      	it	ne
 8001bea:	2001      	movne	r0, #1
 8001bec:	e7ed      	b.n	8001bca <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001bee:	0a22      	lsrs	r2, r4, #8
 8001bf0:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bf2:	9908      	ldr	r1, [sp, #32]
 8001bf4:	4632      	mov	r2, r6
 8001bf6:	4628      	mov	r0, r5
 8001bf8:	f7ff ffac 	bl	8001b54 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bfc:	2800      	cmp	r0, #0
 8001bfe:	d1e3      	bne.n	8001bc8 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c00:	682b      	ldr	r3, [r5, #0]
 8001c02:	e7e7      	b.n	8001bd4 <I2C_RequestMemoryWrite+0x30>
 8001c04:	80002000 	.word	0x80002000

08001c08 <I2C_RequestMemoryRead>:
{
 8001c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c0a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001c0c:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c0e:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <I2C_RequestMemoryRead+0x60>)
 8001c10:	9300      	str	r3, [sp, #0]
{
 8001c12:	4605      	mov	r5, r0
 8001c14:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c16:	2300      	movs	r3, #0
 8001c18:	b2fa      	uxtb	r2, r7
 8001c1a:	f7ff ff19 	bl	8001a50 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c1e:	4632      	mov	r2, r6
 8001c20:	9908      	ldr	r1, [sp, #32]
 8001c22:	4628      	mov	r0, r5
 8001c24:	f7ff ff96 	bl	8001b54 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c28:	b110      	cbz	r0, 8001c30 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001c2a:	2001      	movs	r0, #1
}
 8001c2c:	b003      	add	sp, #12
 8001c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c30:	2f01      	cmp	r7, #1
 8001c32:	682b      	ldr	r3, [r5, #0]
 8001c34:	d10c      	bne.n	8001c50 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c36:	b2e4      	uxtb	r4, r4
 8001c38:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001c3a:	9b08      	ldr	r3, [sp, #32]
 8001c3c:	9600      	str	r6, [sp, #0]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2140      	movs	r1, #64	; 0x40
 8001c42:	4628      	mov	r0, r5
 8001c44:	f7ff ff1e 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001c48:	3000      	adds	r0, #0
 8001c4a:	bf18      	it	ne
 8001c4c:	2001      	movne	r0, #1
 8001c4e:	e7ed      	b.n	8001c2c <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c50:	0a22      	lsrs	r2, r4, #8
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c54:	9908      	ldr	r1, [sp, #32]
 8001c56:	4632      	mov	r2, r6
 8001c58:	4628      	mov	r0, r5
 8001c5a:	f7ff ff7b 	bl	8001b54 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c5e:	2800      	cmp	r0, #0
 8001c60:	d1e3      	bne.n	8001c2a <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c62:	682b      	ldr	r3, [r5, #0]
 8001c64:	e7e7      	b.n	8001c36 <I2C_RequestMemoryRead+0x2e>
 8001c66:	bf00      	nop
 8001c68:	80002000 	.word	0x80002000

08001c6c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001c6c:	b570      	push	{r4, r5, r6, lr}
 8001c6e:	4604      	mov	r4, r0
 8001c70:	460d      	mov	r5, r1
 8001c72:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	069b      	lsls	r3, r3, #26
 8001c7a:	d501      	bpl.n	8001c80 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c80:	4632      	mov	r2, r6
 8001c82:	4629      	mov	r1, r5
 8001c84:	4620      	mov	r0, r4
 8001c86:	f7ff ff28 	bl	8001ada <I2C_IsAcknowledgeFailed>
 8001c8a:	b990      	cbnz	r0, 8001cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c8c:	f7fe ff08 	bl	8000aa0 <HAL_GetTick>
 8001c90:	1b80      	subs	r0, r0, r6
 8001c92:	4285      	cmp	r5, r0
 8001c94:	d301      	bcc.n	8001c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001c96:	2d00      	cmp	r5, #0
 8001c98:	d1ec      	bne.n	8001c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c9c:	f043 0320 	orr.w	r3, r3, #32
 8001ca0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ca2:	2320      	movs	r3, #32
 8001ca4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001cae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001cb2:	2001      	movs	r0, #1
}
 8001cb4:	bd70      	pop	{r4, r5, r6, pc}

08001cb6 <HAL_I2C_Init>:
{
 8001cb6:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001cb8:	4604      	mov	r4, r0
 8001cba:	2800      	cmp	r0, #0
 8001cbc:	d04a      	beq.n	8001d54 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cbe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001cc2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cc6:	b91b      	cbnz	r3, 8001cd0 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001cc8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001ccc:	f002 fa80 	bl	80041d0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd0:	2324      	movs	r3, #36	; 0x24
 8001cd2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001cd6:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cd8:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ce2:	6862      	ldr	r2, [r4, #4]
 8001ce4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ce8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cea:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cec:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cf6:	d124      	bne.n	8001d42 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cf8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cfc:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cfe:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d00:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d02:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001d06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d0a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d12:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d14:	6922      	ldr	r2, [r4, #16]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	69a1      	ldr	r1, [r4, #24]
 8001d1a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d1e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d20:	6a21      	ldr	r1, [r4, #32]
 8001d22:	69e2      	ldr	r2, [r4, #28]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	f042 0201 	orr.w	r2, r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d30:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001d32:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d34:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d36:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d3a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d3c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001d40:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d42:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d46:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d48:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d4a:	bf04      	itt	eq
 8001d4c:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001d50:	605a      	streq	r2, [r3, #4]
 8001d52:	e7d4      	b.n	8001cfe <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001d54:	2001      	movs	r0, #1
}
 8001d56:	bd10      	pop	{r4, pc}

08001d58 <HAL_I2C_DeInit>:
{
 8001d58:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001d5a:	4604      	mov	r4, r0
 8001d5c:	b198      	cbz	r0, 8001d86 <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8001d5e:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d60:	2324      	movs	r3, #36	; 0x24
 8001d62:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001d66:	6813      	ldr	r3, [r2, #0]
 8001d68:	f023 0301 	bic.w	r3, r3, #1
 8001d6c:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8001d6e:	f002 fa65 	bl	800423c <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d72:	2000      	movs	r0, #0
 8001d74:	6460      	str	r0, [r4, #68]	; 0x44
  __HAL_UNLOCK(hi2c);
 8001d76:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
 8001d7a:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d7e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d80:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001d84:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d86:	2001      	movs	r0, #1
}
 8001d88:	bd10      	pop	{r4, pc}

08001d8a <HAL_I2C_Mem_Write>:
{
 8001d8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d8e:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d90:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001d94:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d96:	2b20      	cmp	r3, #32
{
 8001d98:	4604      	mov	r4, r0
 8001d9a:	460f      	mov	r7, r1
 8001d9c:	9203      	str	r2, [sp, #12]
 8001d9e:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001da2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001da6:	f040 80a5 	bne.w	8001ef4 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8001daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001dac:	b113      	cbz	r3, 8001db4 <HAL_I2C_Mem_Write+0x2a>
 8001dae:	f1ba 0f00 	cmp.w	sl, #0
 8001db2:	d106      	bne.n	8001dc2 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001db8:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001dba:	2001      	movs	r0, #1
}
 8001dbc:	b005      	add	sp, #20
 8001dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001dc2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	f000 8094 	beq.w	8001ef4 <HAL_I2C_Mem_Write+0x16a>
 8001dcc:	2501      	movs	r5, #1
 8001dce:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001dd2:	f7fe fe65 	bl	8000aa0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001dd6:	2319      	movs	r3, #25
 8001dd8:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001dda:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ddc:	462a      	mov	r2, r5
 8001dde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001de2:	4620      	mov	r0, r4
 8001de4:	f7ff fe4e 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
 8001de8:	4681      	mov	r9, r0
 8001dea:	2800      	cmp	r0, #0
 8001dec:	d1e5      	bne.n	8001dba <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001dee:	2321      	movs	r3, #33	; 0x21
 8001df0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001df4:	2340      	movs	r3, #64	; 0x40
 8001df6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dfc:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001dfe:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001e00:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001e02:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e06:	9601      	str	r6, [sp, #4]
 8001e08:	f8cd 8000 	str.w	r8, [sp]
 8001e0c:	465b      	mov	r3, fp
 8001e0e:	9a03      	ldr	r2, [sp, #12]
 8001e10:	4639      	mov	r1, r7
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7ff fec6 	bl	8001ba4 <I2C_RequestMemoryWrite>
 8001e18:	b110      	cbz	r0, 8001e20 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8001e1a:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001e1e:	e7cc      	b.n	8001dba <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2bff      	cmp	r3, #255	; 0xff
 8001e26:	d955      	bls.n	8001ed4 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e28:	22ff      	movs	r2, #255	; 0xff
 8001e2a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e2c:	9000      	str	r0, [sp, #0]
 8001e2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e32:	4639      	mov	r1, r7
 8001e34:	4620      	mov	r0, r4
 8001e36:	f7ff fe0b 	bl	8001a50 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e3a:	4632      	mov	r2, r6
 8001e3c:	4641      	mov	r1, r8
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f7ff fe88 	bl	8001b54 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d1b8      	bne.n	8001dba <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e4a:	6822      	ldr	r2, [r4, #0]
 8001e4c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001e50:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001e52:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001e54:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001e56:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e5e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001e60:	3a01      	subs	r2, #1
 8001e62:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e64:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001e66:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e68:	b1ab      	cbz	r3, 8001e96 <HAL_I2C_Mem_Write+0x10c>
 8001e6a:	b9a2      	cbnz	r2, 8001e96 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e6c:	9600      	str	r6, [sp, #0]
 8001e6e:	4643      	mov	r3, r8
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	4620      	mov	r0, r4
 8001e74:	f7ff fe06 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	d19e      	bne.n	8001dba <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	2bff      	cmp	r3, #255	; 0xff
 8001e82:	d92f      	bls.n	8001ee4 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e84:	22ff      	movs	r2, #255	; 0xff
 8001e86:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e88:	9000      	str	r0, [sp, #0]
 8001e8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e8e:	4639      	mov	r1, r7
 8001e90:	4620      	mov	r0, r4
 8001e92:	f7ff fddd 	bl	8001a50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001e96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1cd      	bne.n	8001e3a <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e9e:	4632      	mov	r2, r6
 8001ea0:	4641      	mov	r1, r8
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f7ff fee2 	bl	8001c6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d186      	bne.n	8001dba <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	2120      	movs	r1, #32
 8001eb0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001eb8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001ebc:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001ec0:	f022 0201 	bic.w	r2, r2, #1
 8001ec4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ec6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001eca:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ece:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001ed2:	e773      	b.n	8001dbc <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001ed4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ed6:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001ed8:	b292      	uxth	r2, r2
 8001eda:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001edc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	e7a6      	b.n	8001e32 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8001ee4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ee6:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001ee8:	b292      	uxth	r2, r2
 8001eea:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	e7cc      	b.n	8001e8e <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8001ef4:	2002      	movs	r0, #2
 8001ef6:	e761      	b.n	8001dbc <HAL_I2C_Mem_Write+0x32>

08001ef8 <HAL_I2C_Mem_Read>:
{
 8001ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001efc:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001efe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001f02:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f04:	2b20      	cmp	r3, #32
{
 8001f06:	4604      	mov	r4, r0
 8001f08:	460f      	mov	r7, r1
 8001f0a:	9203      	str	r2, [sp, #12]
 8001f0c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001f10:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f14:	f040 80a9 	bne.w	800206a <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001f18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f1a:	b113      	cbz	r3, 8001f22 <HAL_I2C_Mem_Read+0x2a>
 8001f1c:	f1ba 0f00 	cmp.w	sl, #0
 8001f20:	d106      	bne.n	8001f30 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f26:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001f28:	2001      	movs	r0, #1
}
 8001f2a:	b005      	add	sp, #20
 8001f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001f30:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	f000 8098 	beq.w	800206a <HAL_I2C_Mem_Read+0x172>
 8001f3a:	2501      	movs	r5, #1
 8001f3c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001f40:	f7fe fdae 	bl	8000aa0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f44:	2319      	movs	r3, #25
 8001f46:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001f48:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f4a:	462a      	mov	r2, r5
 8001f4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f50:	4620      	mov	r0, r4
 8001f52:	f7ff fd97 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
 8001f56:	4681      	mov	r9, r0
 8001f58:	2800      	cmp	r0, #0
 8001f5a:	d1e5      	bne.n	8001f28 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f5c:	2322      	movs	r3, #34	; 0x22
 8001f5e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f62:	2340      	movs	r3, #64	; 0x40
 8001f64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001f68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f6a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001f6c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001f6e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001f70:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f74:	9601      	str	r6, [sp, #4]
 8001f76:	f8cd 8000 	str.w	r8, [sp]
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	9a03      	ldr	r2, [sp, #12]
 8001f7e:	4639      	mov	r1, r7
 8001f80:	4620      	mov	r0, r4
 8001f82:	f7ff fe41 	bl	8001c08 <I2C_RequestMemoryRead>
 8001f86:	b110      	cbz	r0, 8001f8e <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8001f88:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001f8c:	e7cc      	b.n	8001f28 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f8e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	2bff      	cmp	r3, #255	; 0xff
 8001f94:	4b36      	ldr	r3, [pc, #216]	; (8002070 <HAL_I2C_Mem_Read+0x178>)
 8001f96:	d958      	bls.n	800204a <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f98:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001f9a:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f9c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001f9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001fa2:	4639      	mov	r1, r7
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	f7ff fd53 	bl	8001a50 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001faa:	9600      	str	r6, [sp, #0]
 8001fac:	4643      	mov	r3, r8
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2104      	movs	r1, #4
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	f7ff fd66 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
 8001fb8:	2800      	cmp	r0, #0
 8001fba:	d1b5      	bne.n	8001f28 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001fbc:	6822      	ldr	r2, [r4, #0]
 8001fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fc2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001fc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001fc6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001fc8:	3301      	adds	r3, #1
 8001fca:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001fcc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fd4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001fd6:	3a01      	subs	r2, #1
 8001fd8:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fda:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001fdc:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fde:	b1ab      	cbz	r3, 800200c <HAL_I2C_Mem_Read+0x114>
 8001fe0:	b9a2      	cbnz	r2, 800200c <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fe2:	9600      	str	r6, [sp, #0]
 8001fe4:	4643      	mov	r3, r8
 8001fe6:	2180      	movs	r1, #128	; 0x80
 8001fe8:	4620      	mov	r0, r4
 8001fea:	f7ff fd4b 	bl	8001a84 <I2C_WaitOnFlagUntilTimeout>
 8001fee:	2800      	cmp	r0, #0
 8001ff0:	d19a      	bne.n	8001f28 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ff2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	2bff      	cmp	r3, #255	; 0xff
 8001ff8:	d92f      	bls.n	800205a <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ffa:	22ff      	movs	r2, #255	; 0xff
 8001ffc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ffe:	9000      	str	r0, [sp, #0]
 8002000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002004:	4639      	mov	r1, r7
 8002006:	4620      	mov	r0, r4
 8002008:	f7ff fd22 	bl	8001a50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800200c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800200e:	b29b      	uxth	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1ca      	bne.n	8001faa <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002014:	4632      	mov	r2, r6
 8002016:	4641      	mov	r1, r8
 8002018:	4620      	mov	r0, r4
 800201a:	f7ff fe27 	bl	8001c6c <I2C_WaitOnSTOPFlagUntilTimeout>
 800201e:	2800      	cmp	r0, #0
 8002020:	d182      	bne.n	8001f28 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002022:	6823      	ldr	r3, [r4, #0]
 8002024:	2120      	movs	r1, #32
 8002026:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800202e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002032:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800203c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002040:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002044:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002048:	e76f      	b.n	8001f2a <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800204a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800204c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800204e:	b292      	uxth	r2, r2
 8002050:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	e7a3      	b.n	8001fa2 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800205a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800205c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800205e:	b292      	uxth	r2, r2
 8002060:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002062:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	e7cc      	b.n	8002004 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 800206a:	2002      	movs	r0, #2
 800206c:	e75d      	b.n	8001f2a <HAL_I2C_Mem_Read+0x32>
 800206e:	bf00      	nop
 8002070:	80002400 	.word	0x80002400

08002074 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002074:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	2a20      	cmp	r2, #32
{
 800207c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800207e:	d11d      	bne.n	80020bc <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002080:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002084:	2b01      	cmp	r3, #1
 8002086:	d019      	beq.n	80020bc <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002088:	2324      	movs	r3, #36	; 0x24
 800208a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800208e:	6803      	ldr	r3, [r0, #0]
 8002090:	681c      	ldr	r4, [r3, #0]
 8002092:	f024 0401 	bic.w	r4, r4, #1
 8002096:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002098:	681c      	ldr	r4, [r3, #0]
 800209a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800209e:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020a0:	681c      	ldr	r4, [r3, #0]
 80020a2:	4321      	orrs	r1, r4
 80020a4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020a6:	6819      	ldr	r1, [r3, #0]
 80020a8:	f041 0101 	orr.w	r1, r1, #1
 80020ac:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ae:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80020b0:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80020b4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80020b8:	4618      	mov	r0, r3
 80020ba:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80020bc:	2002      	movs	r0, #2
  }
}
 80020be:	bd10      	pop	{r4, pc}

080020c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020c0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80020c6:	b2e4      	uxtb	r4, r4
 80020c8:	2c20      	cmp	r4, #32
 80020ca:	d11c      	bne.n	8002106 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d018      	beq.n	8002106 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020d4:	2324      	movs	r3, #36	; 0x24
 80020d6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020da:	6803      	ldr	r3, [r0, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	f022 0201 	bic.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020e4:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020e6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020ea:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020ee:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f8:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80020fa:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80020fe:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002102:	4618      	mov	r0, r3
 8002104:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8002106:	2002      	movs	r0, #2
  }
}
 8002108:	bd10      	pop	{r4, pc}

0800210a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800210a:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800210c:	4604      	mov	r4, r0
{
 800210e:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8002110:	b360      	cbz	r0, 800216c <HAL_PCD_Init+0x62>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002112:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 8002116:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002118:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800211c:	b91b      	cbnz	r3, 8002126 <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800211e:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002122:	f002 f93d 	bl	80043a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002126:	2303      	movs	r3, #3
 8002128:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800212c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800212e:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002130:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 8002134:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 8002138:	bf08      	it	eq
 800213a:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 800213c:	f001 fb6b 	bl	8003816 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002142:	466e      	mov	r6, sp
 8002144:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002148:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800214a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800214e:	e886 0003 	stmia.w	r6, {r0, r1}
 8002152:	4625      	mov	r5, r4
 8002154:	1d27      	adds	r7, r4, #4
 8002156:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800215a:	f855 0b10 	ldr.w	r0, [r5], #16
 800215e:	f001 fb23 	bl	80037a8 <USB_CoreInit>
 8002162:	4606      	mov	r6, r0
 8002164:	b120      	cbz	r0, 8002170 <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002166:	2302      	movs	r3, #2
 8002168:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 800216c:	2501      	movs	r5, #1
 800216e:	e056      	b.n	800221e <HAL_PCD_Init+0x114>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002170:	4601      	mov	r1, r0
 8002172:	6820      	ldr	r0, [r4, #0]
 8002174:	f001 fb55 	bl	8003822 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002178:	4630      	mov	r0, r6
 800217a:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800217e:	261c      	movs	r6, #28
 8002180:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002184:	4601      	mov	r1, r0
 8002186:	b2c2      	uxtb	r2, r0
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002188:	4596      	cmp	lr, r2
 800218a:	f100 0001 	add.w	r0, r0, #1
 800218e:	d81c      	bhi.n	80021ca <HAL_PCD_Init+0xc0>
 8002190:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002192:	261c      	movs	r6, #28
 8002194:	4619      	mov	r1, r3
 8002196:	b2d8      	uxtb	r0, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002198:	4586      	cmp	lr, r0
 800219a:	f103 0301 	add.w	r3, r3, #1
 800219e:	d822      	bhi.n	80021e6 <HAL_PCD_Init+0xdc>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a2:	466e      	mov	r6, sp
 80021a4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80021a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80021aa:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021ae:	e886 0003 	stmia.w	r6, {r0, r1}
 80021b2:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80021b6:	6820      	ldr	r0, [r4, #0]
 80021b8:	f001 fb74 	bl	80038a4 <USB_DevInit>
 80021bc:	2301      	movs	r3, #1
 80021be:	4605      	mov	r5, r0
 80021c0:	b300      	cbz	r0, 8002204 <HAL_PCD_Init+0xfa>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021c2:	2202      	movs	r2, #2
 80021c4:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 80021c8:	e7d0      	b.n	800216c <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 80021ca:	fb06 4302 	mla	r3, r6, r2, r4
 80021ce:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80021d6:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021da:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80021de:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021e0:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e2:	6519      	str	r1, [r3, #80]	; 0x50
 80021e4:	e7cf      	b.n	8002186 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 80021e6:	fb06 4200 	mla	r2, r6, r0, r4
 80021ea:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80021ee:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021f2:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021f6:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021fa:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80021fe:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8002202:	e7c8      	b.n	8002196 <HAL_PCD_Init+0x8c>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8002204:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002208:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800220c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800220e:	2b01      	cmp	r3, #1
 8002210:	d102      	bne.n	8002218 <HAL_PCD_Init+0x10e>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002212:	4620      	mov	r0, r4
 8002214:	f000 f806 	bl	8002224 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8002218:	6820      	ldr	r0, [r4, #0]
 800221a:	f001 fbeb 	bl	80039f4 <USB_DevDisconnect>

  return HAL_OK;
}
 800221e:	4628      	mov	r0, r5
 8002220:	b00b      	add	sp, #44	; 0x2c
 8002222:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002224 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002224:	6802      	ldr	r2, [r0, #0]
{
 8002226:	4603      	mov	r3, r0

  hpcd->lpm_active = 1U;
 8002228:	2101      	movs	r1, #1
 800222a:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800222e:	2000      	movs	r0, #0
 8002230:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002234:	6993      	ldr	r3, [r2, #24]
 8002236:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800223a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800223c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800223e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002242:	f043 0303 	orr.w	r3, r3, #3
 8002246:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8002248:	4770      	bx	lr
	...

0800224c <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800224c:	4a02      	ldr	r2, [pc, #8]	; (8002258 <HAL_PWR_EnableBkUpAccess+0xc>)
 800224e:	6813      	ldr	r3, [r2, #0]
 8002250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002254:	6013      	str	r3, [r2, #0]
 8002256:	4770      	bx	lr
 8002258:	40007000 	.word	0x40007000

0800225c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800225c:	4b02      	ldr	r3, [pc, #8]	; (8002268 <HAL_PWREx_GetVoltageRange+0xc>)
 800225e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002260:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40007000 	.word	0x40007000

0800226c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800226c:	4b17      	ldr	r3, [pc, #92]	; (80022cc <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800226e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002270:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002274:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002278:	d11c      	bne.n	80022b4 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800227a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800227e:	d015      	beq.n	80022ac <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8002286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800228c:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 800228e:	6811      	ldr	r1, [r2, #0]
 8002290:	2232      	movs	r2, #50	; 0x32
 8002292:	434a      	muls	r2, r1
 8002294:	490f      	ldr	r1, [pc, #60]	; (80022d4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8002296:	fbb2 f2f1 	udiv	r2, r2, r1
 800229a:	4619      	mov	r1, r3
 800229c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800229e:	6958      	ldr	r0, [r3, #20]
 80022a0:	0540      	lsls	r0, r0, #21
 80022a2:	d500      	bpl.n	80022a6 <HAL_PWREx_ControlVoltageScaling+0x3a>
 80022a4:	b922      	cbnz	r2, 80022b0 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022a6:	694b      	ldr	r3, [r1, #20]
 80022a8:	055b      	lsls	r3, r3, #21
 80022aa:	d40d      	bmi.n	80022c8 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022ac:	2000      	movs	r0, #0
 80022ae:	4770      	bx	lr
        wait_loop_index--;
 80022b0:	3a01      	subs	r2, #1
 80022b2:	e7f4      	b.n	800229e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022b4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022b8:	bf1f      	itttt	ne
 80022ba:	681a      	ldrne	r2, [r3, #0]
 80022bc:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80022c0:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80022c4:	601a      	strne	r2, [r3, #0]
 80022c6:	e7f1      	b.n	80022ac <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80022c8:	2003      	movs	r0, #3
}
 80022ca:	4770      	bx	lr
 80022cc:	40007000 	.word	0x40007000
 80022d0:	200000e4 	.word	0x200000e4
 80022d4:	000f4240 	.word	0x000f4240

080022d8 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80022d8:	4a02      	ldr	r2, [pc, #8]	; (80022e4 <HAL_PWREx_EnableVddUSB+0xc>)
 80022da:	6853      	ldr	r3, [r2, #4]
 80022dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022e0:	6053      	str	r3, [r2, #4]
 80022e2:	4770      	bx	lr
 80022e4:	40007000 	.word	0x40007000

080022e8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80022e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ec:	9d06      	ldr	r5, [sp, #24]
 80022ee:	4604      	mov	r4, r0
 80022f0:	460f      	mov	r7, r1
 80022f2:	4616      	mov	r6, r2
 80022f4:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80022f6:	6821      	ldr	r1, [r4, #0]
 80022f8:	688a      	ldr	r2, [r1, #8]
 80022fa:	423a      	tst	r2, r7
 80022fc:	bf14      	ite	ne
 80022fe:	2201      	movne	r2, #1
 8002300:	2200      	moveq	r2, #0
 8002302:	42b2      	cmp	r2, r6
 8002304:	d102      	bne.n	800230c <QSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002306:	2000      	movs	r0, #0
}
 8002308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800230c:	1c6b      	adds	r3, r5, #1
 800230e:	d0f3      	beq.n	80022f8 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002310:	f7fe fbc6 	bl	8000aa0 <HAL_GetTick>
 8002314:	eba0 0008 	sub.w	r0, r0, r8
 8002318:	4285      	cmp	r5, r0
 800231a:	d301      	bcc.n	8002320 <QSPI_WaitFlagStateUntilTimeout+0x38>
 800231c:	2d00      	cmp	r5, #0
 800231e:	d1ea      	bne.n	80022f6 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002320:	2304      	movs	r3, #4
 8002322:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002326:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800232e:	2001      	movs	r0, #1
 8002330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002334 <HAL_QSPI_Init>:
{
 8002334:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002336:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002338:	f7fe fbb2 	bl	8000aa0 <HAL_GetTick>
 800233c:	4605      	mov	r5, r0
  if(hqspi == NULL)
 800233e:	2c00      	cmp	r4, #0
 8002340:	d049      	beq.n	80023d6 <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8002342:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002346:	2b01      	cmp	r3, #1
 8002348:	d047      	beq.n	80023da <HAL_QSPI_Init+0xa6>
 800234a:	2301      	movs	r3, #1
 800234c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002350:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002354:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8002358:	b93a      	cbnz	r2, 800236a <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 800235a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 800235e:	4620      	mov	r0, r4
 8002360:	f001 ff82 	bl	8004268 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8002364:	f241 3388 	movw	r3, #5000	; 0x1388
 8002368:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800236a:	6820      	ldr	r0, [r4, #0]
 800236c:	68a1      	ldr	r1, [r4, #8]
 800236e:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002370:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002372:	3901      	subs	r1, #1
 8002374:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8002378:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800237c:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800237e:	2120      	movs	r1, #32
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2200      	movs	r2, #0
 8002384:	462b      	mov	r3, r5
 8002386:	4620      	mov	r0, r4
 8002388:	f7ff ffae 	bl	80022e8 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 800238c:	b9f0      	cbnz	r0, 80023cc <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800238e:	6822      	ldr	r2, [r4, #0]
 8002390:	6865      	ldr	r5, [r4, #4]
 8002392:	6811      	ldr	r1, [r2, #0]
 8002394:	68e3      	ldr	r3, [r4, #12]
 8002396:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800239a:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 800239e:	f021 0110 	bic.w	r1, r1, #16
 80023a2:	430b      	orrs	r3, r1
 80023a4:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80023a6:	69a1      	ldr	r1, [r4, #24]
 80023a8:	6963      	ldr	r3, [r4, #20]
 80023aa:	6855      	ldr	r5, [r2, #4]
 80023ac:	430b      	orrs	r3, r1
 80023ae:	6921      	ldr	r1, [r4, #16]
 80023b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80023b4:	490a      	ldr	r1, [pc, #40]	; (80023e0 <HAL_QSPI_Init+0xac>)
 80023b6:	4029      	ands	r1, r5
 80023b8:	430b      	orrs	r3, r1
 80023ba:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80023bc:	6813      	ldr	r3, [r2, #0]
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 80023c4:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80023c6:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 80023c8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 80023cc:	2300      	movs	r3, #0
 80023ce:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 80023d2:	b003      	add	sp, #12
 80023d4:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80023d6:	2001      	movs	r0, #1
 80023d8:	e7fb      	b.n	80023d2 <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 80023da:	2002      	movs	r0, #2
 80023dc:	e7f9      	b.n	80023d2 <HAL_QSPI_Init+0x9e>
 80023de:	bf00      	nop
 80023e0:	ffe0f8fe 	.word	0xffe0f8fe

080023e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023e6:	4d1e      	ldr	r5, [pc, #120]	; (8002460 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80023e8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80023ea:	00da      	lsls	r2, r3, #3
{
 80023ec:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023ee:	d518      	bpl.n	8002422 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023f0:	f7ff ff34 	bl	800225c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023f4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80023f8:	d123      	bne.n	8002442 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023fa:	2c80      	cmp	r4, #128	; 0x80
 80023fc:	d929      	bls.n	8002452 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023fe:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002400:	bf8c      	ite	hi
 8002402:	2002      	movhi	r0, #2
 8002404:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002406:	4a17      	ldr	r2, [pc, #92]	; (8002464 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	f023 0307 	bic.w	r3, r3, #7
 800240e:	4303      	orrs	r3, r0
 8002410:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002412:	6813      	ldr	r3, [r2, #0]
 8002414:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002418:	1a18      	subs	r0, r3, r0
 800241a:	bf18      	it	ne
 800241c:	2001      	movne	r0, #1
 800241e:	b003      	add	sp, #12
 8002420:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002422:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002428:	65ab      	str	r3, [r5, #88]	; 0x58
 800242a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800242c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002434:	f7ff ff12 	bl	800225c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002438:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800243a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800243e:	65ab      	str	r3, [r5, #88]	; 0x58
 8002440:	e7d8      	b.n	80023f4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002442:	2c80      	cmp	r4, #128	; 0x80
 8002444:	d807      	bhi.n	8002456 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002446:	d008      	beq.n	800245a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002448:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 800244c:	4258      	negs	r0, r3
 800244e:	4158      	adcs	r0, r3
 8002450:	e7d9      	b.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002452:	2000      	movs	r0, #0
 8002454:	e7d7      	b.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002456:	2003      	movs	r0, #3
 8002458:	e7d5      	b.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800245a:	2002      	movs	r0, #2
 800245c:	e7d3      	b.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	40022000 	.word	0x40022000

08002468 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002468:	4b22      	ldr	r3, [pc, #136]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x8c>)
 800246a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800246c:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800246e:	f012 020c 	ands.w	r2, r2, #12
 8002472:	d005      	beq.n	8002480 <HAL_RCC_GetSysClockFreq+0x18>
 8002474:	2a0c      	cmp	r2, #12
 8002476:	d115      	bne.n	80024a4 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002478:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800247c:	2901      	cmp	r1, #1
 800247e:	d118      	bne.n	80024b2 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002480:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002482:	481d      	ldr	r0, [pc, #116]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002484:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002486:	bf55      	itete	pl
 8002488:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800248c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800248e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002492:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002496:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800249a:	b34a      	cbz	r2, 80024f0 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800249c:	2a0c      	cmp	r2, #12
 800249e:	d009      	beq.n	80024b4 <HAL_RCC_GetSysClockFreq+0x4c>
 80024a0:	2000      	movs	r0, #0
  return sysclockfreq;
 80024a2:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024a4:	2a04      	cmp	r2, #4
 80024a6:	d022      	beq.n	80024ee <HAL_RCC_GetSysClockFreq+0x86>
 80024a8:	2a08      	cmp	r2, #8
 80024aa:	4814      	ldr	r0, [pc, #80]	; (80024fc <HAL_RCC_GetSysClockFreq+0x94>)
 80024ac:	bf18      	it	ne
 80024ae:	2000      	movne	r0, #0
 80024b0:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80024b2:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80024ba:	2a02      	cmp	r2, #2
 80024bc:	d015      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 80024be:	490f      	ldr	r1, [pc, #60]	; (80024fc <HAL_RCC_GetSysClockFreq+0x94>)
 80024c0:	2a03      	cmp	r2, #3
 80024c2:	bf08      	it	eq
 80024c4:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024c6:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024c8:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024d0:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024d4:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024d8:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024da:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024dc:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024de:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024e0:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 80024e4:	fbb0 f0f3 	udiv	r0, r0, r3
 80024e8:	4770      	bx	lr
      pllvco = HSI_VALUE;
 80024ea:	4805      	ldr	r0, [pc, #20]	; (8002500 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ec:	e7eb      	b.n	80024c6 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 80024ee:	4804      	ldr	r0, [pc, #16]	; (8002500 <HAL_RCC_GetSysClockFreq+0x98>)
}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08004ec8 	.word	0x08004ec8
 80024fc:	007a1200 	.word	0x007a1200
 8002500:	00f42400 	.word	0x00f42400

08002504 <HAL_RCC_OscConfig>:
{
 8002504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002508:	4605      	mov	r5, r0
 800250a:	b908      	cbnz	r0, 8002510 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800250c:	2001      	movs	r0, #1
 800250e:	e047      	b.n	80025a0 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002510:	4ca6      	ldr	r4, [pc, #664]	; (80027ac <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002512:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002514:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002516:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002518:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800251a:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800251e:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002522:	d573      	bpl.n	800260c <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002524:	b11e      	cbz	r6, 800252e <HAL_RCC_OscConfig+0x2a>
 8002526:	2e0c      	cmp	r6, #12
 8002528:	d152      	bne.n	80025d0 <HAL_RCC_OscConfig+0xcc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800252a:	2f01      	cmp	r7, #1
 800252c:	d150      	bne.n	80025d0 <HAL_RCC_OscConfig+0xcc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	0798      	lsls	r0, r3, #30
 8002532:	d502      	bpl.n	800253a <HAL_RCC_OscConfig+0x36>
 8002534:	69ab      	ldr	r3, [r5, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0e8      	beq.n	800250c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800253a:	6823      	ldr	r3, [r4, #0]
 800253c:	6a28      	ldr	r0, [r5, #32]
 800253e:	0719      	lsls	r1, r3, #28
 8002540:	bf56      	itet	pl
 8002542:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002546:	6823      	ldrmi	r3, [r4, #0]
 8002548:	091b      	lsrpl	r3, r3, #4
 800254a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800254e:	4283      	cmp	r3, r0
 8002550:	d229      	bcs.n	80025a6 <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002552:	f7ff ff47 	bl	80023e4 <RCC_SetFlashLatencyFromMSIRange>
 8002556:	2800      	cmp	r0, #0
 8002558:	d1d8      	bne.n	800250c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800255a:	6823      	ldr	r3, [r4, #0]
 800255c:	f043 0308 	orr.w	r3, r3, #8
 8002560:	6023      	str	r3, [r4, #0]
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	6a2a      	ldr	r2, [r5, #32]
 8002566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800256a:	4313      	orrs	r3, r2
 800256c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800256e:	6863      	ldr	r3, [r4, #4]
 8002570:	69ea      	ldr	r2, [r5, #28]
 8002572:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002576:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800257a:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800257c:	f7ff ff74 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 8002580:	68a3      	ldr	r3, [r4, #8]
 8002582:	4a8b      	ldr	r2, [pc, #556]	; (80027b0 <HAL_RCC_OscConfig+0x2ac>)
 8002584:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002588:	5cd3      	ldrb	r3, [r2, r3]
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	40d8      	lsrs	r0, r3
 8002590:	4b88      	ldr	r3, [pc, #544]	; (80027b4 <HAL_RCC_OscConfig+0x2b0>)
 8002592:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002594:	4b88      	ldr	r3, [pc, #544]	; (80027b8 <HAL_RCC_OscConfig+0x2b4>)
 8002596:	6818      	ldr	r0, [r3, #0]
 8002598:	f7fe fa40 	bl	8000a1c <HAL_InitTick>
        if(status != HAL_OK)
 800259c:	2800      	cmp	r0, #0
 800259e:	d035      	beq.n	800260c <HAL_RCC_OscConfig+0x108>
}
 80025a0:	b003      	add	sp, #12
 80025a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025a6:	6823      	ldr	r3, [r4, #0]
 80025a8:	f043 0308 	orr.w	r3, r3, #8
 80025ac:	6023      	str	r3, [r4, #0]
 80025ae:	6823      	ldr	r3, [r4, #0]
 80025b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025b4:	4303      	orrs	r3, r0
 80025b6:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025b8:	6863      	ldr	r3, [r4, #4]
 80025ba:	69ea      	ldr	r2, [r5, #28]
 80025bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80025c4:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025c6:	f7ff ff0d 	bl	80023e4 <RCC_SetFlashLatencyFromMSIRange>
 80025ca:	2800      	cmp	r0, #0
 80025cc:	d0d6      	beq.n	800257c <HAL_RCC_OscConfig+0x78>
 80025ce:	e79d      	b.n	800250c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025d0:	69ab      	ldr	r3, [r5, #24]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d036      	beq.n	8002644 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_MSI_ENABLE();
 80025d6:	6823      	ldr	r3, [r4, #0]
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025de:	f7fe fa5f 	bl	8000aa0 <HAL_GetTick>
 80025e2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025e4:	6823      	ldr	r3, [r4, #0]
 80025e6:	079a      	lsls	r2, r3, #30
 80025e8:	d524      	bpl.n	8002634 <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	f043 0308 	orr.w	r3, r3, #8
 80025f0:	6023      	str	r3, [r4, #0]
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	6a2a      	ldr	r2, [r5, #32]
 80025f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025fa:	4313      	orrs	r3, r2
 80025fc:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025fe:	6863      	ldr	r3, [r4, #4]
 8002600:	69ea      	ldr	r2, [r5, #28]
 8002602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002606:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800260a:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260c:	682b      	ldr	r3, [r5, #0]
 800260e:	07d8      	lsls	r0, r3, #31
 8002610:	d429      	bmi.n	8002666 <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	682b      	ldr	r3, [r5, #0]
 8002614:	0799      	lsls	r1, r3, #30
 8002616:	d467      	bmi.n	80026e8 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002618:	682b      	ldr	r3, [r5, #0]
 800261a:	0718      	lsls	r0, r3, #28
 800261c:	f100 809c 	bmi.w	8002758 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002620:	682b      	ldr	r3, [r5, #0]
 8002622:	0759      	lsls	r1, r3, #29
 8002624:	f100 80ca 	bmi.w	80027bc <HAL_RCC_OscConfig+0x2b8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002628:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800262a:	2800      	cmp	r0, #0
 800262c:	f040 8133 	bne.w	8002896 <HAL_RCC_OscConfig+0x392>
  return HAL_OK;
 8002630:	2000      	movs	r0, #0
 8002632:	e7b5      	b.n	80025a0 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002634:	f7fe fa34 	bl	8000aa0 <HAL_GetTick>
 8002638:	eba0 0008 	sub.w	r0, r0, r8
 800263c:	2802      	cmp	r0, #2
 800263e:	d9d1      	bls.n	80025e4 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8002640:	2003      	movs	r0, #3
 8002642:	e7ad      	b.n	80025a0 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	f023 0301 	bic.w	r3, r3, #1
 800264a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800264c:	f7fe fa28 	bl	8000aa0 <HAL_GetTick>
 8002650:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	079b      	lsls	r3, r3, #30
 8002656:	d5d9      	bpl.n	800260c <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002658:	f7fe fa22 	bl	8000aa0 <HAL_GetTick>
 800265c:	eba0 0008 	sub.w	r0, r0, r8
 8002660:	2802      	cmp	r0, #2
 8002662:	d9f6      	bls.n	8002652 <HAL_RCC_OscConfig+0x14e>
 8002664:	e7ec      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002666:	2e08      	cmp	r6, #8
 8002668:	d003      	beq.n	8002672 <HAL_RCC_OscConfig+0x16e>
 800266a:	2e0c      	cmp	r6, #12
 800266c:	d108      	bne.n	8002680 <HAL_RCC_OscConfig+0x17c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800266e:	2f03      	cmp	r7, #3
 8002670:	d106      	bne.n	8002680 <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	039a      	lsls	r2, r3, #14
 8002676:	d5cc      	bpl.n	8002612 <HAL_RCC_OscConfig+0x10e>
 8002678:	686b      	ldr	r3, [r5, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1c9      	bne.n	8002612 <HAL_RCC_OscConfig+0x10e>
 800267e:	e745      	b.n	800250c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002680:	686b      	ldr	r3, [r5, #4]
 8002682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002686:	d110      	bne.n	80026aa <HAL_RCC_OscConfig+0x1a6>
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800268e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002690:	f7fe fa06 	bl	8000aa0 <HAL_GetTick>
 8002694:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	039b      	lsls	r3, r3, #14
 800269a:	d4ba      	bmi.n	8002612 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800269c:	f7fe fa00 	bl	8000aa0 <HAL_GetTick>
 80026a0:	eba0 0008 	sub.w	r0, r0, r8
 80026a4:	2864      	cmp	r0, #100	; 0x64
 80026a6:	d9f6      	bls.n	8002696 <HAL_RCC_OscConfig+0x192>
 80026a8:	e7ca      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026ae:	d104      	bne.n	80026ba <HAL_RCC_OscConfig+0x1b6>
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026b6:	6023      	str	r3, [r4, #0]
 80026b8:	e7e6      	b.n	8002688 <HAL_RCC_OscConfig+0x184>
 80026ba:	6822      	ldr	r2, [r4, #0]
 80026bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026c0:	6022      	str	r2, [r4, #0]
 80026c2:	6822      	ldr	r2, [r4, #0]
 80026c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026c8:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1e0      	bne.n	8002690 <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 80026ce:	f7fe f9e7 	bl	8000aa0 <HAL_GetTick>
 80026d2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	0398      	lsls	r0, r3, #14
 80026d8:	d59b      	bpl.n	8002612 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026da:	f7fe f9e1 	bl	8000aa0 <HAL_GetTick>
 80026de:	eba0 0008 	sub.w	r0, r0, r8
 80026e2:	2864      	cmp	r0, #100	; 0x64
 80026e4:	d9f6      	bls.n	80026d4 <HAL_RCC_OscConfig+0x1d0>
 80026e6:	e7ab      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026e8:	2e04      	cmp	r6, #4
 80026ea:	d003      	beq.n	80026f4 <HAL_RCC_OscConfig+0x1f0>
 80026ec:	2e0c      	cmp	r6, #12
 80026ee:	d110      	bne.n	8002712 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026f0:	2f02      	cmp	r7, #2
 80026f2:	d10e      	bne.n	8002712 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	0559      	lsls	r1, r3, #21
 80026f8:	d503      	bpl.n	8002702 <HAL_RCC_OscConfig+0x1fe>
 80026fa:	68eb      	ldr	r3, [r5, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f43f af05 	beq.w	800250c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002702:	6863      	ldr	r3, [r4, #4]
 8002704:	692a      	ldr	r2, [r5, #16]
 8002706:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800270a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800270e:	6063      	str	r3, [r4, #4]
 8002710:	e782      	b.n	8002618 <HAL_RCC_OscConfig+0x114>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002712:	68eb      	ldr	r3, [r5, #12]
 8002714:	b17b      	cbz	r3, 8002736 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8002716:	6823      	ldr	r3, [r4, #0]
 8002718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800271c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800271e:	f7fe f9bf 	bl	8000aa0 <HAL_GetTick>
 8002722:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	055a      	lsls	r2, r3, #21
 8002728:	d4eb      	bmi.n	8002702 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800272a:	f7fe f9b9 	bl	8000aa0 <HAL_GetTick>
 800272e:	1bc0      	subs	r0, r0, r7
 8002730:	2802      	cmp	r0, #2
 8002732:	d9f7      	bls.n	8002724 <HAL_RCC_OscConfig+0x220>
 8002734:	e784      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_DISABLE();
 8002736:	6823      	ldr	r3, [r4, #0]
 8002738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800273c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800273e:	f7fe f9af 	bl	8000aa0 <HAL_GetTick>
 8002742:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	055b      	lsls	r3, r3, #21
 8002748:	f57f af66 	bpl.w	8002618 <HAL_RCC_OscConfig+0x114>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800274c:	f7fe f9a8 	bl	8000aa0 <HAL_GetTick>
 8002750:	1bc0      	subs	r0, r0, r7
 8002752:	2802      	cmp	r0, #2
 8002754:	d9f6      	bls.n	8002744 <HAL_RCC_OscConfig+0x240>
 8002756:	e773      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002758:	696b      	ldr	r3, [r5, #20]
 800275a:	b19b      	cbz	r3, 8002784 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 800275c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002768:	f7fe f99a 	bl	8000aa0 <HAL_GetTick>
 800276c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800276e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002772:	079a      	lsls	r2, r3, #30
 8002774:	f53f af54 	bmi.w	8002620 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002778:	f7fe f992 	bl	8000aa0 <HAL_GetTick>
 800277c:	1bc0      	subs	r0, r0, r7
 800277e:	2802      	cmp	r0, #2
 8002780:	d9f5      	bls.n	800276e <HAL_RCC_OscConfig+0x26a>
 8002782:	e75d      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_LSI_DISABLE();
 8002784:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002788:	f023 0301 	bic.w	r3, r3, #1
 800278c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002790:	f7fe f986 	bl	8000aa0 <HAL_GetTick>
 8002794:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002796:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800279a:	079b      	lsls	r3, r3, #30
 800279c:	f57f af40 	bpl.w	8002620 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a0:	f7fe f97e 	bl	8000aa0 <HAL_GetTick>
 80027a4:	1bc0      	subs	r0, r0, r7
 80027a6:	2802      	cmp	r0, #2
 80027a8:	d9f5      	bls.n	8002796 <HAL_RCC_OscConfig+0x292>
 80027aa:	e749      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
 80027ac:	40021000 	.word	0x40021000
 80027b0:	08004ead 	.word	0x08004ead
 80027b4:	200000e4 	.word	0x200000e4
 80027b8:	2000002c 	.word	0x2000002c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027be:	00d8      	lsls	r0, r3, #3
 80027c0:	d429      	bmi.n	8002816 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	65a3      	str	r3, [r4, #88]	; 0x58
 80027ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80027d4:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027d8:	4f79      	ldr	r7, [pc, #484]	; (80029c0 <HAL_RCC_OscConfig+0x4bc>)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	05d9      	lsls	r1, r3, #23
 80027de:	d51d      	bpl.n	800281c <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e0:	68ab      	ldr	r3, [r5, #8]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d12b      	bne.n	800283e <HAL_RCC_OscConfig+0x33a>
 80027e6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80027f2:	f7fe f955 	bl	8000aa0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80027fa:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027fc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002800:	079b      	lsls	r3, r3, #30
 8002802:	d542      	bpl.n	800288a <HAL_RCC_OscConfig+0x386>
    if(pwrclkchanged == SET)
 8002804:	f1b8 0f00 	cmp.w	r8, #0
 8002808:	f43f af0e 	beq.w	8002628 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_PWR_CLK_DISABLE();
 800280c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800280e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002812:	65a3      	str	r3, [r4, #88]	; 0x58
 8002814:	e708      	b.n	8002628 <HAL_RCC_OscConfig+0x124>
    FlagStatus       pwrclkchanged = RESET;
 8002816:	f04f 0800 	mov.w	r8, #0
 800281a:	e7dd      	b.n	80027d8 <HAL_RCC_OscConfig+0x2d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002822:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002824:	f7fe f93c 	bl	8000aa0 <HAL_GetTick>
 8002828:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	05da      	lsls	r2, r3, #23
 800282e:	d4d7      	bmi.n	80027e0 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002830:	f7fe f936 	bl	8000aa0 <HAL_GetTick>
 8002834:	eba0 0009 	sub.w	r0, r0, r9
 8002838:	2802      	cmp	r0, #2
 800283a:	d9f6      	bls.n	800282a <HAL_RCC_OscConfig+0x326>
 800283c:	e700      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283e:	2b05      	cmp	r3, #5
 8002840:	d106      	bne.n	8002850 <HAL_RCC_OscConfig+0x34c>
 8002842:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002846:	f043 0304 	orr.w	r3, r3, #4
 800284a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800284e:	e7ca      	b.n	80027e6 <HAL_RCC_OscConfig+0x2e2>
 8002850:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002854:	f022 0201 	bic.w	r2, r2, #1
 8002858:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 800285c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002860:	f022 0204 	bic.w	r2, r2, #4
 8002864:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1c2      	bne.n	80027f2 <HAL_RCC_OscConfig+0x2ee>
      tickstart = HAL_GetTick();
 800286c:	f7fe f918 	bl	8000aa0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002870:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002874:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002876:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800287a:	0798      	lsls	r0, r3, #30
 800287c:	d5c2      	bpl.n	8002804 <HAL_RCC_OscConfig+0x300>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287e:	f7fe f90f 	bl	8000aa0 <HAL_GetTick>
 8002882:	1bc0      	subs	r0, r0, r7
 8002884:	4548      	cmp	r0, r9
 8002886:	d9f6      	bls.n	8002876 <HAL_RCC_OscConfig+0x372>
 8002888:	e6da      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fe f909 	bl	8000aa0 <HAL_GetTick>
 800288e:	1bc0      	subs	r0, r0, r7
 8002890:	4548      	cmp	r0, r9
 8002892:	d9b3      	bls.n	80027fc <HAL_RCC_OscConfig+0x2f8>
 8002894:	e6d4      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002896:	2e0c      	cmp	r6, #12
 8002898:	d05c      	beq.n	8002954 <HAL_RCC_OscConfig+0x450>
        __HAL_RCC_PLL_DISABLE();
 800289a:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800289c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800289e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028a2:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028a4:	d13b      	bne.n	800291e <HAL_RCC_OscConfig+0x41a>
        tickstart = HAL_GetTick();
 80028a6:	f7fe f8fb 	bl	8000aa0 <HAL_GetTick>
 80028aa:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	0199      	lsls	r1, r3, #6
 80028b0:	d42f      	bmi.n	8002912 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028b2:	68e2      	ldr	r2, [r4, #12]
 80028b4:	4b43      	ldr	r3, [pc, #268]	; (80029c4 <HAL_RCC_OscConfig+0x4c0>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80028ba:	4313      	orrs	r3, r2
 80028bc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80028be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80028c2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80028c4:	3a01      	subs	r2, #1
 80028c6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80028ca:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80028cc:	0912      	lsrs	r2, r2, #4
 80028ce:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80028d2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80028d4:	0852      	lsrs	r2, r2, #1
 80028d6:	3a01      	subs	r2, #1
 80028d8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80028dc:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80028de:	0852      	lsrs	r2, r2, #1
 80028e0:	3a01      	subs	r2, #1
 80028e2:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80028e6:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80028e8:	6823      	ldr	r3, [r4, #0]
 80028ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028ee:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f0:	68e3      	ldr	r3, [r4, #12]
 80028f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028f6:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80028f8:	f7fe f8d2 	bl	8000aa0 <HAL_GetTick>
 80028fc:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	019a      	lsls	r2, r3, #6
 8002902:	f53f ae95 	bmi.w	8002630 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002906:	f7fe f8cb 	bl	8000aa0 <HAL_GetTick>
 800290a:	1b40      	subs	r0, r0, r5
 800290c:	2802      	cmp	r0, #2
 800290e:	d9f6      	bls.n	80028fe <HAL_RCC_OscConfig+0x3fa>
 8002910:	e696      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002912:	f7fe f8c5 	bl	8000aa0 <HAL_GetTick>
 8002916:	1b80      	subs	r0, r0, r6
 8002918:	2802      	cmp	r0, #2
 800291a:	d9c7      	bls.n	80028ac <HAL_RCC_OscConfig+0x3a8>
 800291c:	e690      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800291e:	6823      	ldr	r3, [r4, #0]
 8002920:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002924:	bf02      	ittt	eq
 8002926:	68e3      	ldreq	r3, [r4, #12]
 8002928:	f023 0303 	biceq.w	r3, r3, #3
 800292c:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800292e:	68e3      	ldr	r3, [r4, #12]
 8002930:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002938:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 800293a:	f7fe f8b1 	bl	8000aa0 <HAL_GetTick>
 800293e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002940:	6823      	ldr	r3, [r4, #0]
 8002942:	019b      	lsls	r3, r3, #6
 8002944:	f57f ae74 	bpl.w	8002630 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002948:	f7fe f8aa 	bl	8000aa0 <HAL_GetTick>
 800294c:	1b40      	subs	r0, r0, r5
 800294e:	2802      	cmp	r0, #2
 8002950:	d9f6      	bls.n	8002940 <HAL_RCC_OscConfig+0x43c>
 8002952:	e675      	b.n	8002640 <HAL_RCC_OscConfig+0x13c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002954:	2801      	cmp	r0, #1
 8002956:	f43f ae23 	beq.w	80025a0 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 800295a:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800295c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800295e:	f003 0103 	and.w	r1, r3, #3
 8002962:	4291      	cmp	r1, r2
 8002964:	f47f add2 	bne.w	800250c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002968:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800296a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800296e:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002970:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002974:	f47f adca 	bne.w	800250c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002978:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800297a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800297e:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002982:	f47f adc3 	bne.w	800250c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002986:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002988:	3a07      	subs	r2, #7
 800298a:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 800298e:	bf18      	it	ne
 8002990:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002992:	4291      	cmp	r1, r2
 8002994:	f47f adba 	bne.w	800250c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002998:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800299a:	0852      	lsrs	r2, r2, #1
 800299c:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80029a0:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80029a2:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80029a6:	f47f adb1 	bne.w	800250c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029aa:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80029ac:	0852      	lsrs	r2, r2, #1
 80029ae:	3a01      	subs	r2, #1
 80029b0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029b4:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 80029b8:	bf14      	ite	ne
 80029ba:	2001      	movne	r0, #1
 80029bc:	2000      	moveq	r0, #0
 80029be:	e5ef      	b.n	80025a0 <HAL_RCC_OscConfig+0x9c>
 80029c0:	40007000 	.word	0x40007000
 80029c4:	f99d808c 	.word	0xf99d808c

080029c8 <HAL_RCC_ClockConfig>:
{
 80029c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029cc:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80029ce:	4604      	mov	r4, r0
 80029d0:	b910      	cbnz	r0, 80029d8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
 80029d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029d8:	4a41      	ldr	r2, [pc, #260]	; (8002ae0 <HAL_RCC_ClockConfig+0x118>)
 80029da:	6813      	ldr	r3, [r2, #0]
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	428b      	cmp	r3, r1
 80029e2:	d32a      	bcc.n	8002a3a <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	07d9      	lsls	r1, r3, #31
 80029e8:	d432      	bmi.n	8002a50 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ea:	6821      	ldr	r1, [r4, #0]
 80029ec:	078a      	lsls	r2, r1, #30
 80029ee:	d45c      	bmi.n	8002aaa <HAL_RCC_ClockConfig+0xe2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029f0:	4a3b      	ldr	r2, [pc, #236]	; (8002ae0 <HAL_RCC_ClockConfig+0x118>)
 80029f2:	6813      	ldr	r3, [r2, #0]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	429e      	cmp	r6, r3
 80029fa:	d35e      	bcc.n	8002aba <HAL_RCC_ClockConfig+0xf2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029fc:	f011 0f04 	tst.w	r1, #4
 8002a00:	4d38      	ldr	r5, [pc, #224]	; (8002ae4 <HAL_RCC_ClockConfig+0x11c>)
 8002a02:	d165      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a04:	070b      	lsls	r3, r1, #28
 8002a06:	d506      	bpl.n	8002a16 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a08:	68ab      	ldr	r3, [r5, #8]
 8002a0a:	6922      	ldr	r2, [r4, #16]
 8002a0c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002a10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002a14:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a16:	f7ff fd27 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 8002a1a:	68ab      	ldr	r3, [r5, #8]
 8002a1c:	4a32      	ldr	r2, [pc, #200]	; (8002ae8 <HAL_RCC_ClockConfig+0x120>)
 8002a1e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a26:	5cd3      	ldrb	r3, [r2, r3]
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	40d8      	lsrs	r0, r3
 8002a2e:	4b2f      	ldr	r3, [pc, #188]	; (8002aec <HAL_RCC_ClockConfig+0x124>)
 8002a30:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8002a32:	4b2f      	ldr	r3, [pc, #188]	; (8002af0 <HAL_RCC_ClockConfig+0x128>)
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	f7fd bff1 	b.w	8000a1c <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	6813      	ldr	r3, [r2, #0]
 8002a3c:	f023 0307 	bic.w	r3, r3, #7
 8002a40:	430b      	orrs	r3, r1
 8002a42:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a44:	6813      	ldr	r3, [r2, #0]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	4299      	cmp	r1, r3
 8002a4c:	d1c1      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xa>
 8002a4e:	e7c9      	b.n	80029e4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a50:	6862      	ldr	r2, [r4, #4]
 8002a52:	4d24      	ldr	r5, [pc, #144]	; (8002ae4 <HAL_RCC_ClockConfig+0x11c>)
 8002a54:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a56:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a58:	d11b      	bne.n	8002a92 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a5e:	d0b8      	beq.n	80029d2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a60:	68ab      	ldr	r3, [r5, #8]
 8002a62:	f023 0303 	bic.w	r3, r3, #3
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8002a6a:	f7fe f819 	bl	8000aa0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002a72:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a74:	68ab      	ldr	r3, [r5, #8]
 8002a76:	6862      	ldr	r2, [r4, #4]
 8002a78:	f003 030c 	and.w	r3, r3, #12
 8002a7c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a80:	d0b3      	beq.n	80029ea <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a82:	f7fe f80d 	bl	8000aa0 <HAL_GetTick>
 8002a86:	1bc0      	subs	r0, r0, r7
 8002a88:	4540      	cmp	r0, r8
 8002a8a:	d9f3      	bls.n	8002a74 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8002a8c:	2003      	movs	r0, #3
}
 8002a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a92:	2a02      	cmp	r2, #2
 8002a94:	d102      	bne.n	8002a9c <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a96:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002a9a:	e7e0      	b.n	8002a5e <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a9c:	b912      	cbnz	r2, 8002aa4 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a9e:	f013 0f02 	tst.w	r3, #2
 8002aa2:	e7dc      	b.n	8002a5e <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aa4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002aa8:	e7d9      	b.n	8002a5e <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aaa:	4a0e      	ldr	r2, [pc, #56]	; (8002ae4 <HAL_RCC_ClockConfig+0x11c>)
 8002aac:	68a0      	ldr	r0, [r4, #8]
 8002aae:	6893      	ldr	r3, [r2, #8]
 8002ab0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ab4:	4303      	orrs	r3, r0
 8002ab6:	6093      	str	r3, [r2, #8]
 8002ab8:	e79a      	b.n	80029f0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	6813      	ldr	r3, [r2, #0]
 8002abc:	f023 0307 	bic.w	r3, r3, #7
 8002ac0:	4333      	orrs	r3, r6
 8002ac2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac4:	6813      	ldr	r3, [r2, #0]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	429e      	cmp	r6, r3
 8002acc:	d181      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xa>
 8002ace:	e795      	b.n	80029fc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad0:	68ab      	ldr	r3, [r5, #8]
 8002ad2:	68e2      	ldr	r2, [r4, #12]
 8002ad4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	60ab      	str	r3, [r5, #8]
 8002adc:	e792      	b.n	8002a04 <HAL_RCC_ClockConfig+0x3c>
 8002ade:	bf00      	nop
 8002ae0:	40022000 	.word	0x40022000
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	08004ead 	.word	0x08004ead
 8002aec:	200000e4 	.word	0x200000e4
 8002af0:	2000002c 	.word	0x2000002c

08002af4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002af4:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002af6:	4a06      	ldr	r2, [pc, #24]	; (8002b10 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	4a04      	ldr	r2, [pc, #16]	; (8002b14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b02:	6810      	ldr	r0, [r2, #0]
 8002b04:	f003 031f 	and.w	r3, r3, #31
}
 8002b08:	40d8      	lsrs	r0, r3
 8002b0a:	4770      	bx	lr
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	08004ebd 	.word	0x08004ebd
 8002b14:	200000e4 	.word	0x200000e4

08002b18 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002b1a:	4a06      	ldr	r2, [pc, #24]	; (8002b34 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002b22:	5cd3      	ldrb	r3, [r2, r3]
 8002b24:	4a04      	ldr	r2, [pc, #16]	; (8002b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b26:	6810      	ldr	r0, [r2, #0]
 8002b28:	f003 031f 	and.w	r3, r3, #31
}
 8002b2c:	40d8      	lsrs	r0, r3
 8002b2e:	4770      	bx	lr
 8002b30:	40021000 	.word	0x40021000
 8002b34:	08004ebd 	.word	0x08004ebd
 8002b38:	200000e4 	.word	0x200000e4

08002b3c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b3e:	4b45      	ldr	r3, [pc, #276]	; (8002c54 <RCCEx_PLLSAI1_Config+0x118>)
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	f012 0f03 	tst.w	r2, #3
{
 8002b46:	4605      	mov	r5, r0
 8002b48:	460e      	mov	r6, r1
 8002b4a:	461c      	mov	r4, r3
 8002b4c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b4e:	d02a      	beq.n	8002ba6 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	f002 0203 	and.w	r2, r2, #3
 8002b56:	4282      	cmp	r2, r0
 8002b58:	d13c      	bne.n	8002bd4 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002b5a:	2a00      	cmp	r2, #0
 8002b5c:	d03a      	beq.n	8002bd4 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b5e:	68db      	ldr	r3, [r3, #12]
       ||
 8002b60:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b62:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002b66:	3301      	adds	r3, #1
       ||
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d133      	bne.n	8002bd4 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b6c:	6823      	ldr	r3, [r4, #0]
 8002b6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b72:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b74:	f7fd ff94 	bl	8000aa0 <HAL_GetTick>
 8002b78:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b7a:	6823      	ldr	r3, [r4, #0]
 8002b7c:	011a      	lsls	r2, r3, #4
 8002b7e:	d432      	bmi.n	8002be6 <RCCEx_PLLSAI1_Config+0xaa>
 8002b80:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b82:	2e00      	cmp	r6, #0
 8002b84:	d036      	beq.n	8002bf4 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b86:	2e01      	cmp	r6, #1
 8002b88:	d150      	bne.n	8002c2c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b8a:	6922      	ldr	r2, [r4, #16]
 8002b8c:	6928      	ldr	r0, [r5, #16]
 8002b8e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002b92:	0840      	lsrs	r0, r0, #1
 8002b94:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002b98:	3801      	subs	r0, #1
 8002b9a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002b9e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002ba2:	6122      	str	r2, [r4, #16]
 8002ba4:	e032      	b.n	8002c0c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002ba6:	2802      	cmp	r0, #2
 8002ba8:	d010      	beq.n	8002bcc <RCCEx_PLLSAI1_Config+0x90>
 8002baa:	2803      	cmp	r0, #3
 8002bac:	d014      	beq.n	8002bd8 <RCCEx_PLLSAI1_Config+0x9c>
 8002bae:	2801      	cmp	r0, #1
 8002bb0:	d110      	bne.n	8002bd4 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	079f      	lsls	r7, r3, #30
 8002bb6:	d538      	bpl.n	8002c2a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bb8:	68e3      	ldr	r3, [r4, #12]
 8002bba:	686a      	ldr	r2, [r5, #4]
 8002bbc:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002bc0:	3a01      	subs	r2, #1
 8002bc2:	4318      	orrs	r0, r3
 8002bc4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002bc8:	60e0      	str	r0, [r4, #12]
 8002bca:	e7cf      	b.n	8002b6c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002bd2:	d1f1      	bne.n	8002bb8 <RCCEx_PLLSAI1_Config+0x7c>
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	0391      	lsls	r1, r2, #14
 8002bdc:	d4ec      	bmi.n	8002bb8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002be4:	e7f5      	b.n	8002bd2 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002be6:	f7fd ff5b 	bl	8000aa0 <HAL_GetTick>
 8002bea:	1bc0      	subs	r0, r0, r7
 8002bec:	2802      	cmp	r0, #2
 8002bee:	d9c4      	bls.n	8002b7a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002bf0:	2003      	movs	r0, #3
 8002bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bf4:	6921      	ldr	r1, [r4, #16]
 8002bf6:	68eb      	ldr	r3, [r5, #12]
 8002bf8:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8002bfc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002c00:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002c04:	091b      	lsrs	r3, r3, #4
 8002c06:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002c0a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c0c:	6823      	ldr	r3, [r4, #0]
 8002c0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c12:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c14:	f7fd ff44 	bl	8000aa0 <HAL_GetTick>
 8002c18:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	d513      	bpl.n	8002c48 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c20:	6923      	ldr	r3, [r4, #16]
 8002c22:	69aa      	ldr	r2, [r5, #24]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	6123      	str	r3, [r4, #16]
 8002c28:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c2c:	6923      	ldr	r3, [r4, #16]
 8002c2e:	6968      	ldr	r0, [r5, #20]
 8002c30:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c34:	0840      	lsrs	r0, r0, #1
 8002c36:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c3a:	3801      	subs	r0, #1
 8002c3c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002c40:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002c44:	6123      	str	r3, [r4, #16]
 8002c46:	e7e1      	b.n	8002c0c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c48:	f7fd ff2a 	bl	8000aa0 <HAL_GetTick>
 8002c4c:	1b80      	subs	r0, r0, r6
 8002c4e:	2802      	cmp	r0, #2
 8002c50:	d9e3      	bls.n	8002c1a <RCCEx_PLLSAI1_Config+0xde>
 8002c52:	e7cd      	b.n	8002bf0 <RCCEx_PLLSAI1_Config+0xb4>
 8002c54:	40021000 	.word	0x40021000

08002c58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c5a:	4b3d      	ldr	r3, [pc, #244]	; (8002d50 <RCCEx_PLLSAI2_Config+0xf8>)
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	f012 0f03 	tst.w	r2, #3
{
 8002c62:	4605      	mov	r5, r0
 8002c64:	460e      	mov	r6, r1
 8002c66:	461c      	mov	r4, r3
 8002c68:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c6a:	d028      	beq.n	8002cbe <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	f002 0203 	and.w	r2, r2, #3
 8002c72:	4282      	cmp	r2, r0
 8002c74:	d13a      	bne.n	8002cec <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002c76:	2a00      	cmp	r2, #0
 8002c78:	d038      	beq.n	8002cec <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c7a:	68db      	ldr	r3, [r3, #12]
       ||
 8002c7c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c7e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002c82:	3301      	adds	r3, #1
       ||
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d131      	bne.n	8002cec <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c8e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c90:	f7fd ff06 	bl	8000aa0 <HAL_GetTick>
 8002c94:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	009a      	lsls	r2, r3, #2
 8002c9a:	d430      	bmi.n	8002cfe <RCCEx_PLLSAI2_Config+0xa6>
 8002c9c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c9e:	2e00      	cmp	r6, #0
 8002ca0:	d034      	beq.n	8002d0c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ca2:	6963      	ldr	r3, [r4, #20]
 8002ca4:	6929      	ldr	r1, [r5, #16]
 8002ca6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002caa:	0849      	lsrs	r1, r1, #1
 8002cac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cb0:	3901      	subs	r1, #1
 8002cb2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002cb6:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002cba:	6163      	str	r3, [r4, #20]
 8002cbc:	e032      	b.n	8002d24 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002cbe:	2802      	cmp	r0, #2
 8002cc0:	d010      	beq.n	8002ce4 <RCCEx_PLLSAI2_Config+0x8c>
 8002cc2:	2803      	cmp	r0, #3
 8002cc4:	d014      	beq.n	8002cf0 <RCCEx_PLLSAI2_Config+0x98>
 8002cc6:	2801      	cmp	r0, #1
 8002cc8:	d110      	bne.n	8002cec <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	079f      	lsls	r7, r3, #30
 8002cce:	d538      	bpl.n	8002d42 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cd0:	68e3      	ldr	r3, [r4, #12]
 8002cd2:	686a      	ldr	r2, [r5, #4]
 8002cd4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002cd8:	3a01      	subs	r2, #1
 8002cda:	4318      	orrs	r0, r3
 8002cdc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002ce0:	60e0      	str	r0, [r4, #12]
 8002ce2:	e7d1      	b.n	8002c88 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cea:	d1f1      	bne.n	8002cd0 <RCCEx_PLLSAI2_Config+0x78>
 8002cec:	2001      	movs	r0, #1
 8002cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	0391      	lsls	r1, r2, #14
 8002cf4:	d4ec      	bmi.n	8002cd0 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002cfc:	e7f5      	b.n	8002cea <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cfe:	f7fd fecf 	bl	8000aa0 <HAL_GetTick>
 8002d02:	1bc0      	subs	r0, r0, r7
 8002d04:	2802      	cmp	r0, #2
 8002d06:	d9c6      	bls.n	8002c96 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002d08:	2003      	movs	r0, #3
 8002d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d0c:	6962      	ldr	r2, [r4, #20]
 8002d0e:	68eb      	ldr	r3, [r5, #12]
 8002d10:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002d14:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d18:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002d1c:	091b      	lsrs	r3, r3, #4
 8002d1e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002d22:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7fd feb8 	bl	8000aa0 <HAL_GetTick>
 8002d30:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	d505      	bpl.n	8002d44 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d38:	6963      	ldr	r3, [r4, #20]
 8002d3a:	696a      	ldr	r2, [r5, #20]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	6163      	str	r3, [r4, #20]
 8002d40:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d44:	f7fd feac 	bl	8000aa0 <HAL_GetTick>
 8002d48:	1b80      	subs	r0, r0, r6
 8002d4a:	2802      	cmp	r0, #2
 8002d4c:	d9f1      	bls.n	8002d32 <RCCEx_PLLSAI2_Config+0xda>
 8002d4e:	e7db      	b.n	8002d08 <RCCEx_PLLSAI2_Config+0xb0>
 8002d50:	40021000 	.word	0x40021000

08002d54 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002d54:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d58:	6806      	ldr	r6, [r0, #0]
 8002d5a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002d5e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d60:	d024      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002d62:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002d64:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002d68:	d02c      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002d6a:	d802      	bhi.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002d6c:	b1c1      	cbz	r1, 8002da0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002d6e:	2601      	movs	r6, #1
 8002d70:	e01c      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002d72:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002d76:	d00d      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002d78:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002d7c:	d1f7      	bne.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d7e:	4a4d      	ldr	r2, [pc, #308]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d80:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002d82:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002d86:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002d8a:	430b      	orrs	r3, r1
 8002d8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002d90:	2600      	movs	r6, #0
 8002d92:	e00b      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d94:	4a47      	ldr	r2, [pc, #284]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d96:	68d3      	ldr	r3, [r2, #12]
 8002d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9c:	60d3      	str	r3, [r2, #12]
      break;
 8002d9e:	e7ee      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002da0:	3004      	adds	r0, #4
 8002da2:	f7ff fecb 	bl	8002b3c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002da6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002da8:	2800      	cmp	r0, #0
 8002daa:	d0e8      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	04d8      	lsls	r0, r3, #19
 8002db0:	d506      	bpl.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002db2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002db4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002db8:	d074      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002dba:	d808      	bhi.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002dbc:	b1a9      	cbz	r1, 8002dea <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002dbe:	2601      	movs	r6, #1
 8002dc0:	4635      	mov	r5, r6
 8002dc2:	e021      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	3020      	adds	r0, #32
 8002dc8:	f7ff ff46 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 8002dcc:	e7eb      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002dce:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002dd2:	d004      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002dd4:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002dd8:	d1f1      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002dda:	4635      	mov	r5, r6
 8002ddc:	e009      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dde:	4a35      	ldr	r2, [pc, #212]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de0:	68d3      	ldr	r3, [r2, #12]
 8002de2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de6:	60d3      	str	r3, [r2, #12]
 8002de8:	e7f7      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dea:	1d20      	adds	r0, r4, #4
 8002dec:	f7ff fea6 	bl	8002b3c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002df0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002df2:	2d00      	cmp	r5, #0
 8002df4:	d15c      	bne.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002df6:	4a2f      	ldr	r2, [pc, #188]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002df8:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002dfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002dfe:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002e02:	430b      	orrs	r3, r1
 8002e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e08:	6823      	ldr	r3, [r4, #0]
 8002e0a:	0399      	lsls	r1, r3, #14
 8002e0c:	f140 814f 	bpl.w	80030ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e10:	4f28      	ldr	r7, [pc, #160]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e14:	00da      	lsls	r2, r3, #3
 8002e16:	f140 8176 	bpl.w	8003106 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002e1a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e1e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8002e22:	f8d9 3000 	ldr.w	r3, [r9]
 8002e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002e2e:	f7fd fe37 	bl	8000aa0 <HAL_GetTick>
 8002e32:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e34:	f8d9 3000 	ldr.w	r3, [r9]
 8002e38:	05db      	lsls	r3, r3, #23
 8002e3a:	d53f      	bpl.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8002e3c:	2d00      	cmp	r5, #0
 8002e3e:	d144      	bne.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e44:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002e48:	d015      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x122>
 8002e4a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d011      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e56:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002e5a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002e5e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e62:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e6e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002e72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e76:	07d8      	lsls	r0, r3, #31
 8002e78:	d509      	bpl.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002e7a:	f7fd fe11 	bl	8000aa0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002e82:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002e88:	0799      	lsls	r1, r3, #30
 8002e8a:	f140 8109 	bpl.w	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002e92:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ea0:	4635      	mov	r5, r6
 8002ea2:	e012      	b.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	f104 0020 	add.w	r0, r4, #32
 8002eaa:	f7ff fed5 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 8002eae:	e79f      	b.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002eb0:	462e      	mov	r6, r5
 8002eb2:	e7a9      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ebc:	f7fd fdf0 	bl	8000aa0 <HAL_GetTick>
 8002ec0:	eba0 000a 	sub.w	r0, r0, sl
 8002ec4:	2802      	cmp	r0, #2
 8002ec6:	d9b5      	bls.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002ec8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002eca:	f1b8 0f00 	cmp.w	r8, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ed0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ed2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ed6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ed8:	6823      	ldr	r3, [r4, #0]
 8002eda:	07da      	lsls	r2, r3, #31
 8002edc:	d508      	bpl.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ede:	4990      	ldr	r1, [pc, #576]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ee0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002ee2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ee6:	f022 0203 	bic.w	r2, r2, #3
 8002eea:	4302      	orrs	r2, r0
 8002eec:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ef0:	079f      	lsls	r7, r3, #30
 8002ef2:	d508      	bpl.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ef4:	498a      	ldr	r1, [pc, #552]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ef6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002ef8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002efc:	f022 020c 	bic.w	r2, r2, #12
 8002f00:	4302      	orrs	r2, r0
 8002f02:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f06:	075e      	lsls	r6, r3, #29
 8002f08:	d508      	bpl.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f0a:	4985      	ldr	r1, [pc, #532]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f0c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002f0e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f12:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002f16:	4302      	orrs	r2, r0
 8002f18:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f1c:	0718      	lsls	r0, r3, #28
 8002f1e:	d508      	bpl.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f20:	497f      	ldr	r1, [pc, #508]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f22:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002f24:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f28:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002f2c:	4302      	orrs	r2, r0
 8002f2e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f32:	06d9      	lsls	r1, r3, #27
 8002f34:	d508      	bpl.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f36:	497a      	ldr	r1, [pc, #488]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f38:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002f3a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f3e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f42:	4302      	orrs	r2, r0
 8002f44:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f48:	069a      	lsls	r2, r3, #26
 8002f4a:	d508      	bpl.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f4c:	4974      	ldr	r1, [pc, #464]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f4e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002f50:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f54:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002f58:	4302      	orrs	r2, r0
 8002f5a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f5e:	059f      	lsls	r7, r3, #22
 8002f60:	d508      	bpl.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f62:	496f      	ldr	r1, [pc, #444]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f64:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002f66:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f6a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002f6e:	4302      	orrs	r2, r0
 8002f70:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f74:	055e      	lsls	r6, r3, #21
 8002f76:	d508      	bpl.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f78:	4969      	ldr	r1, [pc, #420]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f7a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002f7c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f80:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002f84:	4302      	orrs	r2, r0
 8002f86:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f8a:	0658      	lsls	r0, r3, #25
 8002f8c:	d508      	bpl.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f8e:	4964      	ldr	r1, [pc, #400]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f90:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002f92:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f96:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f9a:	4302      	orrs	r2, r0
 8002f9c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fa0:	0619      	lsls	r1, r3, #24
 8002fa2:	d508      	bpl.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fa4:	495e      	ldr	r1, [pc, #376]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002fa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002fa8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002fac:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002fb0:	4302      	orrs	r2, r0
 8002fb2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fb6:	05da      	lsls	r2, r3, #23
 8002fb8:	d508      	bpl.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fba:	4959      	ldr	r1, [pc, #356]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002fbe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002fc2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002fc6:	4302      	orrs	r2, r0
 8002fc8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fcc:	049b      	lsls	r3, r3, #18
 8002fce:	d50f      	bpl.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fd0:	4a53      	ldr	r2, [pc, #332]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002fd2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002fd4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002fd8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002fdc:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fde:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fe2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fe6:	d164      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fe8:	68d3      	ldr	r3, [r2, #12]
 8002fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fee:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	031f      	lsls	r7, r3, #12
 8002ff4:	d50f      	bpl.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff6:	4a4a      	ldr	r2, [pc, #296]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ff8:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002ffa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ffe:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003002:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003004:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003008:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800300c:	d15c      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800300e:	68d3      	ldr	r3, [r2, #12]
 8003010:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003014:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003016:	6823      	ldr	r3, [r4, #0]
 8003018:	035e      	lsls	r6, r3, #13
 800301a:	d50f      	bpl.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800301c:	4a40      	ldr	r2, [pc, #256]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800301e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003020:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003024:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003028:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800302a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800302e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003032:	d154      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003034:	68d3      	ldr	r3, [r2, #12]
 8003036:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800303a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800303c:	6823      	ldr	r3, [r4, #0]
 800303e:	0458      	lsls	r0, r3, #17
 8003040:	d512      	bpl.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003042:	4937      	ldr	r1, [pc, #220]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003044:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8003046:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800304a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800304e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003050:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003054:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003058:	d14c      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800305a:	2102      	movs	r1, #2
 800305c:	1d20      	adds	r0, r4, #4
 800305e:	f7ff fd6d 	bl	8002b3c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003062:	2800      	cmp	r0, #0
 8003064:	bf18      	it	ne
 8003066:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003068:	6822      	ldr	r2, [r4, #0]
 800306a:	0411      	lsls	r1, r2, #16
 800306c:	d508      	bpl.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800306e:	492c      	ldr	r1, [pc, #176]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003070:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003072:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003076:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800307a:	4303      	orrs	r3, r0
 800307c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003080:	03d3      	lsls	r3, r2, #15
 8003082:	d509      	bpl.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003084:	4a26      	ldr	r2, [pc, #152]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003086:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800308a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800308e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003092:	430b      	orrs	r3, r1
 8003094:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8003098:	4628      	mov	r0, r5
 800309a:	b002      	add	sp, #8
 800309c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a0:	f7fd fcfe 	bl	8000aa0 <HAL_GetTick>
 80030a4:	1b40      	subs	r0, r0, r5
 80030a6:	4548      	cmp	r0, r9
 80030a8:	f67f aeec 	bls.w	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80030ac:	e70c      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80030ae:	4635      	mov	r5, r6
 80030b0:	e712      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030b2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80030b6:	d19b      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030b8:	2101      	movs	r1, #1
 80030ba:	1d20      	adds	r0, r4, #4
 80030bc:	f7ff fd3e 	bl	8002b3c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80030c0:	2800      	cmp	r0, #0
 80030c2:	bf18      	it	ne
 80030c4:	4605      	movne	r5, r0
 80030c6:	e793      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80030c8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80030cc:	d1a3      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ce:	2101      	movs	r1, #1
 80030d0:	1d20      	adds	r0, r4, #4
 80030d2:	f7ff fd33 	bl	8002b3c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80030d6:	2800      	cmp	r0, #0
 80030d8:	bf18      	it	ne
 80030da:	4605      	movne	r5, r0
 80030dc:	e79b      	b.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030de:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80030e2:	d1ab      	bne.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030e4:	2101      	movs	r1, #1
 80030e6:	1d20      	adds	r0, r4, #4
 80030e8:	f7ff fd28 	bl	8002b3c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80030ec:	2800      	cmp	r0, #0
 80030ee:	bf18      	it	ne
 80030f0:	4605      	movne	r5, r0
 80030f2:	e7a3      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030f4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80030f8:	d1b6      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030fa:	2102      	movs	r1, #2
 80030fc:	f104 0020 	add.w	r0, r4, #32
 8003100:	f7ff fdaa 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 8003104:	e7ad      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003106:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	65bb      	str	r3, [r7, #88]	; 0x58
 800310e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003114:	9301      	str	r3, [sp, #4]
 8003116:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003118:	f04f 0801 	mov.w	r8, #1
 800311c:	e67f      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0xca>
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000

08003124 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003124:	4a02      	ldr	r2, [pc, #8]	; (8003130 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8003126:	6813      	ldr	r3, [r2, #0]
 8003128:	f043 0304 	orr.w	r3, r3, #4
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	4770      	bx	lr
 8003130:	40021000 	.word	0x40021000

08003134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003134:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003136:	4604      	mov	r4, r0
 8003138:	2800      	cmp	r0, #0
 800313a:	d04a      	beq.n	80031d2 <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003140:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8003144:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003148:	b91b      	cbnz	r3, 8003152 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800314a:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800314e:	f001 f8c1 	bl	80042d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003152:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003154:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003156:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800315a:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800315c:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800315e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003162:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8003166:	600b      	str	r3, [r1, #0]
 8003168:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800316c:	d92e      	bls.n	80031cc <HAL_SPI_Init+0x98>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800316e:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003170:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003174:	bf18      	it	ne
 8003176:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003178:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800317a:	b92b      	cbnz	r3, 8003188 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800317c:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003180:	bf8c      	ite	hi
 8003182:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003184:	2301      	movls	r3, #1
 8003186:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003188:	68a6      	ldr	r6, [r4, #8]
 800318a:	6863      	ldr	r3, [r4, #4]
 800318c:	69a5      	ldr	r5, [r4, #24]
 800318e:	4333      	orrs	r3, r6
 8003190:	6926      	ldr	r6, [r4, #16]
 8003192:	4333      	orrs	r3, r6
 8003194:	6966      	ldr	r6, [r4, #20]
 8003196:	4333      	orrs	r3, r6
 8003198:	69e6      	ldr	r6, [r4, #28]
 800319a:	4333      	orrs	r3, r6
 800319c:	6a26      	ldr	r6, [r4, #32]
 800319e:	4333      	orrs	r3, r6
 80031a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80031a2:	4333      	orrs	r3, r6
 80031a4:	f405 7600 	and.w	r6, r5, #512	; 0x200
 80031a8:	4333      	orrs	r3, r6
 80031aa:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80031ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031ae:	431a      	orrs	r2, r3
 80031b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80031b2:	0c2d      	lsrs	r5, r5, #16
 80031b4:	431a      	orrs	r2, r3
 80031b6:	f005 0504 	and.w	r5, r5, #4
 80031ba:	432a      	orrs	r2, r5
 80031bc:	4302      	orrs	r2, r0
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 80031be:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031c0:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80031c2:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031c4:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80031c6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 80031ca:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80031cc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80031d0:	e7d0      	b.n	8003174 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 80031d2:	2001      	movs	r0, #1
}
 80031d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080031d8 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80031d8:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031da:	69c1      	ldr	r1, [r0, #28]
{
 80031dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031de:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031e0:	6883      	ldr	r3, [r0, #8]
 80031e2:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031e4:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031e6:	4303      	orrs	r3, r0
 80031e8:	6960      	ldr	r0, [r4, #20]
 80031ea:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031ec:	48ba      	ldr	r0, [pc, #744]	; (80034d8 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031ee:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031f0:	4028      	ands	r0, r5
 80031f2:	4303      	orrs	r3, r0
 80031f4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f6:	6853      	ldr	r3, [r2, #4]
 80031f8:	68e0      	ldr	r0, [r4, #12]
 80031fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031fe:	4303      	orrs	r3, r0
 8003200:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003202:	4bb6      	ldr	r3, [pc, #728]	; (80034dc <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003204:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003206:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003208:	bf1c      	itt	ne
 800320a:	6a23      	ldrne	r3, [r4, #32]
 800320c:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800320e:	6893      	ldr	r3, [r2, #8]
 8003210:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003214:	4303      	orrs	r3, r0
 8003216:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003218:	4bb1      	ldr	r3, [pc, #708]	; (80034e0 <UART_SetConfig+0x308>)
 800321a:	429a      	cmp	r2, r3
 800321c:	d119      	bne.n	8003252 <UART_SetConfig+0x7a>
 800321e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003222:	4ab0      	ldr	r2, [pc, #704]	; (80034e4 <UART_SetConfig+0x30c>)
 8003224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003228:	f003 0303 	and.w	r3, r3, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800322c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003230:	5cd3      	ldrb	r3, [r2, r3]
 8003232:	f040 8138 	bne.w	80034a6 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8003236:	2b08      	cmp	r3, #8
 8003238:	f200 808f 	bhi.w	800335a <UART_SetConfig+0x182>
 800323c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003240:	00ca011a 	.word	0x00ca011a
 8003244:	008d00f9 	.word	0x008d00f9
 8003248:	008d0114 	.word	0x008d0114
 800324c:	008d008d 	.word	0x008d008d
 8003250:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003252:	4ba5      	ldr	r3, [pc, #660]	; (80034e8 <UART_SetConfig+0x310>)
 8003254:	429a      	cmp	r2, r3
 8003256:	d107      	bne.n	8003268 <UART_SetConfig+0x90>
 8003258:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800325c:	4aa3      	ldr	r2, [pc, #652]	; (80034ec <UART_SetConfig+0x314>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003262:	f003 030c 	and.w	r3, r3, #12
 8003266:	e7e1      	b.n	800322c <UART_SetConfig+0x54>
 8003268:	4ba1      	ldr	r3, [pc, #644]	; (80034f0 <UART_SetConfig+0x318>)
 800326a:	429a      	cmp	r2, r3
 800326c:	d123      	bne.n	80032b6 <UART_SetConfig+0xde>
 800326e:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003276:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800327a:	2b10      	cmp	r3, #16
 800327c:	f000 80f1 	beq.w	8003462 <UART_SetConfig+0x28a>
 8003280:	d80b      	bhi.n	800329a <UART_SetConfig+0xc2>
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80f3 	beq.w	800346e <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003288:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800328c:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003290:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003294:	f000 80f8 	beq.w	8003488 <UART_SetConfig+0x2b0>
 8003298:	e0a8      	b.n	80033ec <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800329a:	2b20      	cmp	r3, #32
 800329c:	f000 80c6 	beq.w	800342c <UART_SetConfig+0x254>
 80032a0:	2b30      	cmp	r3, #48	; 0x30
 80032a2:	d1f1      	bne.n	8003288 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032a4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80032a8:	f040 80b8 	bne.w	800341c <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80032ac:	6860      	ldr	r0, [r4, #4]
 80032ae:	0843      	lsrs	r3, r0, #1
 80032b0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80032b4:	e0c3      	b.n	800343e <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032b6:	4b8f      	ldr	r3, [pc, #572]	; (80034f4 <UART_SetConfig+0x31c>)
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d11e      	bne.n	80032fa <UART_SetConfig+0x122>
 80032bc:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80032c8:	2b40      	cmp	r3, #64	; 0x40
 80032ca:	f000 80bb 	beq.w	8003444 <UART_SetConfig+0x26c>
 80032ce:	d80a      	bhi.n	80032e6 <UART_SetConfig+0x10e>
 80032d0:	b97b      	cbnz	r3, 80032f2 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80032d2:	4b82      	ldr	r3, [pc, #520]	; (80034dc <UART_SetConfig+0x304>)
 80032d4:	429a      	cmp	r2, r3
 80032d6:	f040 80ca 	bne.w	800346e <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80032da:	f7ff fc0b 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
        break;
 80032de:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80032e0:	bbb0      	cbnz	r0, 8003350 <UART_SetConfig+0x178>
 80032e2:	4602      	mov	r2, r0
 80032e4:	e03a      	b.n	800335c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032e6:	2b80      	cmp	r3, #128	; 0x80
 80032e8:	f000 809d 	beq.w	8003426 <UART_SetConfig+0x24e>
 80032ec:	2bc0      	cmp	r3, #192	; 0xc0
 80032ee:	f000 80b0 	beq.w	8003452 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80032f2:	4b7a      	ldr	r3, [pc, #488]	; (80034dc <UART_SetConfig+0x304>)
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d1c7      	bne.n	8003288 <UART_SetConfig+0xb0>
 80032f8:	e02f      	b.n	800335a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032fa:	4b7f      	ldr	r3, [pc, #508]	; (80034f8 <UART_SetConfig+0x320>)
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d111      	bne.n	8003324 <UART_SetConfig+0x14c>
 8003300:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003308:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800330c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003310:	f000 8098 	beq.w	8003444 <UART_SetConfig+0x26c>
 8003314:	d9dc      	bls.n	80032d0 <UART_SetConfig+0xf8>
 8003316:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800331a:	f000 8084 	beq.w	8003426 <UART_SetConfig+0x24e>
 800331e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003322:	e7e4      	b.n	80032ee <UART_SetConfig+0x116>
 8003324:	4b6d      	ldr	r3, [pc, #436]	; (80034dc <UART_SetConfig+0x304>)
 8003326:	429a      	cmp	r2, r3
 8003328:	d1ae      	bne.n	8003288 <UART_SetConfig+0xb0>
 800332a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003332:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800333a:	f000 8083 	beq.w	8003444 <UART_SetConfig+0x26c>
 800333e:	d9c7      	bls.n	80032d0 <UART_SetConfig+0xf8>
 8003340:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003344:	d06f      	beq.n	8003426 <UART_SetConfig+0x24e>
 8003346:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800334a:	e7d0      	b.n	80032ee <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800334c:	486b      	ldr	r0, [pc, #428]	; (80034fc <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 800334e:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003350:	6862      	ldr	r2, [r4, #4]
 8003352:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003356:	4281      	cmp	r1, r0
 8003358:	d905      	bls.n	8003366 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800335a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800335c:	2300      	movs	r3, #0
 800335e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003360:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8003362:	4610      	mov	r0, r2
 8003364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003366:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800336a:	d8f6      	bhi.n	800335a <UART_SetConfig+0x182>
        switch (clocksource)
 800336c:	2b08      	cmp	r3, #8
 800336e:	d82e      	bhi.n	80033ce <UART_SetConfig+0x1f6>
 8003370:	e8df f003 	tbb	[pc, r3]
 8003374:	2d1c2d05 	.word	0x2d1c2d05
 8003378:	2d2d2d24 	.word	0x2d2d2d24
 800337c:	27          	.byte	0x27
 800337d:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800337e:	f7ff fbb9 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003382:	6862      	ldr	r2, [r4, #4]
 8003384:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003388:	0856      	lsrs	r6, r2, #1
 800338a:	2700      	movs	r7, #0
 800338c:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003390:	2300      	movs	r3, #0
 8003392:	4630      	mov	r0, r6
 8003394:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003396:	f7fc ff6b 	bl	8000270 <__aeabi_uldivmod>
            break;
 800339a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800339c:	4b58      	ldr	r3, [pc, #352]	; (8003500 <UART_SetConfig+0x328>)
 800339e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80033a2:	4299      	cmp	r1, r3
 80033a4:	d8d9      	bhi.n	800335a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	60d8      	str	r0, [r3, #12]
 80033aa:	e7d7      	b.n	800335c <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80033ac:	4855      	ldr	r0, [pc, #340]	; (8003504 <UART_SetConfig+0x32c>)
 80033ae:	0855      	lsrs	r5, r2, #1
 80033b0:	2300      	movs	r3, #0
 80033b2:	2100      	movs	r1, #0
 80033b4:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80033b6:	f141 0100 	adc.w	r1, r1, #0
 80033ba:	e7ec      	b.n	8003396 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033bc:	f7ff f854 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 80033c0:	e7df      	b.n	8003382 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80033c2:	0850      	lsrs	r0, r2, #1
 80033c4:	2100      	movs	r1, #0
 80033c6:	2300      	movs	r3, #0
 80033c8:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80033cc:	e7f3      	b.n	80033b6 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80033ce:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80033d0:	2000      	movs	r0, #0
 80033d2:	e7e3      	b.n	800339c <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80033d4:	f7ff fba0 	bl	8002b18 <HAL_RCC_GetPCLK2Freq>
 80033d8:	e04e      	b.n	8003478 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80033da:	f7ff fb8b 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033de:	6862      	ldr	r2, [r4, #4]
 80033e0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80033e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80033e8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80033ea:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033ec:	f1a3 0010 	sub.w	r0, r3, #16
 80033f0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80033f4:	4288      	cmp	r0, r1
 80033f6:	d8b0      	bhi.n	800335a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80033f8:	6821      	ldr	r1, [r4, #0]
 80033fa:	60cb      	str	r3, [r1, #12]
 80033fc:	e7ae      	b.n	800335c <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80033fe:	f7ff fb8b 	bl	8002b18 <HAL_RCC_GetPCLK2Freq>
 8003402:	e7ec      	b.n	80033de <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003404:	6860      	ldr	r0, [r4, #4]
 8003406:	0843      	lsrs	r3, r0, #1
 8003408:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800340c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003410:	fbb3 f3f0 	udiv	r3, r3, r0
 8003414:	e7e8      	b.n	80033e8 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003416:	f7ff f827 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 800341a:	e7e0      	b.n	80033de <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800341c:	6860      	ldr	r0, [r4, #4]
 800341e:	0843      	lsrs	r3, r0, #1
 8003420:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003424:	e7f4      	b.n	8003410 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003426:	4b2d      	ldr	r3, [pc, #180]	; (80034dc <UART_SetConfig+0x304>)
 8003428:	429a      	cmp	r2, r3
 800342a:	d08f      	beq.n	800334c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800342c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003430:	d1e8      	bne.n	8003404 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003432:	6860      	ldr	r0, [r4, #4]
 8003434:	0843      	lsrs	r3, r0, #1
 8003436:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800343a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800343e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003442:	e01f      	b.n	8003484 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003444:	4b25      	ldr	r3, [pc, #148]	; (80034dc <UART_SetConfig+0x304>)
 8003446:	429a      	cmp	r2, r3
 8003448:	d10b      	bne.n	8003462 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800344a:	f7ff f80d 	bl	8002468 <HAL_RCC_GetSysClockFreq>
        break;
 800344e:	2304      	movs	r3, #4
 8003450:	e746      	b.n	80032e0 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003452:	4b22      	ldr	r3, [pc, #136]	; (80034dc <UART_SetConfig+0x304>)
 8003454:	429a      	cmp	r2, r3
 8003456:	f47f af25 	bne.w	80032a4 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800345a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 800345e:	2308      	movs	r3, #8
 8003460:	e776      	b.n	8003350 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003462:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003466:	d1d6      	bne.n	8003416 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003468:	f7fe fffe 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 800346c:	e004      	b.n	8003478 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800346e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003472:	d1b2      	bne.n	80033da <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003474:	f7ff fb3e 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003478:	6861      	ldr	r1, [r4, #4]
 800347a:	084a      	lsrs	r2, r1, #1
 800347c:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003480:	fbb3 f3f1 	udiv	r3, r3, r1
 8003484:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003486:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003488:	f1a3 0010 	sub.w	r0, r3, #16
 800348c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003490:	4288      	cmp	r0, r1
 8003492:	f63f af62 	bhi.w	800335a <UART_SetConfig+0x182>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003496:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800349a:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800349c:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80034a0:	430b      	orrs	r3, r1
 80034a2:	60c3      	str	r3, [r0, #12]
 80034a4:	e75a      	b.n	800335c <UART_SetConfig+0x184>
    switch (clocksource)
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	f63f af57 	bhi.w	800335a <UART_SetConfig+0x182>
 80034ac:	a201      	add	r2, pc, #4	; (adr r2, 80034b4 <UART_SetConfig+0x2dc>)
 80034ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b2:	bf00      	nop
 80034b4:	080033db 	.word	0x080033db
 80034b8:	080033ff 	.word	0x080033ff
 80034bc:	08003405 	.word	0x08003405
 80034c0:	0800335b 	.word	0x0800335b
 80034c4:	08003417 	.word	0x08003417
 80034c8:	0800335b 	.word	0x0800335b
 80034cc:	0800335b 	.word	0x0800335b
 80034d0:	0800335b 	.word	0x0800335b
 80034d4:	0800341d 	.word	0x0800341d
 80034d8:	efff69f3 	.word	0xefff69f3
 80034dc:	40008000 	.word	0x40008000
 80034e0:	40013800 	.word	0x40013800
 80034e4:	08004e4c 	.word	0x08004e4c
 80034e8:	40004400 	.word	0x40004400
 80034ec:	08004e50 	.word	0x08004e50
 80034f0:	40004800 	.word	0x40004800
 80034f4:	40004c00 	.word	0x40004c00
 80034f8:	40005000 	.word	0x40005000
 80034fc:	00f42400 	.word	0x00f42400
 8003500:	000ffcff 	.word	0x000ffcff
 8003504:	f4240000 	.word	0xf4240000

08003508 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003508:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800350a:	07da      	lsls	r2, r3, #31
{
 800350c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800350e:	d506      	bpl.n	800351e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003510:	6801      	ldr	r1, [r0, #0]
 8003512:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003514:	684a      	ldr	r2, [r1, #4]
 8003516:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800351a:	4322      	orrs	r2, r4
 800351c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800351e:	079c      	lsls	r4, r3, #30
 8003520:	d506      	bpl.n	8003530 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003522:	6801      	ldr	r1, [r0, #0]
 8003524:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003526:	684a      	ldr	r2, [r1, #4]
 8003528:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800352c:	4322      	orrs	r2, r4
 800352e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003530:	0759      	lsls	r1, r3, #29
 8003532:	d506      	bpl.n	8003542 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003534:	6801      	ldr	r1, [r0, #0]
 8003536:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003538:	684a      	ldr	r2, [r1, #4]
 800353a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800353e:	4322      	orrs	r2, r4
 8003540:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003542:	071a      	lsls	r2, r3, #28
 8003544:	d506      	bpl.n	8003554 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003546:	6801      	ldr	r1, [r0, #0]
 8003548:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800354a:	684a      	ldr	r2, [r1, #4]
 800354c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003550:	4322      	orrs	r2, r4
 8003552:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003554:	06dc      	lsls	r4, r3, #27
 8003556:	d506      	bpl.n	8003566 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003558:	6801      	ldr	r1, [r0, #0]
 800355a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800355c:	688a      	ldr	r2, [r1, #8]
 800355e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003562:	4322      	orrs	r2, r4
 8003564:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003566:	0699      	lsls	r1, r3, #26
 8003568:	d506      	bpl.n	8003578 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800356a:	6801      	ldr	r1, [r0, #0]
 800356c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800356e:	688a      	ldr	r2, [r1, #8]
 8003570:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003574:	4322      	orrs	r2, r4
 8003576:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003578:	065a      	lsls	r2, r3, #25
 800357a:	d50f      	bpl.n	800359c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800357c:	6801      	ldr	r1, [r0, #0]
 800357e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003580:	684a      	ldr	r2, [r1, #4]
 8003582:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003586:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003588:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800358c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800358e:	d105      	bne.n	800359c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003590:	684a      	ldr	r2, [r1, #4]
 8003592:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003594:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003598:	4322      	orrs	r2, r4
 800359a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	d506      	bpl.n	80035ae <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035a0:	6802      	ldr	r2, [r0, #0]
 80035a2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80035a4:	6853      	ldr	r3, [r2, #4]
 80035a6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80035aa:	430b      	orrs	r3, r1
 80035ac:	6053      	str	r3, [r2, #4]
 80035ae:	bd10      	pop	{r4, pc}

080035b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b4:	9d06      	ldr	r5, [sp, #24]
 80035b6:	4604      	mov	r4, r0
 80035b8:	460f      	mov	r7, r1
 80035ba:	4616      	mov	r6, r2
 80035bc:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035be:	6821      	ldr	r1, [r4, #0]
 80035c0:	69ca      	ldr	r2, [r1, #28]
 80035c2:	ea37 0302 	bics.w	r3, r7, r2
 80035c6:	bf0c      	ite	eq
 80035c8:	2201      	moveq	r2, #1
 80035ca:	2200      	movne	r2, #0
 80035cc:	42b2      	cmp	r2, r6
 80035ce:	d002      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80035d0:	2000      	movs	r0, #0
}
 80035d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80035d6:	1c6b      	adds	r3, r5, #1
 80035d8:	d0f2      	beq.n	80035c0 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035da:	f7fd fa61 	bl	8000aa0 <HAL_GetTick>
 80035de:	eba0 0008 	sub.w	r0, r0, r8
 80035e2:	4285      	cmp	r5, r0
 80035e4:	d301      	bcc.n	80035ea <UART_WaitOnFlagUntilTimeout+0x3a>
 80035e6:	2d00      	cmp	r5, #0
 80035e8:	d1e9      	bne.n	80035be <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035ea:	6823      	ldr	r3, [r4, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035f2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80035fc:	2320      	movs	r3, #32
 80035fe:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003600:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003602:	2300      	movs	r3, #0
 8003604:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003608:	2003      	movs	r0, #3
 800360a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800360e <HAL_UART_Transmit>:
{
 800360e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003612:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003614:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003616:	2b20      	cmp	r3, #32
{
 8003618:	4604      	mov	r4, r0
 800361a:	460e      	mov	r6, r1
 800361c:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800361e:	d14b      	bne.n	80036b8 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003620:	2900      	cmp	r1, #0
 8003622:	d047      	beq.n	80036b4 <HAL_UART_Transmit+0xa6>
 8003624:	2a00      	cmp	r2, #0
 8003626:	d045      	beq.n	80036b4 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003628:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800362c:	2b01      	cmp	r3, #1
 800362e:	d043      	beq.n	80036b8 <HAL_UART_Transmit+0xaa>
 8003630:	2301      	movs	r3, #1
 8003632:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003636:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003638:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800363a:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800363c:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800363e:	f7fd fa2f 	bl	8000aa0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003642:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8003644:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800364c:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 800364e:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003652:	d103      	bne.n	800365c <HAL_UART_Transmit+0x4e>
 8003654:	6923      	ldr	r3, [r4, #16]
 8003656:	b90b      	cbnz	r3, 800365c <HAL_UART_Transmit+0x4e>
 8003658:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800365a:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800365c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003660:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003664:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003666:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8003668:	b94a      	cbnz	r2, 800367e <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800366a:	2140      	movs	r1, #64	; 0x40
 800366c:	4620      	mov	r0, r4
 800366e:	f7ff ff9f 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 8003672:	b950      	cbnz	r0, 800368a <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 8003674:	2320      	movs	r3, #32
 8003676:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8003678:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 800367c:	e006      	b.n	800368c <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800367e:	2200      	movs	r2, #0
 8003680:	2180      	movs	r1, #128	; 0x80
 8003682:	4620      	mov	r0, r4
 8003684:	f7ff ff94 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 8003688:	b118      	cbz	r0, 8003692 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 800368a:	2003      	movs	r0, #3
}
 800368c:	b003      	add	sp, #12
 800368e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003692:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003694:	b95e      	cbnz	r6, 80036ae <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003696:	f835 3b02 	ldrh.w	r3, [r5], #2
 800369a:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800369e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80036a0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80036ac:	e7d6      	b.n	800365c <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036ae:	f816 3b01 	ldrb.w	r3, [r6], #1
 80036b2:	e7f4      	b.n	800369e <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80036b4:	2001      	movs	r0, #1
 80036b6:	e7e9      	b.n	800368c <HAL_UART_Transmit+0x7e>
    return HAL_BUSY;
 80036b8:	2002      	movs	r0, #2
 80036ba:	e7e7      	b.n	800368c <HAL_UART_Transmit+0x7e>

080036bc <UART_CheckIdleState>:
{
 80036bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036be:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c0:	2600      	movs	r6, #0
 80036c2:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80036c4:	f7fd f9ec 	bl	8000aa0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036c8:	6823      	ldr	r3, [r4, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80036ce:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036d0:	d415      	bmi.n	80036fe <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	075b      	lsls	r3, r3, #29
 80036d8:	d50a      	bpl.n	80036f0 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	2200      	movs	r2, #0
 80036e2:	462b      	mov	r3, r5
 80036e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80036e8:	4620      	mov	r0, r4
 80036ea:	f7ff ff61 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 80036ee:	b990      	cbnz	r0, 8003716 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 80036f0:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80036f2:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80036f4:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 80036f6:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 80036fa:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 80036fc:	e00c      	b.n	8003718 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	4632      	mov	r2, r6
 8003706:	4603      	mov	r3, r0
 8003708:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800370c:	4620      	mov	r0, r4
 800370e:	f7ff ff4f 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 8003712:	2800      	cmp	r0, #0
 8003714:	d0dd      	beq.n	80036d2 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003716:	2003      	movs	r0, #3
}
 8003718:	b002      	add	sp, #8
 800371a:	bd70      	pop	{r4, r5, r6, pc}

0800371c <HAL_UART_Init>:
{
 800371c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800371e:	4604      	mov	r4, r0
 8003720:	b340      	cbz	r0, 8003774 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003722:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003724:	b91b      	cbnz	r3, 800372e <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8003726:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800372a:	f000 fe07 	bl	800433c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800372e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003730:	2324      	movs	r3, #36	; 0x24
 8003732:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003734:	6813      	ldr	r3, [r2, #0]
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800373c:	4620      	mov	r0, r4
 800373e:	f7ff fd4b 	bl	80031d8 <UART_SetConfig>
 8003742:	2801      	cmp	r0, #1
 8003744:	d016      	beq.n	8003774 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003746:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003748:	b113      	cbz	r3, 8003750 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 800374a:	4620      	mov	r0, r4
 800374c:	f7ff fedc 	bl	8003508 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003758:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003760:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003768:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800376a:	601a      	str	r2, [r3, #0]
}
 800376c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003770:	f7ff bfa4 	b.w	80036bc <UART_CheckIdleState>
}
 8003774:	2001      	movs	r0, #1
 8003776:	bd10      	pop	{r4, pc}

08003778 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003778:	4b0a      	ldr	r3, [pc, #40]	; (80037a4 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800377a:	3b01      	subs	r3, #1
 800377c:	d101      	bne.n	8003782 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800377e:	2003      	movs	r0, #3
 8003780:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003782:	6902      	ldr	r2, [r0, #16]
 8003784:	2a00      	cmp	r2, #0
 8003786:	daf8      	bge.n	800377a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003788:	6903      	ldr	r3, [r0, #16]
 800378a:	4a06      	ldr	r2, [pc, #24]	; (80037a4 <USB_CoreReset+0x2c>)
 800378c:	f043 0301 	orr.w	r3, r3, #1
 8003790:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8003792:	3a01      	subs	r2, #1
 8003794:	d0f3      	beq.n	800377e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003796:	6903      	ldr	r3, [r0, #16]
 8003798:	f013 0301 	ands.w	r3, r3, #1
 800379c:	d1f9      	bne.n	8003792 <USB_CoreReset+0x1a>

  return HAL_OK;
 800379e:	4618      	mov	r0, r3
}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	00030d41 	.word	0x00030d41

080037a8 <USB_CoreInit>:
{
 80037a8:	b084      	sub	sp, #16
 80037aa:	b538      	push	{r3, r4, r5, lr}
 80037ac:	ad05      	add	r5, sp, #20
 80037ae:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80037b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037b4:	2b01      	cmp	r3, #1
{
 80037b6:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80037b8:	d119      	bne.n	80037ee <USB_CoreInit+0x46>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80037ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80037bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037c0:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80037c2:	68c3      	ldr	r3, [r0, #12]
 80037c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80037c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037cc:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80037ce:	68c3      	ldr	r3, [r0, #12]
 80037d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80037d4:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80037d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037d8:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80037da:	bf02      	ittt	eq
 80037dc:	68c3      	ldreq	r3, [r0, #12]
 80037de:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80037e2:	60c3      	streq	r3, [r0, #12]
}
 80037e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037e8:	b004      	add	sp, #16
    ret = USB_CoreReset(USBx);
 80037ea:	f7ff bfc5 	b.w	8003778 <USB_CoreReset>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80037ee:	68c3      	ldr	r3, [r0, #12]
 80037f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037f4:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80037f6:	f7ff ffbf 	bl	8003778 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80037fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80037fc:	b93b      	cbnz	r3, 800380e <USB_CoreInit+0x66>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80037fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003804:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8003806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800380a:	b004      	add	sp, #16
 800380c:	4770      	bx	lr
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800380e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003810:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003814:	e7f6      	b.n	8003804 <USB_CoreInit+0x5c>

08003816 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003816:	6883      	ldr	r3, [r0, #8]
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	6083      	str	r3, [r0, #8]
}
 800381e:	2000      	movs	r0, #0
 8003820:	4770      	bx	lr

08003822 <USB_SetCurrentMode>:
{
 8003822:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003824:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8003826:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003828:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800382c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800382e:	d108      	bne.n	8003842 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003830:	68c3      	ldr	r3, [r0, #12]
 8003832:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003836:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8003838:	2032      	movs	r0, #50	; 0x32
 800383a:	f7fd f937 	bl	8000aac <HAL_Delay>
  return HAL_OK;
 800383e:	2000      	movs	r0, #0
 8003840:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8003842:	b919      	cbnz	r1, 800384c <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003844:	68c3      	ldr	r3, [r0, #12]
 8003846:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800384a:	e7f4      	b.n	8003836 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800384c:	2001      	movs	r0, #1
}
 800384e:	bd08      	pop	{r3, pc}

08003850 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003850:	0189      	lsls	r1, r1, #6
 8003852:	f041 0120 	orr.w	r1, r1, #32
 8003856:	4a06      	ldr	r2, [pc, #24]	; (8003870 <USB_FlushTxFifo+0x20>)
 8003858:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800385a:	3a01      	subs	r2, #1
 800385c:	d005      	beq.n	800386a <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800385e:	6903      	ldr	r3, [r0, #16]
 8003860:	f013 0320 	ands.w	r3, r3, #32
 8003864:	d1f9      	bne.n	800385a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8003866:	4618      	mov	r0, r3
 8003868:	4770      	bx	lr
      return HAL_TIMEOUT;
 800386a:	2003      	movs	r0, #3
}
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	00030d41 	.word	0x00030d41

08003874 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003874:	2310      	movs	r3, #16
 8003876:	4a06      	ldr	r2, [pc, #24]	; (8003890 <USB_FlushRxFifo+0x1c>)
 8003878:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800387a:	3a01      	subs	r2, #1
 800387c:	d005      	beq.n	800388a <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800387e:	6903      	ldr	r3, [r0, #16]
 8003880:	f013 0310 	ands.w	r3, r3, #16
 8003884:	d1f9      	bne.n	800387a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8003886:	4618      	mov	r0, r3
 8003888:	4770      	bx	lr
      return HAL_TIMEOUT;
 800388a:	2003      	movs	r0, #3
}
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	00030d41 	.word	0x00030d41

08003894 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8003894:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003898:	4319      	orrs	r1, r3
 800389a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800389e:	2000      	movs	r0, #0
 80038a0:	4770      	bx	lr
	...

080038a4 <USB_DevInit>:
{
 80038a4:	b084      	sub	sp, #16
 80038a6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038aa:	4604      	mov	r4, r0
 80038ac:	a809      	add	r0, sp, #36	; 0x24
 80038ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80038b2:	2300      	movs	r3, #0
 80038b4:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80038b6:	460f      	mov	r7, r1
    USBx->DIEPTXF[i] = 0U;
 80038b8:	4619      	mov	r1, r3
 80038ba:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80038be:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80038c2:	3301      	adds	r3, #1
 80038c4:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80038c6:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80038c8:	d1f7      	bne.n	80038ba <USB_DevInit+0x16>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80038ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 80038cc:	2e00      	cmp	r6, #0
 80038ce:	d162      	bne.n	8003996 <USB_DevInit+0xf2>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80038d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038d4:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038dc:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038e4:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80038ec:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80038f0:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80038f4:	2103      	movs	r1, #3
 80038f6:	4620      	mov	r0, r4
 80038f8:	f7ff ffcc 	bl	8003894 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80038fc:	2110      	movs	r1, #16
 80038fe:	4620      	mov	r0, r4
 8003900:	f7ff ffa6 	bl	8003850 <USB_FlushTxFifo>
 8003904:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003906:	4620      	mov	r0, r4
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003908:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800390c:	f7ff ffb2 	bl	8003874 <USB_FlushRxFifo>
 8003910:	2800      	cmp	r0, #0
 8003912:	d144      	bne.n	800399e <USB_DevInit+0xfa>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003914:	1c08      	adds	r0, r1, #0
 8003916:	bf18      	it	ne
 8003918:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800391a:	2300      	movs	r3, #0
 800391c:	612b      	str	r3, [r5, #16]
 800391e:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DOEPMSK = 0U;
 8003922:	616b      	str	r3, [r5, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 8003924:	4619      	mov	r1, r3
  USBx_DEVICE->DAINTMSK = 0U;
 8003926:	61eb      	str	r3, [r5, #28]
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003928:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800392c:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003930:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003934:	42bb      	cmp	r3, r7
 8003936:	d134      	bne.n	80039a2 <USB_DevInit+0xfe>
 8003938:	2100      	movs	r1, #0
 800393a:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800393e:	460f      	mov	r7, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003940:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003944:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003948:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800394c:	428b      	cmp	r3, r1
 800394e:	d13b      	bne.n	80039c8 <USB_DevInit+0x124>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003950:	692b      	ldr	r3, [r5, #16]
 8003952:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003956:	612b      	str	r3, [r5, #16]
  USBx->GINTMSK = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800395c:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8003960:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003962:	69a3      	ldr	r3, [r4, #24]
 8003964:	f043 0310 	orr.w	r3, r3, #16
 8003968:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800396a:	69a2      	ldr	r2, [r4, #24]
 800396c:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <USB_DevInit+0x14c>)
 800396e:	4313      	orrs	r3, r2
 8003970:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8003972:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003974:	b11b      	cbz	r3, 800397e <USB_DevInit+0xda>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003976:	69a3      	ldr	r3, [r4, #24]
 8003978:	f043 0308 	orr.w	r3, r3, #8
 800397c:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800397e:	2e01      	cmp	r6, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003980:	bf01      	itttt	eq
 8003982:	69a3      	ldreq	r3, [r4, #24]
 8003984:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003988:	f043 0304 	orreq.w	r3, r3, #4
 800398c:	61a3      	streq	r3, [r4, #24]
}
 800398e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003992:	b004      	add	sp, #16
 8003994:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003996:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800399a:	63a3      	str	r3, [r4, #56]	; 0x38
 800399c:	e7a3      	b.n	80038e6 <USB_DevInit+0x42>
 800399e:	2001      	movs	r0, #1
 80039a0:	e7bb      	b.n	800391a <USB_DevInit+0x76>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80039a2:	f8d2 9000 	ldr.w	r9, [r2]
 80039a6:	f1b9 0f00 	cmp.w	r9, #0
 80039aa:	da0b      	bge.n	80039c4 <USB_DevInit+0x120>
      if (i == 0U)
 80039ac:	b93b      	cbnz	r3, 80039be <USB_DevInit+0x11a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80039ae:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039b2:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039b4:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80039b6:	f8c2 8008 	str.w	r8, [r2, #8]
 80039ba:	3220      	adds	r2, #32
 80039bc:	e7ba      	b.n	8003934 <USB_DevInit+0x90>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80039be:	f8c2 e000 	str.w	lr, [r2]
 80039c2:	e7f6      	b.n	80039b2 <USB_DevInit+0x10e>
      USBx_INEP(i)->DIEPCTL = 0U;
 80039c4:	6011      	str	r1, [r2, #0]
 80039c6:	e7f4      	b.n	80039b2 <USB_DevInit+0x10e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80039c8:	f8d2 9000 	ldr.w	r9, [r2]
 80039cc:	f1b9 0f00 	cmp.w	r9, #0
 80039d0:	da0b      	bge.n	80039ea <USB_DevInit+0x146>
      if (i == 0U)
 80039d2:	b939      	cbnz	r1, 80039e4 <USB_DevInit+0x140>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80039d4:	f8c2 c000 	str.w	ip, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80039d8:	6117      	str	r7, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039da:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80039dc:	f8c2 8008 	str.w	r8, [r2, #8]
 80039e0:	3220      	adds	r2, #32
 80039e2:	e7b3      	b.n	800394c <USB_DevInit+0xa8>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80039e4:	f8c2 e000 	str.w	lr, [r2]
 80039e8:	e7f6      	b.n	80039d8 <USB_DevInit+0x134>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80039ea:	6017      	str	r7, [r2, #0]
 80039ec:	e7f4      	b.n	80039d8 <USB_DevInit+0x134>
 80039ee:	bf00      	nop
 80039f0:	803c3800 	.word	0x803c3800

080039f4 <USB_DevDisconnect>:
{
 80039f4:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80039f6:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80039fa:	f043 0302 	orr.w	r3, r3, #2
 80039fe:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8003a02:	2003      	movs	r0, #3
 8003a04:	f7fd f852 	bl	8000aac <HAL_Delay>
}
 8003a08:	2000      	movs	r0, #0
 8003a0a:	bd08      	pop	{r3, pc}

08003a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a0e:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a10:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a12:	2244      	movs	r2, #68	; 0x44
 8003a14:	2100      	movs	r1, #0
 8003a16:	a805      	add	r0, sp, #20
 8003a18:	f000 fdd6 	bl	80045c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a1c:	4622      	mov	r2, r4
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4668      	mov	r0, sp
 8003a22:	f000 fdd1 	bl	80045c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a26:	2100      	movs	r1, #0
 8003a28:	2288      	movs	r2, #136	; 0x88
 8003a2a:	a816      	add	r0, sp, #88	; 0x58
 8003a2c:	f000 fdcc 	bl	80045c8 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8003a30:	f7fe fc0c 	bl	800224c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003a34:	4a23      	ldr	r2, [pc, #140]	; (8003ac4 <SystemClock_Config+0xb8>)
 8003a36:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a3a:	f023 0318 	bic.w	r3, r3, #24
 8003a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003a42:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003a44:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a46:	2602      	movs	r6, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003a48:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003a4a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003a4c:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003a4e:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003a50:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a52:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003a54:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003a56:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003a58:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003a5a:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a5c:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003a5e:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003a60:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003a62:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003a64:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003a66:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a68:	f7fe fd4c 	bl	8002504 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a6c:	220f      	movs	r2, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003a6e:	2104      	movs	r1, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a70:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003a72:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a74:	e88d 000c 	stmia.w	sp, {r2, r3}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a78:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a7a:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a7c:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003a7e:	f7fe ffa3 	bl	80029c8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2
 8003a82:	4b11      	ldr	r3, [pc, #68]	; (8003ac8 <SystemClock_Config+0xbc>)
 8003a84:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003a86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a8a:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003a8c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a90:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8003a92:	2318      	movs	r3, #24
 8003a94:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a96:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8003a98:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8003a9c:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003a9e:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003aa0:	942b      	str	r4, [sp, #172]	; 0xac
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8003aa2:	9436      	str	r4, [sp, #216]	; 0xd8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003aa4:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003aa6:	9518      	str	r5, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003aa8:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003aaa:	961b      	str	r6, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003aac:	961c      	str	r6, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aae:	f7ff f951 	bl	8002d54 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003ab2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003ab6:	f7fe fbd9 	bl	800226c <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003aba:	f7ff fb33 	bl	8003124 <HAL_RCCEx_EnableMSIPLLMode>
}
 8003abe:	b039      	add	sp, #228	; 0xe4
 8003ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	00016081 	.word	0x00016081

08003acc <main>:
{
 8003acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad0:	ed2d 8b04 	vpush	{d8-d9}
 8003ad4:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 8003ad6:	f7fc ffc7 	bl	8000a68 <HAL_Init>
  SystemClock_Config();
 8003ada:	f7ff ff97 	bl	8003a0c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ade:	2214      	movs	r2, #20
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	a80c      	add	r0, sp, #48	; 0x30
 8003ae4:	f000 fd70 	bl	80045c8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ae8:	4bb2      	ldr	r3, [pc, #712]	; (8003db4 <main+0x2e8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003aea:	48b3      	ldr	r0, [pc, #716]	; (8003db8 <main+0x2ec>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003aec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003aee:	f8df 82f0 	ldr.w	r8, [pc, #752]	; 8003de0 <main+0x314>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003af2:	f042 0210 	orr.w	r2, r2, #16
 8003af6:	64da      	str	r2, [r3, #76]	; 0x4c
 8003af8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003afa:	f002 0210 	and.w	r2, r2, #16
 8003afe:	9204      	str	r2, [sp, #16]
 8003b00:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b04:	f042 0204 	orr.w	r2, r2, #4
 8003b08:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b0c:	f002 0204 	and.w	r2, r2, #4
 8003b10:	9205      	str	r2, [sp, #20]
 8003b12:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b1e:	f002 0201 	and.w	r2, r2, #1
 8003b22:	9206      	str	r2, [sp, #24]
 8003b24:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b28:	f042 0202 	orr.w	r2, r2, #2
 8003b2c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b30:	f002 0202 	and.w	r2, r2, #2
 8003b34:	9207      	str	r2, [sp, #28]
 8003b36:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b3a:	f042 0208 	orr.w	r2, r2, #8
 8003b3e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f44f 718a 	mov.w	r1, #276	; 0x114
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b4e:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003b50:	f7fd ff5e 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8003b54:	2200      	movs	r2, #0
 8003b56:	f248 1104 	movw	r1, #33028	; 0x8104
 8003b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b5e:	f7fd ff57 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8003b62:	2200      	movs	r2, #0
 8003b64:	f24f 0114 	movw	r1, #61460	; 0xf014
 8003b68:	4894      	ldr	r0, [pc, #592]	; (8003dbc <main+0x2f0>)
 8003b6a:	f7fd ff51 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f241 0181 	movw	r1, #4225	; 0x1081
 8003b74:	4892      	ldr	r0, [pc, #584]	; (8003dc0 <main+0x2f4>)
 8003b76:	f7fd ff4b 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003b80:	488f      	ldr	r0, [pc, #572]	; (8003dc0 <main+0x2f4>)
 8003b82:	f7fd ff45 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003b86:	2200      	movs	r2, #0
 8003b88:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003b8c:	488d      	ldr	r0, [pc, #564]	; (8003dc4 <main+0x2f8>)
 8003b8e:	f7fd ff3f 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003b92:	2201      	movs	r2, #1
 8003b94:	2120      	movs	r1, #32
 8003b96:	4889      	ldr	r0, [pc, #548]	; (8003dbc <main+0x2f0>)
 8003b98:	f7fd ff3a 	bl	8001a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	4611      	mov	r1, r2
 8003ba0:	4885      	ldr	r0, [pc, #532]	; (8003db8 <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba2:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003ba4:	f7fd ff34 	bl	8001a10 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba8:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003baa:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bae:	a90c      	add	r1, sp, #48	; 0x30
 8003bb0:	4881      	ldr	r0, [pc, #516]	; (8003db8 <main+0x2ec>)
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003bb2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bb4:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bba:	f7fd fdc3 	bl	8001744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003bbe:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bc0:	a90c      	add	r1, sp, #48	; 0x30
 8003bc2:	487d      	ldr	r0, [pc, #500]	; (8003db8 <main+0x2ec>)
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003bc4:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bc6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bcc:	f7fd fdba 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8003bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bd4:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8003bd6:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bd8:	4b7b      	ldr	r3, [pc, #492]	; (8003dc8 <main+0x2fc>)
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8003bda:	487a      	ldr	r0, [pc, #488]	; (8003dc4 <main+0x2f8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bdc:	930d      	str	r3, [sp, #52]	; 0x34

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bde:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8003be0:	2503      	movs	r5, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003be2:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8003be8:	f7fd fdac 	bl	8001744 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bec:	a90c      	add	r1, sp, #48	; 0x30
 8003bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8003bf2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf4:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf6:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003bfa:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bfe:	f7fd fda1 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8003c02:	f248 1304 	movw	r3, #33028	; 0x8104
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c06:	a90c      	add	r1, sp, #48	; 0x30
 8003c08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8003c0c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c0e:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c10:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c12:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c14:	f7fd fd96 	bl	8001744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8003c18:	a90c      	add	r1, sp, #48	; 0x30
 8003c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1e:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c20:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8003c22:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c26:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c28:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8003c2a:	f7fd fd8b 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8003c2e:	23e0      	movs	r3, #224	; 0xe0
 8003c30:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c32:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c34:	2305      	movs	r3, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c3a:	9310      	str	r3, [sp, #64]	; 0x40
 8003c3c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c3e:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c40:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c42:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c44:	f7fd fd7e 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8003c48:	a90c      	add	r1, sp, #48	; 0x30
 8003c4a:	485c      	ldr	r0, [pc, #368]	; (8003dbc <main+0x2f0>)
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8003c4c:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c4e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c52:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8003c54:	f7fd fd76 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8003c58:	f24f 0234 	movw	r2, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c5c:	a90c      	add	r1, sp, #48	; 0x30
 8003c5e:	4857      	ldr	r0, [pc, #348]	; (8003dbc <main+0x2f0>)
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8003c60:	920c      	str	r2, [sp, #48]	; 0x30

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8003c62:	f44f 7b40 	mov.w	fp, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c66:	f04f 0a07 	mov.w	sl, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c6a:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c6e:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c70:	f7fd fd68 	bl	8001744 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c74:	a90c      	add	r1, sp, #48	; 0x30
 8003c76:	4852      	ldr	r0, [pc, #328]	; (8003dc0 <main+0x2f4>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c78:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c7a:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8003c7c:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c80:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c82:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c86:	f7fd fd5d 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8003c8a:	f64c 4204 	movw	r2, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c8e:	a90c      	add	r1, sp, #48	; 0x30
 8003c90:	484b      	ldr	r0, [pc, #300]	; (8003dc0 <main+0x2f4>)
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8003c92:	920c      	str	r2, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c94:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c98:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c9a:	f7fd fd53 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8003c9e:	f243 0281 	movw	r2, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ca2:	a90c      	add	r1, sp, #48	; 0x30
 8003ca4:	4846      	ldr	r0, [pc, #280]	; (8003dc0 <main+0x2f4>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8003ca6:	920c      	str	r2, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ca8:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003caa:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cac:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cae:	f7fd fd49 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8003cb2:	f44f 7210 	mov.w	r2, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cb6:	a90c      	add	r1, sp, #48	; 0x30
 8003cb8:	4842      	ldr	r0, [pc, #264]	; (8003dc4 <main+0x2f8>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8003cba:	920c      	str	r2, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cbc:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc0:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cc2:	f7fd fd3f 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8003cc6:	f44f 72c0 	mov.w	r2, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cca:	a90c      	add	r1, sp, #48	; 0x30
 8003ccc:	483d      	ldr	r0, [pc, #244]	; (8003dc4 <main+0x2f8>)
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8003cce:	920c      	str	r2, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003cd0:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd4:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cd6:	f7fd fd35 	bl	8001744 <HAL_GPIO_Init>
  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003cda:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8003cdc:	4838      	ldr	r0, [pc, #224]	; (8003dc0 <main+0x2f4>)
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8003cde:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8003ce0:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce2:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ce4:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ce6:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce8:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8003cea:	f7fd fd2b 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8003cee:	2378      	movs	r3, #120	; 0x78
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cf0:	a90c      	add	r1, sp, #48	; 0x30
 8003cf2:	4833      	ldr	r0, [pc, #204]	; (8003dc0 <main+0x2f4>)
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8003cf4:	930c      	str	r3, [sp, #48]	; 0x30
  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003cf6:	f04f 0804 	mov.w	r8, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfa:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cfc:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfe:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d00:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d04:	f7fd fd1e 	bl	8001744 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d08:	2312      	movs	r3, #18
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d0a:	a90c      	add	r1, sp, #48	; 0x30
 8003d0c:	482b      	ldr	r0, [pc, #172]	; (8003dbc <main+0x2f0>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d0e:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d10:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d12:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d14:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8003d18:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d1c:	f7fd fd12 	bl	8001744 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003d20:	4622      	mov	r2, r4
 8003d22:	4621      	mov	r1, r4
 8003d24:	2017      	movs	r0, #23
 8003d26:	f7fd fc15 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003d2a:	2017      	movs	r0, #23
 8003d2c:	f7fd fc46 	bl	80015bc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003d30:	4622      	mov	r2, r4
 8003d32:	4621      	mov	r1, r4
 8003d34:	2028      	movs	r0, #40	; 0x28
 8003d36:	f7fd fc0d 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003d3a:	2028      	movs	r0, #40	; 0x28
  hadc1.Instance = ADC1;
 8003d3c:	4d23      	ldr	r5, [pc, #140]	; (8003dcc <main+0x300>)
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003d3e:	f7fd fc3d 	bl	80015bc <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003d42:	2218      	movs	r2, #24
 8003d44:	4621      	mov	r1, r4
 8003d46:	a80c      	add	r0, sp, #48	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 8003d48:	9409      	str	r4, [sp, #36]	; 0x24
 8003d4a:	940a      	str	r4, [sp, #40]	; 0x28
 8003d4c:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8003d4e:	f000 fc3b 	bl	80045c8 <memset>
  hadc1.Instance = ADC1;
 8003d52:	4b1f      	ldr	r3, [pc, #124]	; (8003dd0 <main+0x304>)
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d54:	f8c5 8014 	str.w	r8, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003d58:	4628      	mov	r0, r5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003d5a:	e885 0018 	stmia.w	r5, {r3, r4}
  hadc1.Init.NbrOfConversion = 1;
 8003d5e:	61ee      	str	r6, [r5, #28]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003d60:	60ac      	str	r4, [r5, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d62:	60ec      	str	r4, [r5, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003d64:	612c      	str	r4, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d66:	762c      	strb	r4, [r5, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003d68:	766c      	strb	r4, [r5, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d6a:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d6e:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d70:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003d72:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003d76:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003d78:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003d7c:	f7fc fec4 	bl	8000b08 <HAL_ADC_Init>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003d80:	a909      	add	r1, sp, #36	; 0x24
 8003d82:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003d84:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003d86:	f7fd fb5b 	bl	8001440 <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.Channel = ADC_CHANNEL_1;
 8003d8a:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <main+0x308>)
 8003d8c:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003d8e:	a90c      	add	r1, sp, #48	; 0x30
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d90:	2306      	movs	r3, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d92:	227f      	movs	r2, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003d94:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d96:	930d      	str	r3, [sp, #52]	; 0x34
 8003d98:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d9a:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003d9c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003da0:	940e      	str	r4, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 8003da2:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003da4:	f7fd f80c 	bl	8000dc0 <HAL_ADC_ConfigChannel>
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8003da8:	480b      	ldr	r0, [pc, #44]	; (8003dd8 <main+0x30c>)
 8003daa:	4a0c      	ldr	r2, [pc, #48]	; (8003ddc <main+0x310>)
 8003dac:	6002      	str	r2, [r0, #0]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003dae:	f8c0 8020 	str.w	r8, [r0, #32]
 8003db2:	e017      	b.n	8003de4 <main+0x318>
 8003db4:	40021000 	.word	0x40021000
 8003db8:	48001000 	.word	0x48001000
 8003dbc:	48000400 	.word	0x48000400
 8003dc0:	48000c00 	.word	0x48000c00
 8003dc4:	48000800 	.word	0x48000800
 8003dc8:	10210000 	.word	0x10210000
 8003dcc:	20000908 	.word	0x20000908
 8003dd0:	50040000 	.word	0x50040000
 8003dd4:	04300002 	.word	0x04300002
 8003dd8:	20000418 	.word	0x20000418
 8003ddc:	40016020 	.word	0x40016020
 8003de0:	10110000 	.word	0x10110000
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003de4:	f44f 7280 	mov.w	r2, #256	; 0x100
  hi2c2.Instance = I2C2;
 8003de8:	f8df 8298 	ldr.w	r8, [pc, #664]	; 8004084 <main+0x5b8>
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003dec:	7106      	strb	r6, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8003dee:	60c7      	str	r7, [r0, #12]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003df0:	6182      	str	r2, [r0, #24]
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8003df2:	6286      	str	r6, [r0, #40]	; 0x28
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003df4:	6084      	str	r4, [r0, #8]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003df6:	6104      	str	r4, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003df8:	6144      	str	r4, [r0, #20]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003dfa:	61c4      	str	r4, [r0, #28]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003dfc:	6244      	str	r4, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Offset = 0;
 8003dfe:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003e00:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8003e02:	f7fd fc2b 	bl	800165c <HAL_DFSDM_ChannelInit>
  hi2c2.Init.Timing = 0x10909CEC;
 8003e06:	4b87      	ldr	r3, [pc, #540]	; (8004024 <main+0x558>)
 8003e08:	4a87      	ldr	r2, [pc, #540]	; (8004028 <main+0x55c>)
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e0a:	f8c8 600c 	str.w	r6, [r8, #12]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003e0e:	4640      	mov	r0, r8
  hi2c2.Init.Timing = 0x10909CEC;
 8003e10:	e888 000c 	stmia.w	r8, {r2, r3}
  hi2c2.Init.OwnAddress1 = 0;
 8003e14:	f8c8 4008 	str.w	r4, [r8, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e18:	f8c8 4010 	str.w	r4, [r8, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003e1c:	f8c8 4014 	str.w	r4, [r8, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e20:	f8c8 4018 	str.w	r4, [r8, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e24:	f8c8 401c 	str.w	r4, [r8, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003e28:	f8c8 4020 	str.w	r4, [r8, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003e2c:	f7fd ff43 	bl	8001cb6 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003e30:	4621      	mov	r1, r4
 8003e32:	4640      	mov	r0, r8
 8003e34:	f7fe f91e 	bl	8002074 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003e38:	4621      	mov	r1, r4
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	f7fe f940 	bl	80020c0 <HAL_I2CEx_ConfigDigitalFilter>
  hqspi.Instance = QUADSPI;
 8003e40:	487a      	ldr	r0, [pc, #488]	; (800402c <main+0x560>)
  hqspi.Init.ClockPrescaler = 255;
 8003e42:	497b      	ldr	r1, [pc, #492]	; (8004030 <main+0x564>)
  hqspi.Init.FifoThreshold = 1;
 8003e44:	6086      	str	r6, [r0, #8]
  hqspi.Init.ClockPrescaler = 255;
 8003e46:	22ff      	movs	r2, #255	; 0xff
 8003e48:	e880 0006 	stmia.w	r0, {r1, r2}
  hqspi.Init.FlashSize = 1;
 8003e4c:	6106      	str	r6, [r0, #16]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8003e4e:	60c4      	str	r4, [r0, #12]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003e50:	6144      	str	r4, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003e52:	6184      	str	r4, [r0, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003e54:	f7fe fa6e 	bl	8002334 <HAL_QSPI_Init>
  hspi3.Instance = SPI3;
 8003e58:	4876      	ldr	r0, [pc, #472]	; (8004034 <main+0x568>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003e5a:	4a77      	ldr	r2, [pc, #476]	; (8004038 <main+0x56c>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003e5c:	6084      	str	r4, [r0, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003e5e:	f44f 7682 	mov.w	r6, #260	; 0x104
 8003e62:	e880 0044 	stmia.w	r0, {r2, r6}
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003e66:	f44f 7200 	mov.w	r2, #512	; 0x200
  huart1.Instance = USART1;
 8003e6a:	4e74      	ldr	r6, [pc, #464]	; (800403c <main+0x570>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003e6c:	6182      	str	r2, [r0, #24]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8003e6e:	f8c0 b00c 	str.w	fp, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e72:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e74:	6144      	str	r4, [r0, #20]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e76:	61c4      	str	r4, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e78:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e7a:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e7c:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003e7e:	f8c0 a02c 	str.w	sl, [r0, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003e82:	6304      	str	r4, [r0, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003e84:	f8c0 9034 	str.w	r9, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003e88:	f7ff f954 	bl	8003134 <HAL_SPI_Init>
  huart1.Init.BaudRate = 115200;
 8003e8c:	4a6c      	ldr	r2, [pc, #432]	; (8004040 <main+0x574>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e8e:	60b4      	str	r4, [r6, #8]
  huart1.Init.BaudRate = 115200;
 8003e90:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8003e94:	e886 4004 	stmia.w	r6, {r2, lr}
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003e98:	4630      	mov	r0, r6
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e9a:	220c      	movs	r2, #12
 8003e9c:	6172      	str	r2, [r6, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e9e:	60f4      	str	r4, [r6, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ea0:	6134      	str	r4, [r6, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ea2:	61b4      	str	r4, [r6, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ea4:	61f4      	str	r4, [r6, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ea6:	6234      	str	r4, [r6, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ea8:	6274      	str	r4, [r6, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003eaa:	f7ff fc37 	bl	800371c <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003eae:	4865      	ldr	r0, [pc, #404]	; (8004044 <main+0x578>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003eb0:	9b03      	ldr	r3, [sp, #12]
 8003eb2:	6043      	str	r3, [r0, #4]
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003eb4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003eb8:	6002      	str	r2, [r0, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003eba:	60c7      	str	r7, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003ebc:	6187      	str	r7, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003ebe:	61c4      	str	r4, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003ec0:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003ec2:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003ec4:	6284      	str	r4, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003ec6:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003ec8:	62c4      	str	r4, [r0, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003eca:	f7fe f91e 	bl	800210a <HAL_PCD_Init>
  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000);
 8003ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ed2:	2242      	movs	r2, #66	; 0x42
 8003ed4:	495c      	ldr	r1, [pc, #368]	; (8004048 <main+0x57c>)
	 	  	  snprintf(str_tmp,100," TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8003ed6:	4f5d      	ldr	r7, [pc, #372]	; (800404c <main+0x580>)
  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000);
 8003ed8:	4630      	mov	r0, r6
 8003eda:	f7ff fb98 	bl	800360e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg2,sizeof(msg2),1000);
 8003ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ee2:	2241      	movs	r2, #65	; 0x41
 8003ee4:	495a      	ldr	r1, [pc, #360]	; (8004050 <main+0x584>)
 8003ee6:	4630      	mov	r0, r6
 8003ee8:	f7ff fb91 	bl	800360e <HAL_UART_Transmit>
  BSP_TSENSOR_Init();
 8003eec:	f7fc fc32 	bl	8000754 <BSP_TSENSOR_Init>
  BSP_HSENSOR_Init();
 8003ef0:	f7fc fbf8 	bl	80006e4 <BSP_HSENSOR_Init>
  BSP_PSENSOR_Init();
 8003ef4:	f7fc fc12 	bl	800071c <BSP_PSENSOR_Init>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg3),1000);
 8003ef8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003efc:	2231      	movs	r2, #49	; 0x31
 8003efe:	4955      	ldr	r1, [pc, #340]	; (8004054 <main+0x588>)
 8003f00:	4630      	mov	r0, r6
 8003f02:	f7ff fb84 	bl	800360e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg4),1000);
 8003f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f0a:	222e      	movs	r2, #46	; 0x2e
 8003f0c:	4951      	ldr	r1, [pc, #324]	; (8004054 <main+0x588>)
 8003f0e:	4630      	mov	r0, r6
 8003f10:	f7ff fb7d 	bl	800360e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg5),1000);
 8003f14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f18:	222e      	movs	r2, #46	; 0x2e
 8003f1a:	494e      	ldr	r1, [pc, #312]	; (8004054 <main+0x588>)
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	f7ff fb76 	bl	800360e <HAL_UART_Transmit>
	  	  	  temp_value = BSP_TSENSOR_ReadTemp();
 8003f22:	f7fc fc29 	bl	8000778 <BSP_TSENSOR_ReadTemp>
 8003f26:	4c4c      	ldr	r4, [pc, #304]	; (8004058 <main+0x58c>)
	 	      hmd_value = BSP_HSENSOR_ReadHumidity();
 8003f28:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8004088 <main+0x5bc>
	  	  	  temp_value = BSP_TSENSOR_ReadTemp();
 8003f2c:	ed84 0a00 	vstr	s0, [r4]
	 	      hmd_value = BSP_HSENSOR_ReadHumidity();
 8003f30:	f7fc fbec 	bl	800070c <BSP_HSENSOR_ReadHumidity>
 8003f34:	ed88 0a00 	vstr	s0, [r8]
	 	      pre_value = BSP_PSENSOR_ReadPressure();
 8003f38:	f7fc fc04 	bl	8000744 <BSP_PSENSOR_ReadPressure>
 8003f3c:	4b47      	ldr	r3, [pc, #284]	; (800405c <main+0x590>)
	 	  	  int tmpInt1 = temp_value;
 8003f3e:	ed94 8a00 	vldr	s16, [r4]
	 	      pre_value = BSP_PSENSOR_ReadPressure();
 8003f42:	ed83 0a00 	vstr	s0, [r3]
	 		  HAL_ADC_Start(&hadc1);// Dmarage du module ADC.
 8003f46:	4628      	mov	r0, r5
	 	      pre_value = BSP_PSENSOR_ReadPressure();
 8003f48:	eeb0 9a40 	vmov.f32	s18, s0
	 	      int hmdInt1 = hmd_value;
 8003f4c:	edd8 8a00 	vldr	s17, [r8]
	 		  analog = HAL_ADC_GetValue(&hadc1); // on recupre notre valeur du ADC.
 8003f50:	4c43      	ldr	r4, [pc, #268]	; (8004060 <main+0x594>)
	 		  HAL_ADC_Start(&hadc1);// Dmarage du module ADC.
 8003f52:	f7fd f9a9 	bl	80012a8 <HAL_ADC_Start>
	 		  HAL_ADC_PollForConversion(&hadc1, 1000);// On saisie le temps maximal de la lecture = 1 s.
 8003f56:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	f7fc feb4 	bl	8000cc8 <HAL_ADC_PollForConversion>
	 		  analog = HAL_ADC_GetValue(&hadc1); // on recupre notre valeur du ADC.
 8003f60:	4628      	mov	r0, r5
 8003f62:	f7fc ff29 	bl	8000db8 <HAL_ADC_GetValue>
	 	  	  int tmpInt1 = temp_value;
 8003f66:	eefd 9ac8 	vcvt.s32.f32	s19, s16
	 		  analog = HAL_ADC_GetValue(&hadc1); // on recupre notre valeur du ADC.
 8003f6a:	6020      	str	r0, [r4, #0]
	 		  HAL_ADC_Stop(&hadc1); // on arrte notre ADC.
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f7fd fa40 	bl	80013f2 <HAL_ADC_Stop>
	 	  	  float tmpFrac = temp_value - tmpInt1;
 8003f72:	eef8 7ae9 	vcvt.f32.s32	s15, s19
	 	  	  snprintf(str_tmp,100," TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8003f76:	ee19 3a90 	vmov	r3, s19
	 	  	  float tmpFrac = temp_value - tmpInt1;
 8003f7a:	ee38 8a67 	vsub.f32	s16, s16, s15
	 	  	  int tmpInt2 = trunc(tmpFrac * 100);
 8003f7e:	eddf 7a39 	vldr	s15, [pc, #228]	; 8004064 <main+0x598>
	 	  	  snprintf(str_tmp,100," TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8003f82:	4a39      	ldr	r2, [pc, #228]	; (8004068 <main+0x59c>)
	 	  	  int tmpInt2 = trunc(tmpFrac * 100);
 8003f84:	ee28 8a27 	vmul.f32	s16, s16, s15
	 	  	  snprintf(str_tmp,100," TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8003f88:	2164      	movs	r1, #100	; 0x64
	 	  	  int tmpInt2 = trunc(tmpFrac * 100);
 8003f8a:	eebd 8ac8 	vcvt.s32.f32	s16, s16
	 	  	  snprintf(str_tmp,100," TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8003f8e:	4638      	mov	r0, r7
 8003f90:	ed8d 8a00 	vstr	s16, [sp]
 8003f94:	f000 fb20 	bl	80045d8 <sniprintf>
	 	      int hmdInt1 = hmd_value;
 8003f98:	eefd 8ae8 	vcvt.s32.f32	s17, s17
	 	  	  HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp,sizeof(str_tmp),1000);
 8003f9c:	4639      	mov	r1, r7
 8003f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fa2:	2264      	movs	r2, #100	; 0x64
 8003fa4:	4630      	mov	r0, r6
 8003fa6:	f7ff fb32 	bl	800360e <HAL_UART_Transmit>
	 	  	  HAL_Delay(500);
 8003faa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fae:	f7fc fd7d 	bl	8000aac <HAL_Delay>
	 	  	  snprintf(str_hmd,100," Humidity= %d \n\r", hmdInt1);
 8003fb2:	ee18 3a90 	vmov	r3, s17
 8003fb6:	4a2d      	ldr	r2, [pc, #180]	; (800406c <main+0x5a0>)
 8003fb8:	482d      	ldr	r0, [pc, #180]	; (8004070 <main+0x5a4>)
 8003fba:	2164      	movs	r1, #100	; 0x64
 8003fbc:	f000 fb0c 	bl	80045d8 <sniprintf>
	 	      HAL_UART_Transmit(&huart1,( uint8_t * )str_hmd,sizeof(str_hmd),1000);
 8003fc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fc4:	2264      	movs	r2, #100	; 0x64
 8003fc6:	492a      	ldr	r1, [pc, #168]	; (8004070 <main+0x5a4>)
 8003fc8:	4630      	mov	r0, r6
 8003fca:	f7ff fb20 	bl	800360e <HAL_UART_Transmit>
	 	      HAL_Delay(500);
 8003fce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fd2:	f7fc fd6b 	bl	8000aac <HAL_Delay>
	 	      snprintf(str_pre,100," Pressure= %d \n\r", preInt1);
 8003fd6:	eefd 7ac9 	vcvt.s32.f32	s15, s18
 8003fda:	4a26      	ldr	r2, [pc, #152]	; (8004074 <main+0x5a8>)
 8003fdc:	4826      	ldr	r0, [pc, #152]	; (8004078 <main+0x5ac>)
 8003fde:	ee17 3a90 	vmov	r3, s15
 8003fe2:	2164      	movs	r1, #100	; 0x64
 8003fe4:	f000 faf8 	bl	80045d8 <sniprintf>
	 	      HAL_UART_Transmit(&huart1,( uint8_t * )str_pre,sizeof(str_pre),1000);
 8003fe8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fec:	2264      	movs	r2, #100	; 0x64
 8003fee:	4922      	ldr	r1, [pc, #136]	; (8004078 <main+0x5ac>)
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	f7ff fb0c 	bl	800360e <HAL_UART_Transmit>
	 	      HAL_Delay(500);
 8003ff6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ffa:	f7fc fd57 	bl	8000aac <HAL_Delay>
	 	      snprintf(str_analog,100," Analog value = %d\n\r", analog);
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	4a1e      	ldr	r2, [pc, #120]	; (800407c <main+0x5b0>)
 8004002:	481f      	ldr	r0, [pc, #124]	; (8004080 <main+0x5b4>)
 8004004:	2164      	movs	r1, #100	; 0x64
 8004006:	f000 fae7 	bl	80045d8 <sniprintf>
	 	      HAL_UART_Transmit(&huart1,( uint8_t * )str_analog,sizeof(str_analog),1000);
 800400a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800400e:	2264      	movs	r2, #100	; 0x64
 8004010:	491b      	ldr	r1, [pc, #108]	; (8004080 <main+0x5b4>)
 8004012:	4630      	mov	r0, r6
 8004014:	f7ff fafb 	bl	800360e <HAL_UART_Transmit>
	 	      HAL_Delay(500);
 8004018:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800401c:	f7fc fd46 	bl	8000aac <HAL_Delay>
 8004020:	e77f      	b.n	8003f22 <main+0x456>
 8004022:	bf00      	nop
 8004024:	10909cec 	.word	0x10909cec
 8004028:	40005800 	.word	0x40005800
 800402c:	200009ec 	.word	0x200009ec
 8004030:	a0001000 	.word	0xa0001000
 8004034:	200008a4 	.word	0x200008a4
 8004038:	40003c00 	.word	0x40003c00
 800403c:	2000096c 	.word	0x2000096c
 8004040:	40013800 	.word	0x40013800
 8004044:	20000450 	.word	0x20000450
 8004048:	20000030 	.word	0x20000030
 800404c:	200002d0 	.word	0x200002d0
 8004050:	20000072 	.word	0x20000072
 8004054:	200000b3 	.word	0x200000b3
 8004058:	20000334 	.word	0x20000334
 800405c:	200001a0 	.word	0x200001a0
 8004060:	20000198 	.word	0x20000198
 8004064:	42c80000 	.word	0x42c80000
 8004068:	08004e5d 	.word	0x08004e5d
 800406c:	08004e76 	.word	0x08004e76
 8004070:	20000208 	.word	0x20000208
 8004074:	08004e87 	.word	0x08004e87
 8004078:	2000026c 	.word	0x2000026c
 800407c:	08004e98 	.word	0x08004e98
 8004080:	200001a4 	.word	0x200001a4
 8004084:	20000858 	.word	0x20000858
 8004088:	2000019c 	.word	0x2000019c

0800408c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <HAL_MspInit+0x2c>)
 800408e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004090:	f042 0201 	orr.w	r2, r2, #1
 8004094:	661a      	str	r2, [r3, #96]	; 0x60
 8004096:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004098:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800409a:	f002 0201 	and.w	r2, r2, #1
 800409e:	9200      	str	r2, [sp, #0]
 80040a0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80040a8:	659a      	str	r2, [r3, #88]	; 0x58
 80040aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b0:	9301      	str	r3, [sp, #4]
 80040b2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040b4:	b002      	add	sp, #8
 80040b6:	4770      	bx	lr
 80040b8:	40021000 	.word	0x40021000

080040bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80040bc:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040be:	2214      	movs	r2, #20
{
 80040c0:	b08b      	sub	sp, #44	; 0x2c
 80040c2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c4:	2100      	movs	r1, #0
 80040c6:	eb0d 0002 	add.w	r0, sp, r2
 80040ca:	f000 fa7d 	bl	80045c8 <memset>
  if(hadc->Instance==ADC1)
 80040ce:	6822      	ldr	r2, [r4, #0]
 80040d0:	4b23      	ldr	r3, [pc, #140]	; (8004160 <HAL_ADC_MspInit+0xa4>)
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d141      	bne.n	800415a <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80040d6:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80040da:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80040de:	240b      	movs	r4, #11
    __HAL_RCC_ADC_CLK_ENABLE();
 80040e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040e2:	4820      	ldr	r0, [pc, #128]	; (8004164 <HAL_ADC_MspInit+0xa8>)
    __HAL_RCC_ADC_CLK_ENABLE();
 80040e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040e8:	64da      	str	r2, [r3, #76]	; 0x4c
 80040ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040ec:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80040f0:	9201      	str	r2, [sp, #4]
 80040f2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040f6:	f042 0204 	orr.w	r2, r2, #4
 80040fa:	64da      	str	r2, [r3, #76]	; 0x4c
 80040fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040fe:	f002 0204 	and.w	r2, r2, #4
 8004102:	9202      	str	r2, [sp, #8]
 8004104:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004108:	f042 0201 	orr.w	r2, r2, #1
 800410c:	64da      	str	r2, [r3, #76]	; 0x4c
 800410e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004110:	f002 0201 	and.w	r2, r2, #1
 8004114:	9203      	str	r2, [sp, #12]
 8004116:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004118:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800411a:	f042 0202 	orr.w	r2, r2, #2
 800411e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004122:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	9304      	str	r3, [sp, #16]
 800412a:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800412c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 800412e:	233f      	movs	r3, #63	; 0x3f
 8004130:	9305      	str	r3, [sp, #20]

    GPIO_InitStruct.Pin = ARD_D7_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004132:	2500      	movs	r5, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004134:	f7fd fb06 	bl	8001744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8004138:	2310      	movs	r3, #16
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800413a:	a905      	add	r1, sp, #20
 800413c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8004140:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004142:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8004146:	f7fd fafd 	bl	8001744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 800414a:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800414c:	a905      	add	r1, sp, #20
 800414e:	4806      	ldr	r0, [pc, #24]	; (8004168 <HAL_ADC_MspInit+0xac>)
    GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004150:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004152:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004154:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004156:	f7fd faf5 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800415a:	b00b      	add	sp, #44	; 0x2c
 800415c:	bd30      	pop	{r4, r5, pc}
 800415e:	bf00      	nop
 8004160:	50040000 	.word	0x50040000
 8004164:	48000800 	.word	0x48000800
 8004168:	48000400 	.word	0x48000400

0800416c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800416c:	b500      	push	{lr}
 800416e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004170:	2214      	movs	r2, #20
 8004172:	2100      	movs	r1, #0
 8004174:	a803      	add	r0, sp, #12
 8004176:	f000 fa27 	bl	80045c8 <memset>
  if(DFSDM1_Init == 0)
 800417a:	4b13      	ldr	r3, [pc, #76]	; (80041c8 <HAL_DFSDM_ChannelMspInit+0x5c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	bb03      	cbnz	r3, 80041c2 <HAL_DFSDM_ChannelMspInit+0x56>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004180:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004184:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004188:	a903      	add	r1, sp, #12
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800418a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800418c:	480f      	ldr	r0, [pc, #60]	; (80041cc <HAL_DFSDM_ChannelMspInit+0x60>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800418e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004192:	661a      	str	r2, [r3, #96]	; 0x60
 8004194:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004196:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 800419a:	9201      	str	r2, [sp, #4]
 800419c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800419e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041a0:	f042 0210 	orr.w	r2, r2, #16
 80041a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80041a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	9302      	str	r3, [sp, #8]
 80041ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80041b0:	f44f 7320 	mov.w	r3, #640	; 0x280
 80041b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b6:	2302      	movs	r3, #2
 80041b8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80041ba:	2306      	movs	r3, #6
 80041bc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041be:	f7fd fac1 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 80041c2:	b009      	add	sp, #36	; 0x24
 80041c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80041c8:	20000338 	.word	0x20000338
 80041cc:	48001000 	.word	0x48001000

080041d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041d0:	b510      	push	{r4, lr}
 80041d2:	4604      	mov	r4, r0
 80041d4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d6:	2214      	movs	r2, #20
 80041d8:	2100      	movs	r1, #0
 80041da:	a803      	add	r0, sp, #12
 80041dc:	f000 f9f4 	bl	80045c8 <memset>
  if(hi2c->Instance==I2C2)
 80041e0:	6822      	ldr	r2, [r4, #0]
 80041e2:	4b13      	ldr	r3, [pc, #76]	; (8004230 <HAL_I2C_MspInit+0x60>)
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d121      	bne.n	800422c <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041e8:	4c12      	ldr	r4, [pc, #72]	; (8004234 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041ea:	4813      	ldr	r0, [pc, #76]	; (8004238 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80041ee:	f043 0302 	orr.w	r3, r3, #2
 80041f2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80041f4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	9301      	str	r3, [sp, #4]
 80041fc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80041fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004202:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004204:	2312      	movs	r3, #18
 8004206:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004208:	2301      	movs	r3, #1
 800420a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800420c:	2303      	movs	r3, #3
 800420e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004210:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004212:	2304      	movs	r3, #4
 8004214:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004216:	f7fd fa95 	bl	8001744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800421a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800421c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004220:	65a3      	str	r3, [r4, #88]	; 0x58
 8004222:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004224:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004228:	9302      	str	r3, [sp, #8]
 800422a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800422c:	b008      	add	sp, #32
 800422e:	bd10      	pop	{r4, pc}
 8004230:	40005800 	.word	0x40005800
 8004234:	40021000 	.word	0x40021000
 8004238:	48000400 	.word	0x48000400

0800423c <HAL_I2C_MspDeInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
  if(hi2c->Instance==I2C2)
 800423c:	6802      	ldr	r2, [r0, #0]
 800423e:	4b07      	ldr	r3, [pc, #28]	; (800425c <HAL_I2C_MspDeInit+0x20>)
 8004240:	429a      	cmp	r2, r3
 8004242:	d109      	bne.n	8004258 <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004244:	4a06      	ldr	r2, [pc, #24]	; (8004260 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8004246:	4807      	ldr	r0, [pc, #28]	; (8004264 <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004248:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800424a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800424e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8004250:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004254:	f7fd bb52 	b.w	80018fc <HAL_GPIO_DeInit>
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40005800 	.word	0x40005800
 8004260:	40021000 	.word	0x40021000
 8004264:	48000400 	.word	0x48000400

08004268 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004268:	b510      	push	{r4, lr}
 800426a:	4604      	mov	r4, r0
 800426c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800426e:	2214      	movs	r2, #20
 8004270:	2100      	movs	r1, #0
 8004272:	a803      	add	r0, sp, #12
 8004274:	f000 f9a8 	bl	80045c8 <memset>
  if(hqspi->Instance==QUADSPI)
 8004278:	6822      	ldr	r2, [r4, #0]
 800427a:	4b14      	ldr	r3, [pc, #80]	; (80042cc <HAL_QSPI_MspInit+0x64>)
 800427c:	429a      	cmp	r2, r3
 800427e:	d122      	bne.n	80042c6 <HAL_QSPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004280:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8004284:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004288:	a903      	add	r1, sp, #12
    __HAL_RCC_QSPI_CLK_ENABLE();
 800428a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800428c:	4810      	ldr	r0, [pc, #64]	; (80042d0 <HAL_QSPI_MspInit+0x68>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 800428e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004292:	651a      	str	r2, [r3, #80]	; 0x50
 8004294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004296:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800429a:	9201      	str	r2, [sp, #4]
 800429c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800429e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042a0:	f042 0210 	orr.w	r2, r2, #16
 80042a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80042a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a8:	f003 0310 	and.w	r3, r3, #16
 80042ac:	9302      	str	r3, [sp, #8]
 80042ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 80042b0:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80042b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b6:	2302      	movs	r3, #2
 80042b8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ba:	2303      	movs	r3, #3
 80042bc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80042be:	230a      	movs	r3, #10
 80042c0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042c2:	f7fd fa3f 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80042c6:	b008      	add	sp, #32
 80042c8:	bd10      	pop	{r4, pc}
 80042ca:	bf00      	nop
 80042cc:	a0001000 	.word	0xa0001000
 80042d0:	48001000 	.word	0x48001000

080042d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042d4:	b510      	push	{r4, lr}
 80042d6:	4604      	mov	r4, r0
 80042d8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042da:	2214      	movs	r2, #20
 80042dc:	2100      	movs	r1, #0
 80042de:	a803      	add	r0, sp, #12
 80042e0:	f000 f972 	bl	80045c8 <memset>
  if(hspi->Instance==SPI3)
 80042e4:	6822      	ldr	r2, [r4, #0]
 80042e6:	4b13      	ldr	r3, [pc, #76]	; (8004334 <HAL_SPI_MspInit+0x60>)
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d120      	bne.n	800432e <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042ec:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f0:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042f2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f4:	4810      	ldr	r0, [pc, #64]	; (8004338 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042fa:	659a      	str	r2, [r3, #88]	; 0x58
 80042fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042fe:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004302:	9201      	str	r2, [sp, #4]
 8004304:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004306:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004308:	f042 0204 	orr.w	r2, r2, #4
 800430c:	64da      	str	r2, [r3, #76]	; 0x4c
 800430e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	9302      	str	r3, [sp, #8]
 8004316:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8004318:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800431c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431e:	2302      	movs	r3, #2
 8004320:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004322:	2303      	movs	r3, #3
 8004324:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004326:	2306      	movs	r3, #6
 8004328:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800432a:	f7fd fa0b 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800432e:	b008      	add	sp, #32
 8004330:	bd10      	pop	{r4, pc}
 8004332:	bf00      	nop
 8004334:	40003c00 	.word	0x40003c00
 8004338:	48000800 	.word	0x48000800

0800433c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800433c:	b510      	push	{r4, lr}
 800433e:	4604      	mov	r4, r0
 8004340:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004342:	2214      	movs	r2, #20
 8004344:	2100      	movs	r1, #0
 8004346:	a803      	add	r0, sp, #12
 8004348:	f000 f93e 	bl	80045c8 <memset>
  if(huart->Instance==USART1)
 800434c:	6822      	ldr	r2, [r4, #0]
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_UART_MspInit+0x5c>)
 8004350:	429a      	cmp	r2, r3
 8004352:	d11f      	bne.n	8004394 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004354:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004358:	a903      	add	r1, sp, #12
    __HAL_RCC_USART1_CLK_ENABLE();
 800435a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800435c:	480f      	ldr	r0, [pc, #60]	; (800439c <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800435e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004362:	661a      	str	r2, [r3, #96]	; 0x60
 8004364:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004366:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800436a:	9201      	str	r2, [sp, #4]
 800436c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800436e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004370:	f042 0202 	orr.w	r2, r2, #2
 8004374:	64da      	str	r2, [r3, #76]	; 0x4c
 8004376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	9302      	str	r3, [sp, #8]
 800437e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8004380:	23c0      	movs	r3, #192	; 0xc0
 8004382:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004384:	2302      	movs	r3, #2
 8004386:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004388:	2303      	movs	r3, #3
 800438a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800438c:	2307      	movs	r3, #7
 800438e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004390:	f7fd f9d8 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004394:	b008      	add	sp, #32
 8004396:	bd10      	pop	{r4, pc}
 8004398:	40013800 	.word	0x40013800
 800439c:	48000400 	.word	0x48000400

080043a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80043a0:	b510      	push	{r4, lr}
 80043a2:	4604      	mov	r4, r0
 80043a4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a6:	2214      	movs	r2, #20
 80043a8:	2100      	movs	r1, #0
 80043aa:	a803      	add	r0, sp, #12
 80043ac:	f000 f90c 	bl	80045c8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043b6:	d13c      	bne.n	8004432 <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043b8:	4c20      	ldr	r4, [pc, #128]	; (800443c <HAL_PCD_MspInit+0x9c>)
 80043ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80043c2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	9b00      	ldr	r3, [sp, #0]
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80043cc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80043ce:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80043d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80043d6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80043d8:	f7fd f9b4 	bl	8001744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80043dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80043e0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e2:	2302      	movs	r3, #2
 80043e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ea:	2303      	movs	r3, #3
 80043ec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ee:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80043f0:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80043f6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f8:	f7fd f9a4 	bl	8001744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80043fc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80043fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004402:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004404:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004406:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800440a:	9301      	str	r3, [sp, #4]
 800440c:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800440e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	d410      	bmi.n	8004436 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004414:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800441a:	65a3      	str	r3, [r4, #88]	; 0x58
 800441c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800441e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004422:	9302      	str	r3, [sp, #8]
 8004424:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 8004426:	f7fd ff57 	bl	80022d8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800442a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800442c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004430:	65a3      	str	r3, [r4, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8004432:	b008      	add	sp, #32
 8004434:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 8004436:	f7fd ff4f 	bl	80022d8 <HAL_PWREx_EnableVddUSB>
}
 800443a:	e7fa      	b.n	8004432 <HAL_PCD_MspInit+0x92>
 800443c:	40021000 	.word	0x40021000

08004440 <NMI_Handler>:
 8004440:	4770      	bx	lr

08004442 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004442:	e7fe      	b.n	8004442 <HardFault_Handler>

08004444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004444:	e7fe      	b.n	8004444 <MemManage_Handler>

08004446 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004446:	e7fe      	b.n	8004446 <BusFault_Handler>

08004448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004448:	e7fe      	b.n	8004448 <UsageFault_Handler>

0800444a <SVC_Handler>:
 800444a:	4770      	bx	lr

0800444c <DebugMon_Handler>:
 800444c:	4770      	bx	lr

0800444e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800444e:	4770      	bx	lr

08004450 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004450:	f7fc bb1a 	b.w	8000a88 <HAL_IncTick>

08004454 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004454:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004456:	2020      	movs	r0, #32
 8004458:	f7fd fae0 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800445c:	2040      	movs	r0, #64	; 0x40
 800445e:	f7fd fadd 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004462:	2080      	movs	r0, #128	; 0x80
 8004464:	f7fd fada 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004468:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800446c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004470:	f7fd bad4 	b.w	8001a1c <HAL_GPIO_EXTI_IRQHandler>

08004474 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004474:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004476:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800447a:	f7fd facf 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800447e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004482:	f7fd facb 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004486:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800448a:	f7fd fac7 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800448e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004492:	f7fd fac3 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004496:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800449a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800449e:	f7fd babd 	b.w	8001a1c <HAL_GPIO_EXTI_IRQHandler>
	...

080044a4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80044a4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80044a6:	4b0a      	ldr	r3, [pc, #40]	; (80044d0 <_sbrk+0x2c>)
 80044a8:	6819      	ldr	r1, [r3, #0]
{
 80044aa:	4602      	mov	r2, r0
	if (heap_end == 0)
 80044ac:	b909      	cbnz	r1, 80044b2 <_sbrk+0xe>
		heap_end = &end;
 80044ae:	4909      	ldr	r1, [pc, #36]	; (80044d4 <_sbrk+0x30>)
 80044b0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80044b2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80044b4:	4669      	mov	r1, sp
 80044b6:	4402      	add	r2, r0
 80044b8:	428a      	cmp	r2, r1
 80044ba:	d906      	bls.n	80044ca <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80044bc:	f000 f85a 	bl	8004574 <__errno>
 80044c0:	230c      	movs	r3, #12
 80044c2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80044c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044c8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80044ca:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80044cc:	bd08      	pop	{r3, pc}
 80044ce:	bf00      	nop
 80044d0:	2000033c 	.word	0x2000033c
 80044d4:	20000a34 	.word	0x20000a34

080044d8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044d8:	490f      	ldr	r1, [pc, #60]	; (8004518 <SystemInit+0x40>)
 80044da:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80044de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80044e6:	4b0d      	ldr	r3, [pc, #52]	; (800451c <SystemInit+0x44>)
 80044e8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80044ea:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80044f2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80044fa:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80044fe:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004500:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004504:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800450c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800450e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004510:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004514:	608b      	str	r3, [r1, #8]
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00
 800451c:	40021000 	.word	0x40021000

08004520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004558 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004524:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004526:	e003      	b.n	8004530 <LoopCopyDataInit>

08004528 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004528:	4b0c      	ldr	r3, [pc, #48]	; (800455c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800452a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800452c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800452e:	3104      	adds	r1, #4

08004530 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004530:	480b      	ldr	r0, [pc, #44]	; (8004560 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004532:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004534:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004536:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004538:	d3f6      	bcc.n	8004528 <CopyDataInit>
	ldr	r2, =_sbss
 800453a:	4a0b      	ldr	r2, [pc, #44]	; (8004568 <LoopForever+0x12>)
	b	LoopFillZerobss
 800453c:	e002      	b.n	8004544 <LoopFillZerobss>

0800453e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800453e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004540:	f842 3b04 	str.w	r3, [r2], #4

08004544 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <LoopForever+0x16>)
	cmp	r2, r3
 8004546:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004548:	d3f9      	bcc.n	800453e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800454a:	f7ff ffc5 	bl	80044d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800454e:	f000 f817 	bl	8004580 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004552:	f7ff fabb 	bl	8003acc <main>

08004556 <LoopForever>:

LoopForever:
    b LoopForever
 8004556:	e7fe      	b.n	8004556 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004558:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800455c:	08004f3c 	.word	0x08004f3c
	ldr	r0, =_sdata
 8004560:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004564:	2000014c 	.word	0x2000014c
	ldr	r2, =_sbss
 8004568:	2000014c 	.word	0x2000014c
	ldr	r3, = _ebss
 800456c:	20000a34 	.word	0x20000a34

08004570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004570:	e7fe      	b.n	8004570 <ADC1_2_IRQHandler>
	...

08004574 <__errno>:
 8004574:	4b01      	ldr	r3, [pc, #4]	; (800457c <__errno+0x8>)
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	200000e8 	.word	0x200000e8

08004580 <__libc_init_array>:
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4e0d      	ldr	r6, [pc, #52]	; (80045b8 <__libc_init_array+0x38>)
 8004584:	4c0d      	ldr	r4, [pc, #52]	; (80045bc <__libc_init_array+0x3c>)
 8004586:	1ba4      	subs	r4, r4, r6
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	2500      	movs	r5, #0
 800458c:	42a5      	cmp	r5, r4
 800458e:	d109      	bne.n	80045a4 <__libc_init_array+0x24>
 8004590:	4e0b      	ldr	r6, [pc, #44]	; (80045c0 <__libc_init_array+0x40>)
 8004592:	4c0c      	ldr	r4, [pc, #48]	; (80045c4 <__libc_init_array+0x44>)
 8004594:	f000 fc4e 	bl	8004e34 <_init>
 8004598:	1ba4      	subs	r4, r4, r6
 800459a:	10a4      	asrs	r4, r4, #2
 800459c:	2500      	movs	r5, #0
 800459e:	42a5      	cmp	r5, r4
 80045a0:	d105      	bne.n	80045ae <__libc_init_array+0x2e>
 80045a2:	bd70      	pop	{r4, r5, r6, pc}
 80045a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045a8:	4798      	blx	r3
 80045aa:	3501      	adds	r5, #1
 80045ac:	e7ee      	b.n	800458c <__libc_init_array+0xc>
 80045ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045b2:	4798      	blx	r3
 80045b4:	3501      	adds	r5, #1
 80045b6:	e7f2      	b.n	800459e <__libc_init_array+0x1e>
 80045b8:	08004f34 	.word	0x08004f34
 80045bc:	08004f34 	.word	0x08004f34
 80045c0:	08004f34 	.word	0x08004f34
 80045c4:	08004f38 	.word	0x08004f38

080045c8 <memset>:
 80045c8:	4402      	add	r2, r0
 80045ca:	4603      	mov	r3, r0
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d100      	bne.n	80045d2 <memset+0xa>
 80045d0:	4770      	bx	lr
 80045d2:	f803 1b01 	strb.w	r1, [r3], #1
 80045d6:	e7f9      	b.n	80045cc <memset+0x4>

080045d8 <sniprintf>:
 80045d8:	b40c      	push	{r2, r3}
 80045da:	b530      	push	{r4, r5, lr}
 80045dc:	4b17      	ldr	r3, [pc, #92]	; (800463c <sniprintf+0x64>)
 80045de:	1e0c      	subs	r4, r1, #0
 80045e0:	b09d      	sub	sp, #116	; 0x74
 80045e2:	681d      	ldr	r5, [r3, #0]
 80045e4:	da08      	bge.n	80045f8 <sniprintf+0x20>
 80045e6:	238b      	movs	r3, #139	; 0x8b
 80045e8:	602b      	str	r3, [r5, #0]
 80045ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ee:	b01d      	add	sp, #116	; 0x74
 80045f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045f4:	b002      	add	sp, #8
 80045f6:	4770      	bx	lr
 80045f8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80045fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004600:	bf14      	ite	ne
 8004602:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8004606:	4623      	moveq	r3, r4
 8004608:	9304      	str	r3, [sp, #16]
 800460a:	9307      	str	r3, [sp, #28]
 800460c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004610:	9002      	str	r0, [sp, #8]
 8004612:	9006      	str	r0, [sp, #24]
 8004614:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004618:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800461a:	ab21      	add	r3, sp, #132	; 0x84
 800461c:	a902      	add	r1, sp, #8
 800461e:	4628      	mov	r0, r5
 8004620:	9301      	str	r3, [sp, #4]
 8004622:	f000 f869 	bl	80046f8 <_svfiprintf_r>
 8004626:	1c43      	adds	r3, r0, #1
 8004628:	bfbc      	itt	lt
 800462a:	238b      	movlt	r3, #139	; 0x8b
 800462c:	602b      	strlt	r3, [r5, #0]
 800462e:	2c00      	cmp	r4, #0
 8004630:	d0dd      	beq.n	80045ee <sniprintf+0x16>
 8004632:	9b02      	ldr	r3, [sp, #8]
 8004634:	2200      	movs	r2, #0
 8004636:	701a      	strb	r2, [r3, #0]
 8004638:	e7d9      	b.n	80045ee <sniprintf+0x16>
 800463a:	bf00      	nop
 800463c:	200000e8 	.word	0x200000e8

08004640 <__ssputs_r>:
 8004640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004644:	688e      	ldr	r6, [r1, #8]
 8004646:	429e      	cmp	r6, r3
 8004648:	4682      	mov	sl, r0
 800464a:	460c      	mov	r4, r1
 800464c:	4691      	mov	r9, r2
 800464e:	4698      	mov	r8, r3
 8004650:	d835      	bhi.n	80046be <__ssputs_r+0x7e>
 8004652:	898a      	ldrh	r2, [r1, #12]
 8004654:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004658:	d031      	beq.n	80046be <__ssputs_r+0x7e>
 800465a:	6825      	ldr	r5, [r4, #0]
 800465c:	6909      	ldr	r1, [r1, #16]
 800465e:	1a6f      	subs	r7, r5, r1
 8004660:	6965      	ldr	r5, [r4, #20]
 8004662:	2302      	movs	r3, #2
 8004664:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004668:	fb95 f5f3 	sdiv	r5, r5, r3
 800466c:	f108 0301 	add.w	r3, r8, #1
 8004670:	443b      	add	r3, r7
 8004672:	429d      	cmp	r5, r3
 8004674:	bf38      	it	cc
 8004676:	461d      	movcc	r5, r3
 8004678:	0553      	lsls	r3, r2, #21
 800467a:	d531      	bpl.n	80046e0 <__ssputs_r+0xa0>
 800467c:	4629      	mov	r1, r5
 800467e:	f000 fb39 	bl	8004cf4 <_malloc_r>
 8004682:	4606      	mov	r6, r0
 8004684:	b950      	cbnz	r0, 800469c <__ssputs_r+0x5c>
 8004686:	230c      	movs	r3, #12
 8004688:	f8ca 3000 	str.w	r3, [sl]
 800468c:	89a3      	ldrh	r3, [r4, #12]
 800468e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004692:	81a3      	strh	r3, [r4, #12]
 8004694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800469c:	463a      	mov	r2, r7
 800469e:	6921      	ldr	r1, [r4, #16]
 80046a0:	f000 fab4 	bl	8004c0c <memcpy>
 80046a4:	89a3      	ldrh	r3, [r4, #12]
 80046a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046ae:	81a3      	strh	r3, [r4, #12]
 80046b0:	6126      	str	r6, [r4, #16]
 80046b2:	6165      	str	r5, [r4, #20]
 80046b4:	443e      	add	r6, r7
 80046b6:	1bed      	subs	r5, r5, r7
 80046b8:	6026      	str	r6, [r4, #0]
 80046ba:	60a5      	str	r5, [r4, #8]
 80046bc:	4646      	mov	r6, r8
 80046be:	4546      	cmp	r6, r8
 80046c0:	bf28      	it	cs
 80046c2:	4646      	movcs	r6, r8
 80046c4:	4632      	mov	r2, r6
 80046c6:	4649      	mov	r1, r9
 80046c8:	6820      	ldr	r0, [r4, #0]
 80046ca:	f000 faaa 	bl	8004c22 <memmove>
 80046ce:	68a3      	ldr	r3, [r4, #8]
 80046d0:	1b9b      	subs	r3, r3, r6
 80046d2:	60a3      	str	r3, [r4, #8]
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	441e      	add	r6, r3
 80046d8:	6026      	str	r6, [r4, #0]
 80046da:	2000      	movs	r0, #0
 80046dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e0:	462a      	mov	r2, r5
 80046e2:	f000 fb65 	bl	8004db0 <_realloc_r>
 80046e6:	4606      	mov	r6, r0
 80046e8:	2800      	cmp	r0, #0
 80046ea:	d1e1      	bne.n	80046b0 <__ssputs_r+0x70>
 80046ec:	6921      	ldr	r1, [r4, #16]
 80046ee:	4650      	mov	r0, sl
 80046f0:	f000 fab2 	bl	8004c58 <_free_r>
 80046f4:	e7c7      	b.n	8004686 <__ssputs_r+0x46>
	...

080046f8 <_svfiprintf_r>:
 80046f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046fc:	b09d      	sub	sp, #116	; 0x74
 80046fe:	4680      	mov	r8, r0
 8004700:	9303      	str	r3, [sp, #12]
 8004702:	898b      	ldrh	r3, [r1, #12]
 8004704:	061c      	lsls	r4, r3, #24
 8004706:	460d      	mov	r5, r1
 8004708:	4616      	mov	r6, r2
 800470a:	d50f      	bpl.n	800472c <_svfiprintf_r+0x34>
 800470c:	690b      	ldr	r3, [r1, #16]
 800470e:	b96b      	cbnz	r3, 800472c <_svfiprintf_r+0x34>
 8004710:	2140      	movs	r1, #64	; 0x40
 8004712:	f000 faef 	bl	8004cf4 <_malloc_r>
 8004716:	6028      	str	r0, [r5, #0]
 8004718:	6128      	str	r0, [r5, #16]
 800471a:	b928      	cbnz	r0, 8004728 <_svfiprintf_r+0x30>
 800471c:	230c      	movs	r3, #12
 800471e:	f8c8 3000 	str.w	r3, [r8]
 8004722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004726:	e0c5      	b.n	80048b4 <_svfiprintf_r+0x1bc>
 8004728:	2340      	movs	r3, #64	; 0x40
 800472a:	616b      	str	r3, [r5, #20]
 800472c:	2300      	movs	r3, #0
 800472e:	9309      	str	r3, [sp, #36]	; 0x24
 8004730:	2320      	movs	r3, #32
 8004732:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004736:	2330      	movs	r3, #48	; 0x30
 8004738:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800473c:	f04f 0b01 	mov.w	fp, #1
 8004740:	4637      	mov	r7, r6
 8004742:	463c      	mov	r4, r7
 8004744:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	d13c      	bne.n	80047c6 <_svfiprintf_r+0xce>
 800474c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004750:	d00b      	beq.n	800476a <_svfiprintf_r+0x72>
 8004752:	4653      	mov	r3, sl
 8004754:	4632      	mov	r2, r6
 8004756:	4629      	mov	r1, r5
 8004758:	4640      	mov	r0, r8
 800475a:	f7ff ff71 	bl	8004640 <__ssputs_r>
 800475e:	3001      	adds	r0, #1
 8004760:	f000 80a3 	beq.w	80048aa <_svfiprintf_r+0x1b2>
 8004764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004766:	4453      	add	r3, sl
 8004768:	9309      	str	r3, [sp, #36]	; 0x24
 800476a:	783b      	ldrb	r3, [r7, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 809c 	beq.w	80048aa <_svfiprintf_r+0x1b2>
 8004772:	2300      	movs	r3, #0
 8004774:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004778:	9304      	str	r3, [sp, #16]
 800477a:	9307      	str	r3, [sp, #28]
 800477c:	9205      	str	r2, [sp, #20]
 800477e:	9306      	str	r3, [sp, #24]
 8004780:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004784:	931a      	str	r3, [sp, #104]	; 0x68
 8004786:	2205      	movs	r2, #5
 8004788:	7821      	ldrb	r1, [r4, #0]
 800478a:	4850      	ldr	r0, [pc, #320]	; (80048cc <_svfiprintf_r+0x1d4>)
 800478c:	f7fb fd20 	bl	80001d0 <memchr>
 8004790:	1c67      	adds	r7, r4, #1
 8004792:	9b04      	ldr	r3, [sp, #16]
 8004794:	b9d8      	cbnz	r0, 80047ce <_svfiprintf_r+0xd6>
 8004796:	06d9      	lsls	r1, r3, #27
 8004798:	bf44      	itt	mi
 800479a:	2220      	movmi	r2, #32
 800479c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80047a0:	071a      	lsls	r2, r3, #28
 80047a2:	bf44      	itt	mi
 80047a4:	222b      	movmi	r2, #43	; 0x2b
 80047a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80047aa:	7822      	ldrb	r2, [r4, #0]
 80047ac:	2a2a      	cmp	r2, #42	; 0x2a
 80047ae:	d016      	beq.n	80047de <_svfiprintf_r+0xe6>
 80047b0:	9a07      	ldr	r2, [sp, #28]
 80047b2:	2100      	movs	r1, #0
 80047b4:	200a      	movs	r0, #10
 80047b6:	4627      	mov	r7, r4
 80047b8:	3401      	adds	r4, #1
 80047ba:	783b      	ldrb	r3, [r7, #0]
 80047bc:	3b30      	subs	r3, #48	; 0x30
 80047be:	2b09      	cmp	r3, #9
 80047c0:	d951      	bls.n	8004866 <_svfiprintf_r+0x16e>
 80047c2:	b1c9      	cbz	r1, 80047f8 <_svfiprintf_r+0x100>
 80047c4:	e011      	b.n	80047ea <_svfiprintf_r+0xf2>
 80047c6:	2b25      	cmp	r3, #37	; 0x25
 80047c8:	d0c0      	beq.n	800474c <_svfiprintf_r+0x54>
 80047ca:	4627      	mov	r7, r4
 80047cc:	e7b9      	b.n	8004742 <_svfiprintf_r+0x4a>
 80047ce:	4a3f      	ldr	r2, [pc, #252]	; (80048cc <_svfiprintf_r+0x1d4>)
 80047d0:	1a80      	subs	r0, r0, r2
 80047d2:	fa0b f000 	lsl.w	r0, fp, r0
 80047d6:	4318      	orrs	r0, r3
 80047d8:	9004      	str	r0, [sp, #16]
 80047da:	463c      	mov	r4, r7
 80047dc:	e7d3      	b.n	8004786 <_svfiprintf_r+0x8e>
 80047de:	9a03      	ldr	r2, [sp, #12]
 80047e0:	1d11      	adds	r1, r2, #4
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	9103      	str	r1, [sp, #12]
 80047e6:	2a00      	cmp	r2, #0
 80047e8:	db01      	blt.n	80047ee <_svfiprintf_r+0xf6>
 80047ea:	9207      	str	r2, [sp, #28]
 80047ec:	e004      	b.n	80047f8 <_svfiprintf_r+0x100>
 80047ee:	4252      	negs	r2, r2
 80047f0:	f043 0302 	orr.w	r3, r3, #2
 80047f4:	9207      	str	r2, [sp, #28]
 80047f6:	9304      	str	r3, [sp, #16]
 80047f8:	783b      	ldrb	r3, [r7, #0]
 80047fa:	2b2e      	cmp	r3, #46	; 0x2e
 80047fc:	d10e      	bne.n	800481c <_svfiprintf_r+0x124>
 80047fe:	787b      	ldrb	r3, [r7, #1]
 8004800:	2b2a      	cmp	r3, #42	; 0x2a
 8004802:	f107 0101 	add.w	r1, r7, #1
 8004806:	d132      	bne.n	800486e <_svfiprintf_r+0x176>
 8004808:	9b03      	ldr	r3, [sp, #12]
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	9203      	str	r2, [sp, #12]
 8004810:	2b00      	cmp	r3, #0
 8004812:	bfb8      	it	lt
 8004814:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004818:	3702      	adds	r7, #2
 800481a:	9305      	str	r3, [sp, #20]
 800481c:	4c2c      	ldr	r4, [pc, #176]	; (80048d0 <_svfiprintf_r+0x1d8>)
 800481e:	7839      	ldrb	r1, [r7, #0]
 8004820:	2203      	movs	r2, #3
 8004822:	4620      	mov	r0, r4
 8004824:	f7fb fcd4 	bl	80001d0 <memchr>
 8004828:	b138      	cbz	r0, 800483a <_svfiprintf_r+0x142>
 800482a:	2340      	movs	r3, #64	; 0x40
 800482c:	1b00      	subs	r0, r0, r4
 800482e:	fa03 f000 	lsl.w	r0, r3, r0
 8004832:	9b04      	ldr	r3, [sp, #16]
 8004834:	4303      	orrs	r3, r0
 8004836:	9304      	str	r3, [sp, #16]
 8004838:	3701      	adds	r7, #1
 800483a:	7839      	ldrb	r1, [r7, #0]
 800483c:	4825      	ldr	r0, [pc, #148]	; (80048d4 <_svfiprintf_r+0x1dc>)
 800483e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004842:	2206      	movs	r2, #6
 8004844:	1c7e      	adds	r6, r7, #1
 8004846:	f7fb fcc3 	bl	80001d0 <memchr>
 800484a:	2800      	cmp	r0, #0
 800484c:	d035      	beq.n	80048ba <_svfiprintf_r+0x1c2>
 800484e:	4b22      	ldr	r3, [pc, #136]	; (80048d8 <_svfiprintf_r+0x1e0>)
 8004850:	b9fb      	cbnz	r3, 8004892 <_svfiprintf_r+0x19a>
 8004852:	9b03      	ldr	r3, [sp, #12]
 8004854:	3307      	adds	r3, #7
 8004856:	f023 0307 	bic.w	r3, r3, #7
 800485a:	3308      	adds	r3, #8
 800485c:	9303      	str	r3, [sp, #12]
 800485e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004860:	444b      	add	r3, r9
 8004862:	9309      	str	r3, [sp, #36]	; 0x24
 8004864:	e76c      	b.n	8004740 <_svfiprintf_r+0x48>
 8004866:	fb00 3202 	mla	r2, r0, r2, r3
 800486a:	2101      	movs	r1, #1
 800486c:	e7a3      	b.n	80047b6 <_svfiprintf_r+0xbe>
 800486e:	2300      	movs	r3, #0
 8004870:	9305      	str	r3, [sp, #20]
 8004872:	4618      	mov	r0, r3
 8004874:	240a      	movs	r4, #10
 8004876:	460f      	mov	r7, r1
 8004878:	3101      	adds	r1, #1
 800487a:	783a      	ldrb	r2, [r7, #0]
 800487c:	3a30      	subs	r2, #48	; 0x30
 800487e:	2a09      	cmp	r2, #9
 8004880:	d903      	bls.n	800488a <_svfiprintf_r+0x192>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0ca      	beq.n	800481c <_svfiprintf_r+0x124>
 8004886:	9005      	str	r0, [sp, #20]
 8004888:	e7c8      	b.n	800481c <_svfiprintf_r+0x124>
 800488a:	fb04 2000 	mla	r0, r4, r0, r2
 800488e:	2301      	movs	r3, #1
 8004890:	e7f1      	b.n	8004876 <_svfiprintf_r+0x17e>
 8004892:	ab03      	add	r3, sp, #12
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	462a      	mov	r2, r5
 8004898:	4b10      	ldr	r3, [pc, #64]	; (80048dc <_svfiprintf_r+0x1e4>)
 800489a:	a904      	add	r1, sp, #16
 800489c:	4640      	mov	r0, r8
 800489e:	f3af 8000 	nop.w
 80048a2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80048a6:	4681      	mov	r9, r0
 80048a8:	d1d9      	bne.n	800485e <_svfiprintf_r+0x166>
 80048aa:	89ab      	ldrh	r3, [r5, #12]
 80048ac:	065b      	lsls	r3, r3, #25
 80048ae:	f53f af38 	bmi.w	8004722 <_svfiprintf_r+0x2a>
 80048b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048b4:	b01d      	add	sp, #116	; 0x74
 80048b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ba:	ab03      	add	r3, sp, #12
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	462a      	mov	r2, r5
 80048c0:	4b06      	ldr	r3, [pc, #24]	; (80048dc <_svfiprintf_r+0x1e4>)
 80048c2:	a904      	add	r1, sp, #16
 80048c4:	4640      	mov	r0, r8
 80048c6:	f000 f881 	bl	80049cc <_printf_i>
 80048ca:	e7ea      	b.n	80048a2 <_svfiprintf_r+0x1aa>
 80048cc:	08004ef8 	.word	0x08004ef8
 80048d0:	08004efe 	.word	0x08004efe
 80048d4:	08004f02 	.word	0x08004f02
 80048d8:	00000000 	.word	0x00000000
 80048dc:	08004641 	.word	0x08004641

080048e0 <_printf_common>:
 80048e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048e4:	4691      	mov	r9, r2
 80048e6:	461f      	mov	r7, r3
 80048e8:	688a      	ldr	r2, [r1, #8]
 80048ea:	690b      	ldr	r3, [r1, #16]
 80048ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048f0:	4293      	cmp	r3, r2
 80048f2:	bfb8      	it	lt
 80048f4:	4613      	movlt	r3, r2
 80048f6:	f8c9 3000 	str.w	r3, [r9]
 80048fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048fe:	4606      	mov	r6, r0
 8004900:	460c      	mov	r4, r1
 8004902:	b112      	cbz	r2, 800490a <_printf_common+0x2a>
 8004904:	3301      	adds	r3, #1
 8004906:	f8c9 3000 	str.w	r3, [r9]
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	0699      	lsls	r1, r3, #26
 800490e:	bf42      	ittt	mi
 8004910:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004914:	3302      	addmi	r3, #2
 8004916:	f8c9 3000 	strmi.w	r3, [r9]
 800491a:	6825      	ldr	r5, [r4, #0]
 800491c:	f015 0506 	ands.w	r5, r5, #6
 8004920:	d107      	bne.n	8004932 <_printf_common+0x52>
 8004922:	f104 0a19 	add.w	sl, r4, #25
 8004926:	68e3      	ldr	r3, [r4, #12]
 8004928:	f8d9 2000 	ldr.w	r2, [r9]
 800492c:	1a9b      	subs	r3, r3, r2
 800492e:	429d      	cmp	r5, r3
 8004930:	db29      	blt.n	8004986 <_printf_common+0xa6>
 8004932:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	3300      	adds	r3, #0
 800493a:	bf18      	it	ne
 800493c:	2301      	movne	r3, #1
 800493e:	0692      	lsls	r2, r2, #26
 8004940:	d42e      	bmi.n	80049a0 <_printf_common+0xc0>
 8004942:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004946:	4639      	mov	r1, r7
 8004948:	4630      	mov	r0, r6
 800494a:	47c0      	blx	r8
 800494c:	3001      	adds	r0, #1
 800494e:	d021      	beq.n	8004994 <_printf_common+0xb4>
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	68e5      	ldr	r5, [r4, #12]
 8004954:	f8d9 2000 	ldr.w	r2, [r9]
 8004958:	f003 0306 	and.w	r3, r3, #6
 800495c:	2b04      	cmp	r3, #4
 800495e:	bf08      	it	eq
 8004960:	1aad      	subeq	r5, r5, r2
 8004962:	68a3      	ldr	r3, [r4, #8]
 8004964:	6922      	ldr	r2, [r4, #16]
 8004966:	bf0c      	ite	eq
 8004968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800496c:	2500      	movne	r5, #0
 800496e:	4293      	cmp	r3, r2
 8004970:	bfc4      	itt	gt
 8004972:	1a9b      	subgt	r3, r3, r2
 8004974:	18ed      	addgt	r5, r5, r3
 8004976:	f04f 0900 	mov.w	r9, #0
 800497a:	341a      	adds	r4, #26
 800497c:	454d      	cmp	r5, r9
 800497e:	d11b      	bne.n	80049b8 <_printf_common+0xd8>
 8004980:	2000      	movs	r0, #0
 8004982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004986:	2301      	movs	r3, #1
 8004988:	4652      	mov	r2, sl
 800498a:	4639      	mov	r1, r7
 800498c:	4630      	mov	r0, r6
 800498e:	47c0      	blx	r8
 8004990:	3001      	adds	r0, #1
 8004992:	d103      	bne.n	800499c <_printf_common+0xbc>
 8004994:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800499c:	3501      	adds	r5, #1
 800499e:	e7c2      	b.n	8004926 <_printf_common+0x46>
 80049a0:	18e1      	adds	r1, r4, r3
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	2030      	movs	r0, #48	; 0x30
 80049a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049aa:	4422      	add	r2, r4
 80049ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049b4:	3302      	adds	r3, #2
 80049b6:	e7c4      	b.n	8004942 <_printf_common+0x62>
 80049b8:	2301      	movs	r3, #1
 80049ba:	4622      	mov	r2, r4
 80049bc:	4639      	mov	r1, r7
 80049be:	4630      	mov	r0, r6
 80049c0:	47c0      	blx	r8
 80049c2:	3001      	adds	r0, #1
 80049c4:	d0e6      	beq.n	8004994 <_printf_common+0xb4>
 80049c6:	f109 0901 	add.w	r9, r9, #1
 80049ca:	e7d7      	b.n	800497c <_printf_common+0x9c>

080049cc <_printf_i>:
 80049cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80049d0:	4617      	mov	r7, r2
 80049d2:	7e0a      	ldrb	r2, [r1, #24]
 80049d4:	b085      	sub	sp, #20
 80049d6:	2a6e      	cmp	r2, #110	; 0x6e
 80049d8:	4698      	mov	r8, r3
 80049da:	4606      	mov	r6, r0
 80049dc:	460c      	mov	r4, r1
 80049de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049e0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80049e4:	f000 80bc 	beq.w	8004b60 <_printf_i+0x194>
 80049e8:	d81a      	bhi.n	8004a20 <_printf_i+0x54>
 80049ea:	2a63      	cmp	r2, #99	; 0x63
 80049ec:	d02e      	beq.n	8004a4c <_printf_i+0x80>
 80049ee:	d80a      	bhi.n	8004a06 <_printf_i+0x3a>
 80049f0:	2a00      	cmp	r2, #0
 80049f2:	f000 80c8 	beq.w	8004b86 <_printf_i+0x1ba>
 80049f6:	2a58      	cmp	r2, #88	; 0x58
 80049f8:	f000 808a 	beq.w	8004b10 <_printf_i+0x144>
 80049fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a00:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004a04:	e02a      	b.n	8004a5c <_printf_i+0x90>
 8004a06:	2a64      	cmp	r2, #100	; 0x64
 8004a08:	d001      	beq.n	8004a0e <_printf_i+0x42>
 8004a0a:	2a69      	cmp	r2, #105	; 0x69
 8004a0c:	d1f6      	bne.n	80049fc <_printf_i+0x30>
 8004a0e:	6821      	ldr	r1, [r4, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004a16:	d023      	beq.n	8004a60 <_printf_i+0x94>
 8004a18:	1d11      	adds	r1, r2, #4
 8004a1a:	6019      	str	r1, [r3, #0]
 8004a1c:	6813      	ldr	r3, [r2, #0]
 8004a1e:	e027      	b.n	8004a70 <_printf_i+0xa4>
 8004a20:	2a73      	cmp	r2, #115	; 0x73
 8004a22:	f000 80b4 	beq.w	8004b8e <_printf_i+0x1c2>
 8004a26:	d808      	bhi.n	8004a3a <_printf_i+0x6e>
 8004a28:	2a6f      	cmp	r2, #111	; 0x6f
 8004a2a:	d02a      	beq.n	8004a82 <_printf_i+0xb6>
 8004a2c:	2a70      	cmp	r2, #112	; 0x70
 8004a2e:	d1e5      	bne.n	80049fc <_printf_i+0x30>
 8004a30:	680a      	ldr	r2, [r1, #0]
 8004a32:	f042 0220 	orr.w	r2, r2, #32
 8004a36:	600a      	str	r2, [r1, #0]
 8004a38:	e003      	b.n	8004a42 <_printf_i+0x76>
 8004a3a:	2a75      	cmp	r2, #117	; 0x75
 8004a3c:	d021      	beq.n	8004a82 <_printf_i+0xb6>
 8004a3e:	2a78      	cmp	r2, #120	; 0x78
 8004a40:	d1dc      	bne.n	80049fc <_printf_i+0x30>
 8004a42:	2278      	movs	r2, #120	; 0x78
 8004a44:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004a48:	496e      	ldr	r1, [pc, #440]	; (8004c04 <_printf_i+0x238>)
 8004a4a:	e064      	b.n	8004b16 <_printf_i+0x14a>
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004a52:	1d11      	adds	r1, r2, #4
 8004a54:	6019      	str	r1, [r3, #0]
 8004a56:	6813      	ldr	r3, [r2, #0]
 8004a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e0a3      	b.n	8004ba8 <_printf_i+0x1dc>
 8004a60:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004a64:	f102 0104 	add.w	r1, r2, #4
 8004a68:	6019      	str	r1, [r3, #0]
 8004a6a:	d0d7      	beq.n	8004a1c <_printf_i+0x50>
 8004a6c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	da03      	bge.n	8004a7c <_printf_i+0xb0>
 8004a74:	222d      	movs	r2, #45	; 0x2d
 8004a76:	425b      	negs	r3, r3
 8004a78:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004a7c:	4962      	ldr	r1, [pc, #392]	; (8004c08 <_printf_i+0x23c>)
 8004a7e:	220a      	movs	r2, #10
 8004a80:	e017      	b.n	8004ab2 <_printf_i+0xe6>
 8004a82:	6820      	ldr	r0, [r4, #0]
 8004a84:	6819      	ldr	r1, [r3, #0]
 8004a86:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004a8a:	d003      	beq.n	8004a94 <_printf_i+0xc8>
 8004a8c:	1d08      	adds	r0, r1, #4
 8004a8e:	6018      	str	r0, [r3, #0]
 8004a90:	680b      	ldr	r3, [r1, #0]
 8004a92:	e006      	b.n	8004aa2 <_printf_i+0xd6>
 8004a94:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a98:	f101 0004 	add.w	r0, r1, #4
 8004a9c:	6018      	str	r0, [r3, #0]
 8004a9e:	d0f7      	beq.n	8004a90 <_printf_i+0xc4>
 8004aa0:	880b      	ldrh	r3, [r1, #0]
 8004aa2:	4959      	ldr	r1, [pc, #356]	; (8004c08 <_printf_i+0x23c>)
 8004aa4:	2a6f      	cmp	r2, #111	; 0x6f
 8004aa6:	bf14      	ite	ne
 8004aa8:	220a      	movne	r2, #10
 8004aaa:	2208      	moveq	r2, #8
 8004aac:	2000      	movs	r0, #0
 8004aae:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004ab2:	6865      	ldr	r5, [r4, #4]
 8004ab4:	60a5      	str	r5, [r4, #8]
 8004ab6:	2d00      	cmp	r5, #0
 8004ab8:	f2c0 809c 	blt.w	8004bf4 <_printf_i+0x228>
 8004abc:	6820      	ldr	r0, [r4, #0]
 8004abe:	f020 0004 	bic.w	r0, r0, #4
 8004ac2:	6020      	str	r0, [r4, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d13f      	bne.n	8004b48 <_printf_i+0x17c>
 8004ac8:	2d00      	cmp	r5, #0
 8004aca:	f040 8095 	bne.w	8004bf8 <_printf_i+0x22c>
 8004ace:	4675      	mov	r5, lr
 8004ad0:	2a08      	cmp	r2, #8
 8004ad2:	d10b      	bne.n	8004aec <_printf_i+0x120>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	07da      	lsls	r2, r3, #31
 8004ad8:	d508      	bpl.n	8004aec <_printf_i+0x120>
 8004ada:	6923      	ldr	r3, [r4, #16]
 8004adc:	6862      	ldr	r2, [r4, #4]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	bfde      	ittt	le
 8004ae2:	2330      	movle	r3, #48	; 0x30
 8004ae4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ae8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004aec:	ebae 0305 	sub.w	r3, lr, r5
 8004af0:	6123      	str	r3, [r4, #16]
 8004af2:	f8cd 8000 	str.w	r8, [sp]
 8004af6:	463b      	mov	r3, r7
 8004af8:	aa03      	add	r2, sp, #12
 8004afa:	4621      	mov	r1, r4
 8004afc:	4630      	mov	r0, r6
 8004afe:	f7ff feef 	bl	80048e0 <_printf_common>
 8004b02:	3001      	adds	r0, #1
 8004b04:	d155      	bne.n	8004bb2 <_printf_i+0x1e6>
 8004b06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b0a:	b005      	add	sp, #20
 8004b0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b10:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004b14:	493c      	ldr	r1, [pc, #240]	; (8004c08 <_printf_i+0x23c>)
 8004b16:	6822      	ldr	r2, [r4, #0]
 8004b18:	6818      	ldr	r0, [r3, #0]
 8004b1a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004b1e:	f100 0504 	add.w	r5, r0, #4
 8004b22:	601d      	str	r5, [r3, #0]
 8004b24:	d001      	beq.n	8004b2a <_printf_i+0x15e>
 8004b26:	6803      	ldr	r3, [r0, #0]
 8004b28:	e002      	b.n	8004b30 <_printf_i+0x164>
 8004b2a:	0655      	lsls	r5, r2, #25
 8004b2c:	d5fb      	bpl.n	8004b26 <_printf_i+0x15a>
 8004b2e:	8803      	ldrh	r3, [r0, #0]
 8004b30:	07d0      	lsls	r0, r2, #31
 8004b32:	bf44      	itt	mi
 8004b34:	f042 0220 	orrmi.w	r2, r2, #32
 8004b38:	6022      	strmi	r2, [r4, #0]
 8004b3a:	b91b      	cbnz	r3, 8004b44 <_printf_i+0x178>
 8004b3c:	6822      	ldr	r2, [r4, #0]
 8004b3e:	f022 0220 	bic.w	r2, r2, #32
 8004b42:	6022      	str	r2, [r4, #0]
 8004b44:	2210      	movs	r2, #16
 8004b46:	e7b1      	b.n	8004aac <_printf_i+0xe0>
 8004b48:	4675      	mov	r5, lr
 8004b4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8004b4e:	fb02 3310 	mls	r3, r2, r0, r3
 8004b52:	5ccb      	ldrb	r3, [r1, r3]
 8004b54:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	d1f5      	bne.n	8004b4a <_printf_i+0x17e>
 8004b5e:	e7b7      	b.n	8004ad0 <_printf_i+0x104>
 8004b60:	6808      	ldr	r0, [r1, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	6949      	ldr	r1, [r1, #20]
 8004b66:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b6a:	d004      	beq.n	8004b76 <_printf_i+0x1aa>
 8004b6c:	1d10      	adds	r0, r2, #4
 8004b6e:	6018      	str	r0, [r3, #0]
 8004b70:	6813      	ldr	r3, [r2, #0]
 8004b72:	6019      	str	r1, [r3, #0]
 8004b74:	e007      	b.n	8004b86 <_printf_i+0x1ba>
 8004b76:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b7a:	f102 0004 	add.w	r0, r2, #4
 8004b7e:	6018      	str	r0, [r3, #0]
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	d0f6      	beq.n	8004b72 <_printf_i+0x1a6>
 8004b84:	8019      	strh	r1, [r3, #0]
 8004b86:	2300      	movs	r3, #0
 8004b88:	6123      	str	r3, [r4, #16]
 8004b8a:	4675      	mov	r5, lr
 8004b8c:	e7b1      	b.n	8004af2 <_printf_i+0x126>
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	1d11      	adds	r1, r2, #4
 8004b92:	6019      	str	r1, [r3, #0]
 8004b94:	6815      	ldr	r5, [r2, #0]
 8004b96:	6862      	ldr	r2, [r4, #4]
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	f7fb fb18 	bl	80001d0 <memchr>
 8004ba0:	b108      	cbz	r0, 8004ba6 <_printf_i+0x1da>
 8004ba2:	1b40      	subs	r0, r0, r5
 8004ba4:	6060      	str	r0, [r4, #4]
 8004ba6:	6863      	ldr	r3, [r4, #4]
 8004ba8:	6123      	str	r3, [r4, #16]
 8004baa:	2300      	movs	r3, #0
 8004bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bb0:	e79f      	b.n	8004af2 <_printf_i+0x126>
 8004bb2:	6923      	ldr	r3, [r4, #16]
 8004bb4:	462a      	mov	r2, r5
 8004bb6:	4639      	mov	r1, r7
 8004bb8:	4630      	mov	r0, r6
 8004bba:	47c0      	blx	r8
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	d0a2      	beq.n	8004b06 <_printf_i+0x13a>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	079b      	lsls	r3, r3, #30
 8004bc4:	d507      	bpl.n	8004bd6 <_printf_i+0x20a>
 8004bc6:	2500      	movs	r5, #0
 8004bc8:	f104 0919 	add.w	r9, r4, #25
 8004bcc:	68e3      	ldr	r3, [r4, #12]
 8004bce:	9a03      	ldr	r2, [sp, #12]
 8004bd0:	1a9b      	subs	r3, r3, r2
 8004bd2:	429d      	cmp	r5, r3
 8004bd4:	db05      	blt.n	8004be2 <_printf_i+0x216>
 8004bd6:	68e0      	ldr	r0, [r4, #12]
 8004bd8:	9b03      	ldr	r3, [sp, #12]
 8004bda:	4298      	cmp	r0, r3
 8004bdc:	bfb8      	it	lt
 8004bde:	4618      	movlt	r0, r3
 8004be0:	e793      	b.n	8004b0a <_printf_i+0x13e>
 8004be2:	2301      	movs	r3, #1
 8004be4:	464a      	mov	r2, r9
 8004be6:	4639      	mov	r1, r7
 8004be8:	4630      	mov	r0, r6
 8004bea:	47c0      	blx	r8
 8004bec:	3001      	adds	r0, #1
 8004bee:	d08a      	beq.n	8004b06 <_printf_i+0x13a>
 8004bf0:	3501      	adds	r5, #1
 8004bf2:	e7eb      	b.n	8004bcc <_printf_i+0x200>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1a7      	bne.n	8004b48 <_printf_i+0x17c>
 8004bf8:	780b      	ldrb	r3, [r1, #0]
 8004bfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c02:	e765      	b.n	8004ad0 <_printf_i+0x104>
 8004c04:	08004f1a 	.word	0x08004f1a
 8004c08:	08004f09 	.word	0x08004f09

08004c0c <memcpy>:
 8004c0c:	b510      	push	{r4, lr}
 8004c0e:	1e43      	subs	r3, r0, #1
 8004c10:	440a      	add	r2, r1
 8004c12:	4291      	cmp	r1, r2
 8004c14:	d100      	bne.n	8004c18 <memcpy+0xc>
 8004c16:	bd10      	pop	{r4, pc}
 8004c18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c20:	e7f7      	b.n	8004c12 <memcpy+0x6>

08004c22 <memmove>:
 8004c22:	4288      	cmp	r0, r1
 8004c24:	b510      	push	{r4, lr}
 8004c26:	eb01 0302 	add.w	r3, r1, r2
 8004c2a:	d803      	bhi.n	8004c34 <memmove+0x12>
 8004c2c:	1e42      	subs	r2, r0, #1
 8004c2e:	4299      	cmp	r1, r3
 8004c30:	d10c      	bne.n	8004c4c <memmove+0x2a>
 8004c32:	bd10      	pop	{r4, pc}
 8004c34:	4298      	cmp	r0, r3
 8004c36:	d2f9      	bcs.n	8004c2c <memmove+0xa>
 8004c38:	1881      	adds	r1, r0, r2
 8004c3a:	1ad2      	subs	r2, r2, r3
 8004c3c:	42d3      	cmn	r3, r2
 8004c3e:	d100      	bne.n	8004c42 <memmove+0x20>
 8004c40:	bd10      	pop	{r4, pc}
 8004c42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c46:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004c4a:	e7f7      	b.n	8004c3c <memmove+0x1a>
 8004c4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c50:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004c54:	e7eb      	b.n	8004c2e <memmove+0xc>
	...

08004c58 <_free_r>:
 8004c58:	b538      	push	{r3, r4, r5, lr}
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	2900      	cmp	r1, #0
 8004c5e:	d045      	beq.n	8004cec <_free_r+0x94>
 8004c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c64:	1f0c      	subs	r4, r1, #4
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	bfb8      	it	lt
 8004c6a:	18e4      	addlt	r4, r4, r3
 8004c6c:	f000 f8d6 	bl	8004e1c <__malloc_lock>
 8004c70:	4a1f      	ldr	r2, [pc, #124]	; (8004cf0 <_free_r+0x98>)
 8004c72:	6813      	ldr	r3, [r2, #0]
 8004c74:	4610      	mov	r0, r2
 8004c76:	b933      	cbnz	r3, 8004c86 <_free_r+0x2e>
 8004c78:	6063      	str	r3, [r4, #4]
 8004c7a:	6014      	str	r4, [r2, #0]
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c82:	f000 b8cc 	b.w	8004e1e <__malloc_unlock>
 8004c86:	42a3      	cmp	r3, r4
 8004c88:	d90c      	bls.n	8004ca4 <_free_r+0x4c>
 8004c8a:	6821      	ldr	r1, [r4, #0]
 8004c8c:	1862      	adds	r2, r4, r1
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	bf04      	itt	eq
 8004c92:	681a      	ldreq	r2, [r3, #0]
 8004c94:	685b      	ldreq	r3, [r3, #4]
 8004c96:	6063      	str	r3, [r4, #4]
 8004c98:	bf04      	itt	eq
 8004c9a:	1852      	addeq	r2, r2, r1
 8004c9c:	6022      	streq	r2, [r4, #0]
 8004c9e:	6004      	str	r4, [r0, #0]
 8004ca0:	e7ec      	b.n	8004c7c <_free_r+0x24>
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	b10a      	cbz	r2, 8004cac <_free_r+0x54>
 8004ca8:	42a2      	cmp	r2, r4
 8004caa:	d9fa      	bls.n	8004ca2 <_free_r+0x4a>
 8004cac:	6819      	ldr	r1, [r3, #0]
 8004cae:	1858      	adds	r0, r3, r1
 8004cb0:	42a0      	cmp	r0, r4
 8004cb2:	d10b      	bne.n	8004ccc <_free_r+0x74>
 8004cb4:	6820      	ldr	r0, [r4, #0]
 8004cb6:	4401      	add	r1, r0
 8004cb8:	1858      	adds	r0, r3, r1
 8004cba:	4282      	cmp	r2, r0
 8004cbc:	6019      	str	r1, [r3, #0]
 8004cbe:	d1dd      	bne.n	8004c7c <_free_r+0x24>
 8004cc0:	6810      	ldr	r0, [r2, #0]
 8004cc2:	6852      	ldr	r2, [r2, #4]
 8004cc4:	605a      	str	r2, [r3, #4]
 8004cc6:	4401      	add	r1, r0
 8004cc8:	6019      	str	r1, [r3, #0]
 8004cca:	e7d7      	b.n	8004c7c <_free_r+0x24>
 8004ccc:	d902      	bls.n	8004cd4 <_free_r+0x7c>
 8004cce:	230c      	movs	r3, #12
 8004cd0:	602b      	str	r3, [r5, #0]
 8004cd2:	e7d3      	b.n	8004c7c <_free_r+0x24>
 8004cd4:	6820      	ldr	r0, [r4, #0]
 8004cd6:	1821      	adds	r1, r4, r0
 8004cd8:	428a      	cmp	r2, r1
 8004cda:	bf04      	itt	eq
 8004cdc:	6811      	ldreq	r1, [r2, #0]
 8004cde:	6852      	ldreq	r2, [r2, #4]
 8004ce0:	6062      	str	r2, [r4, #4]
 8004ce2:	bf04      	itt	eq
 8004ce4:	1809      	addeq	r1, r1, r0
 8004ce6:	6021      	streq	r1, [r4, #0]
 8004ce8:	605c      	str	r4, [r3, #4]
 8004cea:	e7c7      	b.n	8004c7c <_free_r+0x24>
 8004cec:	bd38      	pop	{r3, r4, r5, pc}
 8004cee:	bf00      	nop
 8004cf0:	20000340 	.word	0x20000340

08004cf4 <_malloc_r>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	1ccd      	adds	r5, r1, #3
 8004cf8:	f025 0503 	bic.w	r5, r5, #3
 8004cfc:	3508      	adds	r5, #8
 8004cfe:	2d0c      	cmp	r5, #12
 8004d00:	bf38      	it	cc
 8004d02:	250c      	movcc	r5, #12
 8004d04:	2d00      	cmp	r5, #0
 8004d06:	4606      	mov	r6, r0
 8004d08:	db01      	blt.n	8004d0e <_malloc_r+0x1a>
 8004d0a:	42a9      	cmp	r1, r5
 8004d0c:	d903      	bls.n	8004d16 <_malloc_r+0x22>
 8004d0e:	230c      	movs	r3, #12
 8004d10:	6033      	str	r3, [r6, #0]
 8004d12:	2000      	movs	r0, #0
 8004d14:	bd70      	pop	{r4, r5, r6, pc}
 8004d16:	f000 f881 	bl	8004e1c <__malloc_lock>
 8004d1a:	4a23      	ldr	r2, [pc, #140]	; (8004da8 <_malloc_r+0xb4>)
 8004d1c:	6814      	ldr	r4, [r2, #0]
 8004d1e:	4621      	mov	r1, r4
 8004d20:	b991      	cbnz	r1, 8004d48 <_malloc_r+0x54>
 8004d22:	4c22      	ldr	r4, [pc, #136]	; (8004dac <_malloc_r+0xb8>)
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	b91b      	cbnz	r3, 8004d30 <_malloc_r+0x3c>
 8004d28:	4630      	mov	r0, r6
 8004d2a:	f000 f867 	bl	8004dfc <_sbrk_r>
 8004d2e:	6020      	str	r0, [r4, #0]
 8004d30:	4629      	mov	r1, r5
 8004d32:	4630      	mov	r0, r6
 8004d34:	f000 f862 	bl	8004dfc <_sbrk_r>
 8004d38:	1c43      	adds	r3, r0, #1
 8004d3a:	d126      	bne.n	8004d8a <_malloc_r+0x96>
 8004d3c:	230c      	movs	r3, #12
 8004d3e:	6033      	str	r3, [r6, #0]
 8004d40:	4630      	mov	r0, r6
 8004d42:	f000 f86c 	bl	8004e1e <__malloc_unlock>
 8004d46:	e7e4      	b.n	8004d12 <_malloc_r+0x1e>
 8004d48:	680b      	ldr	r3, [r1, #0]
 8004d4a:	1b5b      	subs	r3, r3, r5
 8004d4c:	d41a      	bmi.n	8004d84 <_malloc_r+0x90>
 8004d4e:	2b0b      	cmp	r3, #11
 8004d50:	d90f      	bls.n	8004d72 <_malloc_r+0x7e>
 8004d52:	600b      	str	r3, [r1, #0]
 8004d54:	50cd      	str	r5, [r1, r3]
 8004d56:	18cc      	adds	r4, r1, r3
 8004d58:	4630      	mov	r0, r6
 8004d5a:	f000 f860 	bl	8004e1e <__malloc_unlock>
 8004d5e:	f104 000b 	add.w	r0, r4, #11
 8004d62:	1d23      	adds	r3, r4, #4
 8004d64:	f020 0007 	bic.w	r0, r0, #7
 8004d68:	1ac3      	subs	r3, r0, r3
 8004d6a:	d01b      	beq.n	8004da4 <_malloc_r+0xb0>
 8004d6c:	425a      	negs	r2, r3
 8004d6e:	50e2      	str	r2, [r4, r3]
 8004d70:	bd70      	pop	{r4, r5, r6, pc}
 8004d72:	428c      	cmp	r4, r1
 8004d74:	bf0d      	iteet	eq
 8004d76:	6863      	ldreq	r3, [r4, #4]
 8004d78:	684b      	ldrne	r3, [r1, #4]
 8004d7a:	6063      	strne	r3, [r4, #4]
 8004d7c:	6013      	streq	r3, [r2, #0]
 8004d7e:	bf18      	it	ne
 8004d80:	460c      	movne	r4, r1
 8004d82:	e7e9      	b.n	8004d58 <_malloc_r+0x64>
 8004d84:	460c      	mov	r4, r1
 8004d86:	6849      	ldr	r1, [r1, #4]
 8004d88:	e7ca      	b.n	8004d20 <_malloc_r+0x2c>
 8004d8a:	1cc4      	adds	r4, r0, #3
 8004d8c:	f024 0403 	bic.w	r4, r4, #3
 8004d90:	42a0      	cmp	r0, r4
 8004d92:	d005      	beq.n	8004da0 <_malloc_r+0xac>
 8004d94:	1a21      	subs	r1, r4, r0
 8004d96:	4630      	mov	r0, r6
 8004d98:	f000 f830 	bl	8004dfc <_sbrk_r>
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	d0cd      	beq.n	8004d3c <_malloc_r+0x48>
 8004da0:	6025      	str	r5, [r4, #0]
 8004da2:	e7d9      	b.n	8004d58 <_malloc_r+0x64>
 8004da4:	bd70      	pop	{r4, r5, r6, pc}
 8004da6:	bf00      	nop
 8004da8:	20000340 	.word	0x20000340
 8004dac:	20000344 	.word	0x20000344

08004db0 <_realloc_r>:
 8004db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004db2:	4607      	mov	r7, r0
 8004db4:	4614      	mov	r4, r2
 8004db6:	460e      	mov	r6, r1
 8004db8:	b921      	cbnz	r1, 8004dc4 <_realloc_r+0x14>
 8004dba:	4611      	mov	r1, r2
 8004dbc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004dc0:	f7ff bf98 	b.w	8004cf4 <_malloc_r>
 8004dc4:	b922      	cbnz	r2, 8004dd0 <_realloc_r+0x20>
 8004dc6:	f7ff ff47 	bl	8004c58 <_free_r>
 8004dca:	4625      	mov	r5, r4
 8004dcc:	4628      	mov	r0, r5
 8004dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dd0:	f000 f826 	bl	8004e20 <_malloc_usable_size_r>
 8004dd4:	4284      	cmp	r4, r0
 8004dd6:	d90f      	bls.n	8004df8 <_realloc_r+0x48>
 8004dd8:	4621      	mov	r1, r4
 8004dda:	4638      	mov	r0, r7
 8004ddc:	f7ff ff8a 	bl	8004cf4 <_malloc_r>
 8004de0:	4605      	mov	r5, r0
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d0f2      	beq.n	8004dcc <_realloc_r+0x1c>
 8004de6:	4631      	mov	r1, r6
 8004de8:	4622      	mov	r2, r4
 8004dea:	f7ff ff0f 	bl	8004c0c <memcpy>
 8004dee:	4631      	mov	r1, r6
 8004df0:	4638      	mov	r0, r7
 8004df2:	f7ff ff31 	bl	8004c58 <_free_r>
 8004df6:	e7e9      	b.n	8004dcc <_realloc_r+0x1c>
 8004df8:	4635      	mov	r5, r6
 8004dfa:	e7e7      	b.n	8004dcc <_realloc_r+0x1c>

08004dfc <_sbrk_r>:
 8004dfc:	b538      	push	{r3, r4, r5, lr}
 8004dfe:	4c06      	ldr	r4, [pc, #24]	; (8004e18 <_sbrk_r+0x1c>)
 8004e00:	2300      	movs	r3, #0
 8004e02:	4605      	mov	r5, r0
 8004e04:	4608      	mov	r0, r1
 8004e06:	6023      	str	r3, [r4, #0]
 8004e08:	f7ff fb4c 	bl	80044a4 <_sbrk>
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	d102      	bne.n	8004e16 <_sbrk_r+0x1a>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	b103      	cbz	r3, 8004e16 <_sbrk_r+0x1a>
 8004e14:	602b      	str	r3, [r5, #0]
 8004e16:	bd38      	pop	{r3, r4, r5, pc}
 8004e18:	20000a30 	.word	0x20000a30

08004e1c <__malloc_lock>:
 8004e1c:	4770      	bx	lr

08004e1e <__malloc_unlock>:
 8004e1e:	4770      	bx	lr

08004e20 <_malloc_usable_size_r>:
 8004e20:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004e24:	2800      	cmp	r0, #0
 8004e26:	f1a0 0004 	sub.w	r0, r0, #4
 8004e2a:	bfbc      	itt	lt
 8004e2c:	580b      	ldrlt	r3, [r1, r0]
 8004e2e:	18c0      	addlt	r0, r0, r3
 8004e30:	4770      	bx	lr
	...

08004e34 <_init>:
 8004e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e36:	bf00      	nop
 8004e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e3a:	bc08      	pop	{r3}
 8004e3c:	469e      	mov	lr, r3
 8004e3e:	4770      	bx	lr

08004e40 <_fini>:
 8004e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e42:	bf00      	nop
 8004e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e46:	bc08      	pop	{r3}
 8004e48:	469e      	mov	lr, r3
 8004e4a:	4770      	bx	lr
