rom_rectangle_1024_8.v,verilog,xil_defaultlib,../../../../adda_hdmi_final.srcs/sources_1/ip/rom_rectangle_1024_8/sim/rom_rectangle_1024_8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
