;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	DAT #50, #0
	SUB <121, 106
	SUB <121, 106
	SUB <121, 106
	JMN 50, 0
	JMN 50, 0
	JMN 50, 0
	JMN 0, <332
	SUB 0, <8
	ADD <-30, 9
	SUB 5, 81
	SUB 0, <8
	MOV -1, <-30
	SUB @121, 103
	SUB -207, <120
	SUB <121, 106
	ADD 9, 61
	JMP -1, @-30
	MOV -703, @-0
	ADD 0, @0
	ADD 0, @0
	SUB @121, 103
	SUB 10, 2
	ADD #270, <1
	CMP 143, -107
	CMP 143, -107
	SUB <121, 106
	SUB <121, 106
	SUB <121, 106
	SUB 0, <8
	SLT 0, @0
	ADD 270, 60
	JMZ <-117, -190
	JMZ <-117, -190
	JMZ <-117, -190
	DJN <-117, -190
	SUB -207, -120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	SLT <-30, 9
	ADD -1, <-20
	SUB @-197, 100
	MOV -1, <-20
	MOV -7, <-20
	ADD 9, 61
	SPL -1, @-20
