Classic Timing Analyzer report for sapr2
Thu Mar 05 14:06:33 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'faster'
  8. Clock Setup: 'slower'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.254 ns                                       ; key[3]                                                                                  ; inst5                                                                                                    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.649 ns                                      ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; COUNTER[0]                                                                                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.853 ns                                       ; key[8]                                                                                  ; Din[3]                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.105 ns                                      ; faster                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 186.36 MHz ( period = 5.366 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 0            ;
; Clock Setup: 'slower'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; slower     ; slower   ; 0            ;
; Clock Setup: 'faster'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; faster     ; faster   ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                         ;                                                                                                          ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; faster          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; slower          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 186.36 MHz ( period = 5.366 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; 186.39 MHz ( period = 5.365 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.627 ns                ;
; N/A   ; 186.50 MHz ( period = 5.362 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.624 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.626 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst7                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst5                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst6                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.453 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 0.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'faster'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; faster     ; faster   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'slower'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; slower     ; slower   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                      ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.254 ns   ; key[3] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 5.254 ns   ; key[3] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 5.254 ns   ; key[3] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 5.254 ns   ; key[3] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.764 ns   ; key[8] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.764 ns   ; key[8] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.764 ns   ; key[8] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.764 ns   ; key[8] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.445 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.445 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.445 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.445 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.424 ns   ; key[1] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.424 ns   ; key[1] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.424 ns   ; key[1] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.424 ns   ; key[1] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.139 ns   ; key[5] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.139 ns   ; key[5] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.139 ns   ; key[5] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.139 ns   ; key[5] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 3.938 ns   ; key[2] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 3.938 ns   ; key[2] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 3.938 ns   ; key[2] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 3.938 ns   ; key[2] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 3.909 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 3.909 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 3.909 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.909 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 3.887 ns   ; key[7] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 3.887 ns   ; key[7] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 3.887 ns   ; key[7] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 3.887 ns   ; key[7] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 3.775 ns   ; key[4] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 3.775 ns   ; key[4] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 3.775 ns   ; key[4] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 3.775 ns   ; key[4] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 3.170 ns   ; key[6] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 3.170 ns   ; key[6] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 3.170 ns   ; key[6] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 3.170 ns   ; key[6] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 0.504 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A   ; None         ; 0.504 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A   ; None         ; 0.504 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A   ; None         ; 0.504 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A   ; None         ; 0.344 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A   ; None         ; 0.344 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A   ; None         ; 0.344 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A   ; None         ; 0.344 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                     ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.649 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; clk        ;
; N/A   ; None         ; 11.321 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; clk        ;
; N/A   ; None         ; 10.403 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; slower     ;
; N/A   ; None         ; 10.243 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; faster     ;
; N/A   ; None         ; 10.075 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; slower     ;
; N/A   ; None         ; 9.915 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; faster     ;
; N/A   ; None         ; 9.485 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; clk        ;
; N/A   ; None         ; 8.239 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; slower     ;
; N/A   ; None         ; 8.079 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; faster     ;
; N/A   ; None         ; 6.866 ns   ; inst8                                                                                                    ; Dout[0]    ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.840 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.678 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.665 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.659 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 6.619 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; DOWN[0]    ; clk        ;
; N/A   ; None         ; 6.610 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; SPEED[2]   ; clk        ;
; N/A   ; None         ; 6.609 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; SPEED[1]   ; clk        ;
; N/A   ; None         ; 6.571 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; DOWN[1]    ; clk        ;
; N/A   ; None         ; 6.287 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; DOWN[2]    ; clk        ;
; N/A   ; None         ; 6.270 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; DOWN[3]    ; clk        ;
; N/A   ; None         ; 6.047 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; SPEED[0]   ; clk        ;
; N/A   ; None         ; 5.991 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; SPEED[3]   ; clk        ;
; N/A   ; None         ; 5.235 ns   ; inst5                                                                                                    ; Dout[3]    ; clk        ;
; N/A   ; None         ; 5.057 ns   ; inst7                                                                                                    ; Dout[1]    ; clk        ;
; N/A   ; None         ; 5.010 ns   ; inst6                                                                                                    ; Dout[2]    ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 9.853 ns        ; key[8] ; Din[3]  ;
; N/A   ; None              ; 9.617 ns        ; key[7] ; Din[3]  ;
; N/A   ; None              ; 9.391 ns        ; key[3] ; Din[1]  ;
; N/A   ; None              ; 9.181 ns        ; key[2] ; Din[1]  ;
; N/A   ; None              ; 8.997 ns        ; key[3] ; Din[0]  ;
; N/A   ; None              ; 8.507 ns        ; key[8] ; Din[0]  ;
; N/A   ; None              ; 8.459 ns        ; key[6] ; Din[1]  ;
; N/A   ; None              ; 8.167 ns        ; key[1] ; Din[0]  ;
; N/A   ; None              ; 8.161 ns        ; key[6] ; Din[2]  ;
; N/A   ; None              ; 8.060 ns        ; key[5] ; Din[2]  ;
; N/A   ; None              ; 8.048 ns        ; key[4] ; Din[2]  ;
; N/A   ; None              ; 7.882 ns        ; key[5] ; Din[0]  ;
; N/A   ; None              ; 6.953 ns        ; key[6] ; Xout[6] ;
; N/A   ; None              ; 6.942 ns        ; key[0] ; Xout[0] ;
; N/A   ; None              ; 6.931 ns        ; key[4] ; Xout[4] ;
; N/A   ; None              ; 6.905 ns        ; key[3] ; Xout[3] ;
; N/A   ; None              ; 6.888 ns        ; key[1] ; Xout[1] ;
; N/A   ; None              ; 6.861 ns        ; key[8] ; Xout[8] ;
; N/A   ; None              ; 6.835 ns        ; key[5] ; Xout[5] ;
; N/A   ; None              ; 6.753 ns        ; key[2] ; Xout[2] ;
; N/A   ; None              ; 6.592 ns        ; key[7] ; Xout[7] ;
+-------+-------------------+-----------------+--------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                      ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.105 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A           ; None        ; -0.105 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A           ; None        ; -0.105 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A           ; None        ; -0.105 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A           ; None        ; -0.265 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A           ; None        ; -0.265 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A           ; None        ; -0.265 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A           ; None        ; -0.265 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A           ; None        ; -2.348 ns ; key[4] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -2.359 ns ; key[5] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -2.363 ns ; key[6] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -2.460 ns ; key[6] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -2.835 ns ; key[7] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -2.882 ns ; key[5] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -2.902 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -2.903 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -2.931 ns ; key[6] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -2.931 ns ; key[6] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -2.954 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.024 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.071 ns ; key[8] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.085 ns ; key[2] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.167 ns ; key[1] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.294 ns ; key[3] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.507 ns ; key[8] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.536 ns ; key[4] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.536 ns ; key[4] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.536 ns ; key[4] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.648 ns ; key[7] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.648 ns ; key[7] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.648 ns ; key[7] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -3.670 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.670 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.670 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.670 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.699 ns ; key[2] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.699 ns ; key[2] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -3.699 ns ; key[2] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.900 ns ; key[5] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.900 ns ; key[5] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.997 ns ; key[3] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.185 ns ; key[1] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.185 ns ; key[1] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.185 ns ; key[1] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.525 ns ; key[8] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.525 ns ; key[8] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -5.015 ns ; key[3] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -5.015 ns ; key[3] ; inst5                                                                                   ; clk      ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 05 14:06:32 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "faster" is an undefined clock
    Info: Assuming node "slower" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected gated clock "inst25" as buffer
Info: Clock "clk" has Internal fmax of 186.36 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]" and destination memory "single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1" (period= 5.366 ns)
    Info: + Longest register to memory delay is 0.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]'
        Info: 2: + IC(0.497 ns) + CELL(0.131 ns) = 0.628 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.131 ns ( 20.86 % )
        Info: Total interconnect delay = 0.497 ns ( 79.14 % )
    Info: - Smallest clock skew is -4.622 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.315 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1'
            Info: Total cell delay = 1.312 ns ( 56.67 % )
            Info: Total interconnect delay = 1.003 ns ( 43.33 % )
        Info: - Longest clock path from clock "clk" to source register is 6.937 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
            Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
            Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.716 ns ( 39.15 % )
            Info: Total interconnect delay = 4.221 ns ( 60.85 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "faster" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" and destination register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "faster" to destination register is 5.531 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'
                Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.531 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.790 ns ( 32.36 % )
                Info: Total interconnect delay = 3.741 ns ( 67.64 % )
            Info: - Longest clock path from clock "faster" to source register is 5.531 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'
                Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.531 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.790 ns ( 32.36 % )
                Info: Total interconnect delay = 3.741 ns ( 67.64 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "slower" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" and destination register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "slower" to destination register is 5.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; CLK Node = 'slower'
                Info: 2: + IC(1.294 ns) + CELL(0.272 ns) = 2.375 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.746 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.691 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.853 ns ( 32.56 % )
                Info: Total interconnect delay = 3.838 ns ( 67.44 % )
            Info: - Longest clock path from clock "slower" to source register is 5.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; CLK Node = 'slower'
                Info: 2: + IC(1.294 ns) + CELL(0.272 ns) = 2.375 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.746 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.691 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.853 ns ( 32.56 % )
                Info: Total interconnect delay = 3.838 ns ( 67.44 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]" and destination pin or register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]" for clock "clk" (Hold time is 1.188 ns)
    Info: + Largest clock skew is 1.742 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.937 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
            Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
            Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.716 ns ( 39.15 % )
            Info: Total interconnect delay = 4.221 ns ( 60.85 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.343 ns) + CELL(0.053 ns) = 2.250 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 4: + IC(0.669 ns) + CELL(0.618 ns) = 5.195 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.525 ns ( 29.36 % )
            Info: Total interconnect delay = 3.670 ns ( 70.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "inst8" (data pin = "key[3]", clock pin = "clk") is 5.254 ns
    Info: + Longest pin to register delay is 7.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C15; Fanout = 4; PIN Node = 'key[3]'
        Info: 2: + IC(4.814 ns) + CELL(0.366 ns) = 6.027 ns; Loc. = LCCOMB_X17_Y1_N12; Fanout = 3; COMB Node = 'inst22~0'
        Info: 3: + IC(0.416 ns) + CELL(0.228 ns) = 6.671 ns; Loc. = LCCOMB_X17_Y1_N2; Fanout = 4; COMB Node = 'inst9~0'
        Info: 4: + IC(0.222 ns) + CELL(0.746 ns) = 7.639 ns; Loc. = LCFF_X17_Y1_N15; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 2.187 ns ( 28.63 % )
        Info: Total interconnect delay = 5.452 ns ( 71.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N15; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clk" to destination pin "COUNTER[0]" through register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" is 11.649 ns
    Info: + Longest clock path from clock "clk" to source register is 6.937 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
        Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'
        Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'
        Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.716 ns ( 39.15 % )
        Info: Total interconnect delay = 4.221 ns ( 60.85 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
        Info: 2: + IC(2.610 ns) + CELL(2.008 ns) = 4.618 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'COUNTER[0]'
        Info: Total cell delay = 2.008 ns ( 43.48 % )
        Info: Total interconnect delay = 2.610 ns ( 56.52 % )
Info: Longest tpd from source pin "key[8]" to destination pin "Din[3]" is 9.853 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 3; PIN Node = 'key[8]'
    Info: 2: + IC(4.660 ns) + CELL(0.053 ns) = 5.540 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 2; COMB Node = 'inst17'
    Info: 3: + IC(2.325 ns) + CELL(1.988 ns) = 9.853 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'Din[3]'
    Info: Total cell delay = 2.868 ns ( 29.11 % )
    Info: Total interconnect delay = 6.985 ns ( 70.89 % )
Info: th for register "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]" (data pin = "faster", clock pin = "clk") is -0.105 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.313 ns) + CELL(0.618 ns) = 2.785 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 52.85 % )
        Info: Total interconnect delay = 1.313 ns ( 47.15 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'
        Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'
        Info: 3: + IC(0.321 ns) + CELL(0.503 ns) = 3.039 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.521 ns ( 50.05 % )
        Info: Total interconnect delay = 1.518 ns ( 49.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Thu Mar 05 14:06:33 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


