read_verilog ../top.v
proc
memory_nordff
memory_dff
opt_clean
memory_share
opt_clean
memory_collect
memory_map
tee -o result.log dump
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v
