# Designing Novel AAD Pooling in Hardware for a Convolutional Neural Network Accelerator

This repository contains the Verilog files, Python files, csv files of python AAD pooling output and verilog AAD pooling output, Cadence Genus (Physical Design) results which includes synthesis results, placement area analysis, routing statistics, power analysis, physical verification (DRC and LVS) followed by final layout results.
