{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "add_353_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_351_352_353":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const4__352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const8__354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_351_354_355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "pt_hw_output_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          }
        },
        "connections":[
          ["add_353_355_356.in0","ashr_351_352_353.out"],
          ["add_353_355_356.in1","mul_351_354_355.out"],
          ["add_353_355_356.out","pt_hw_output_2_stencil.in.0.0"],
          ["ashr_351_352_353.in0","self.in.arg_1.0.0"],
          ["ashr_351_352_353.in1","const4__352.out"],
          ["const8__354.out","mul_351_354_355.in1"],
          ["mul_351_354_355.in0","self.in.arg_1.0.0"],
          ["pt_hw_output_2_stencil.out","self.out"]
        ]
      }
    }
  }
}
}