# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 38
attribute \src "dut.sv:1.1-63.10"
attribute \cells_not_processed 1
module \scopes_test_01
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$14.$result$21
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$15.$result$19
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$15.x$17
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$15.y$18
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$28.$result$35
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$29.$result$33
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$29.x$31
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$29.y$32
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\x
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\y
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $1\func_01$func$dut.sv:60$15.$result$20
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $1\func_02$func$dut.sv:61$29.$result$34
  wire width 16 $auto$expression.cpp:1534:import_operation$8
  wire width 16 $auto$expression.cpp:1700:import_operation$12
  wire width 16 $auto$expression.cpp:1700:import_operation$22
  wire width 16 $auto$expression.cpp:1700:import_operation$4
  wire width 64 $auto$expression.cpp:1700:import_operation$6
  wire width 16 $auto$expression.cpp:1723:import_operation$36
  wire width 68 $auto$expression.cpp:1769:import_operation$2
  wire width 16 $auto$rtlil.cc:3008:Xor$11
  wire width 16 $auto$rtlil.cc:3008:Xor$25
  wire width 16 $auto$rtlil.cc:3008:Xor$27
  wire width 16 $func_01$func$dut.sv:60$0_result
  wire width 16 $func_02$func$dut.sv:61$1_result
  wire width 16 \func_01$func$dut.sv:60$14.$result
  attribute \nosync 1
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 \func_01$func$dut.sv:60$15.$result
  wire width 16 \func_02$func$dut.sv:61$28.$result
  attribute \nosync 1
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 \func_02$func$dut.sv:61$29.$result
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 input 1 \k
  attribute \nosync 1
  wire width 4 \task_01$func$dut.sv:52$0.a
  attribute \nosync 1
  wire width 16 \task_01$func$dut.sv:52$0.y
  attribute \nosync 1
  wire width 4 \task_02$func$dut.sv:53$1.a
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.bar.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.bar.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.z
  attribute \src "dut.sv:1.56-1.57"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.59-1.60"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:31$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \x
    connect \B \task_01$func$dut.sv:52$0.y
    connect \Y $auto$expression.cpp:1700:import_operation$4
  end
  cell $add $add$dut.sv:42$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000001001101
    connect \B \task_02$func$dut.sv:53$1.a
    connect \Y $auto$expression.cpp:1700:import_operation$6
  end
  cell $add $add$dut.sv:5$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_01$func$dut.sv:60$15.x$17
    connect \B $0\func_01$func$dut.sv:60$15.y$18
    connect \Y $auto$expression.cpp:1700:import_operation$22
  end
  cell $add $add$dut.sv:57$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \y
    connect \B \k
    connect \Y $auto$expression.cpp:1700:import_operation$12
  end
  cell $mul $mul$dut.sv:30$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 68
    connect \A \task_01$func$dut.sv:52$0.a
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010111
    connect \Y $auto$expression.cpp:1769:import_operation$2
  end
  cell $neg $neg$dut.sv:43$9
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \task_02$func$dut.sv:53$1.foo.bar.x
    connect \Y $auto$expression.cpp:1534:import_operation$8
  end
  cell $sub $sub$dut.sv:18$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_02$func$dut.sv:61$29.x$31
    connect \B $0\func_02$func$dut.sv:61$29.y$32
    connect \Y $auto$expression.cpp:1723:import_operation$36
  end
  cell $xor $xor$dut.sv:11$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$15.$result$20
    connect \B $0\func_01$func$dut.sv:60$15.x$17
    connect \Y $auto$rtlil.cc:3008:Xor$27
  end
  cell $xor $xor$dut.sv:45$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \task_02$func$dut.sv:53$1.foo.x
    connect \B \task_02$func$dut.sv:53$1.foo.z
    connect \Y $auto$rtlil.cc:3008:Xor$11
  end
  cell $xor $xor$dut.sv:9$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$15.$result$20
    connect \B $0\func_01$func$dut.sv:60$15.x$17
    connect \Y $auto$rtlil.cc:3008:Xor$25
  end
  attribute \src "dut.sv:49.2-62.5"
  process $proc$dut.sv:49$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000111100
    assign $0\y 16'0000000000000000
    assign \task_01$func$dut.sv:52$0.a \k
    assign \task_01$func$dut.sv:52$0.y $auto$expression.cpp:1769:import_operation$2 [15:0]
    assign $0\x $auto$expression.cpp:1700:import_operation$4
    assign \task_02$func$dut.sv:53$1.a \k
    assign \task_02$func$dut.sv:53$1.foo.x \y
    assign \task_02$func$dut.sv:53$1.foo.bar.x $auto$expression.cpp:1700:import_operation$6 [15:0]
    assign \task_02$func$dut.sv:53$1.foo.z $auto$expression.cpp:1534:import_operation$8
    assign $0\y $auto$rtlil.cc:3008:Xor$11
    assign $0\y \x
    assign $0\y $auto$expression.cpp:1700:import_operation$12
    assign $0\x \y
    assign $0\x $func_01$func$dut.sv:60$0_result
    assign $0\y $func_02$func$dut.sv:61$1_result
    sync always
      update \x $0\x
      update \y $0\y
  end
  attribute \src "dut.sv:60.7-60.20"
  process $proc$dut.sv:60$16
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:60$15.x$17 \y
    assign $0\func_01$func$dut.sv:60$15.y$18 \x
    assign $0\func_01$func$dut.sv:60$15.$result$19 $1\func_01$func$dut.sv:60$15.$result$20
    assign $0\func_01$func$dut.sv:60$14.$result$21 $1\func_01$func$dut.sv:60$15.$result$20
    assign $1\func_01$func$dut.sv:60$15.$result$20 $auto$expression.cpp:1700:import_operation$22
    assign $0\func_01$func$dut.sv:60$15.x$17 $0\func_01$func$dut.sv:60$15.y$18
    assign $1\func_01$func$dut.sv:60$15.$result$20 $auto$rtlil.cc:3008:Xor$25
    assign $1\func_01$func$dut.sv:60$15.$result$20 $auto$rtlil.cc:3008:Xor$27
    sync always
      update \func_01$func$dut.sv:60$14.$result $0\func_01$func$dut.sv:60$14.$result$21
      update \func_01$func$dut.sv:60$15.$result 16'x
  end
  attribute \src "dut.sv:61.7-61.20"
  process $proc$dut.sv:61$30
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_02$func$dut.sv:61$29.x$31 \y
    assign $0\func_02$func$dut.sv:61$29.y$32 \x
    assign $0\func_02$func$dut.sv:61$29.$result$33 $1\func_02$func$dut.sv:61$29.$result$34
    assign $0\func_02$func$dut.sv:61$28.$result$35 $1\func_02$func$dut.sv:61$29.$result$34
    assign $1\func_02$func$dut.sv:61$29.$result$34 $auto$expression.cpp:1723:import_operation$36
    assign $1\func_02$func$dut.sv:61$29.$result$34 16'0000000000000000
    sync always
      update \func_02$func$dut.sv:61$28.$result $0\func_02$func$dut.sv:61$28.$result$35
      update \func_02$func$dut.sv:61$29.$result 16'x
  end
  connect $func_01$func$dut.sv:60$0_result \func_01$func$dut.sv:60$14.$result
  connect $func_02$func$dut.sv:61$1_result \func_02$func$dut.sv:61$28.$result
end
