Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 12 14:55:41 2023
| Host         : Alexs-Spectre360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5top_timing_summary_routed.rpt -pb lab5top_timing_summary_routed.pb -rpx lab5top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1586)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7304)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1586)
---------------------------
 There are 1586 register/latch pins with no clock driven by root clock pin: cd/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7304)
---------------------------------------------------
 There are 7304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.716        0.000                      0                   72        0.105        0.000                      0                   72        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 4.716        0.000                      0                   72        0.105        0.000                      0                   72        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.076ns (22.983%)  route 3.606ns (77.017%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.940     9.920    cd/ClkOut_0
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    cd/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.076ns (22.983%)  route 3.606ns (77.017%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.940     9.920    cd/ClkOut_0
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    cd/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.076ns (22.983%)  route 3.606ns (77.017%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.940     9.920    cd/ClkOut_0
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[23]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    cd/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.076ns (22.983%)  route 3.606ns (77.017%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.940     9.920    cd/ClkOut_0
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    cd/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.076ns (22.450%)  route 3.717ns (77.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          1.051    10.031    cd/ClkOut_0
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd/Clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[10]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    cd/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.076ns (22.450%)  route 3.717ns (77.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          1.051    10.031    cd/ClkOut_0
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd/Clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[11]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    cd/DivCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.076ns (22.450%)  route 3.717ns (77.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          1.051    10.031    cd/ClkOut_0
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd/Clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[12]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    cd/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.076ns (22.450%)  route 3.717ns (77.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          1.051    10.031    cd/ClkOut_0
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd/Clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cd/DivCnt_reg[9]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    cd/DivCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.076ns (23.135%)  route 3.575ns (76.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.909     9.889    cd/ClkOut_0
    SLICE_X49Y96         FDRE                                         r  cd/DivCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.513    14.936    cd/Clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cd/DivCnt_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.747    cd/DivCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.076ns (23.135%)  route 3.575ns (76.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.635     5.238    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.981     6.675    cd/DivCnt[20]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.799 f  cd/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.443     7.242    cd/DivCnt[25]_i_7_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cd/DivCnt[25]_i_6/O
                         net (fo=1, routed)           0.649     8.015    cd/DivCnt[25]_i_6_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.139 f  cd/DivCnt[25]_i_3/O
                         net (fo=1, routed)           0.420     8.559    cd/DivCnt[25]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  cd/DivCnt[25]_i_2/O
                         net (fo=3, routed)           0.172     8.855    cd/DivCnt[25]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  cd/DivCnt[25]_i_1/O
                         net (fo=25, routed)          0.909     9.889    cd/ClkOut_0
    SLICE_X49Y96         FDRE                                         r  cd/DivCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.513    14.936    cd/Clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cd/DivCnt_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.747    cd/DivCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.605     1.524    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    tfdd/cnt_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  tfdd/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    tfdd/cnt_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  tfdd/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    tfdd/cnt_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    tfdd/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    cd/DivCnt[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  cd/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    cd/DivCnt0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  cd/DivCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.962    cd/data0[21]
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.605     1.524    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    tfdd/cnt_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  tfdd/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    tfdd/cnt_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  tfdd/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    tfdd/cnt_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    tfdd/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    cd/DivCnt[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  cd/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    cd/DivCnt0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  cd/DivCnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.973    cd/data0[23]
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.605     1.524    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    tfdd/cnt_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  tfdd/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    tfdd/cnt_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  tfdd/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    tfdd/cnt_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    tfdd/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.605     1.524    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    tfdd/cnt_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  tfdd/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    tfdd/cnt_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  tfdd/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    tfdd/cnt_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tfdd/cnt_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    tfdd/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    cd/DivCnt[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  cd/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    cd/DivCnt0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  cd/DivCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.998    cd/data0[22]
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    cd/DivCnt[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  cd/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    cd/DivCnt0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  cd/DivCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.998    cd/data0[24]
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    cd/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  cd/DivCnt_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.605     1.524    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    tfdd/cnt_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  tfdd/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    tfdd/cnt_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  tfdd/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    tfdd/cnt_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  tfdd/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    tfdd/cnt_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  tfdd/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    tfdd/Clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  tfdd/cnt_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    tfdd/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd/Clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    cd/DivCnt[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  cd/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    cd/DivCnt0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  cd/DivCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    cd/DivCnt0_carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  cd/DivCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.001    cd/data0[25]
    SLICE_X49Y101        FDRE                                         r  cd/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    cd/Clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  cd/DivCnt_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    cd/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    cd/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    cd/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    cd/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    cd/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    cd/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    cd/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    cd/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    cd/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    cd/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    cd/DivCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    cd/DivCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    cd/DivCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    cd/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    cd/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    cd/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    cd/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    cd/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    cd/DivCnt_reg[15]/C



