// Seed: 3483065695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_5 = 1;
  assign id_5 = 1;
  assign id_2[1'd0] = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  xor primCall (
      id_2,
      id_4,
      id_3,
      id_15,
      id_18,
      id_17,
      id_9,
      id_6,
      id_13,
      id_8,
      id_10,
      id_1,
      id_5,
      id_16,
      id_11,
      id_14
  );
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_18,
      id_2
  );
  always @* begin : LABEL_0
    id_10 <= !id_4;
  end
endmodule
