$date
   Tue Jun 24 13:43:51 2025
$end

$version
  2023.2
  $dumpfile ("tb_instruction_memory.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_instruction_memory $end
$var reg 1 ! rst $end
$var reg 32 " a [31:0] $end
$var reg 32 # rd [31:0] $end
$var reg 32 $ error_count [31:0] $end
$scope module dut $end
$var wire 1 % rst $end
$var wire 32 & a [31:0] $end
$var wire 32 ' rd [31:0] $end
$upscope $end
$scope begin Block26_2 $end
$var reg 32 ( i [31:0] $end
$upscope $end
$scope task check_output $end
$var reg 32 ) expected [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
b0 "
b0 #
b0 $
0%
b0 &
b0 '
b10000000000 (
bx )
$end

#10000
1!
1%
b0 )

#20000
b100 "
b10001000100010001000100010001 #
b100 &
b10001000100010001000100010001 '

#30000
b1000 "
b100010001000100010001000100010 #
b1000 &
b100010001000100010001000100010 '
b10001000100010001000100010001 )

#40000
b1 "
b0 #
b1 &
b0 '
b100010001000100010001000100010 )

#50000
b10 "
b10 &
b0 )

#60000
b11 "
b11 &

#70000
b111 "
b10001000100010001000100010001 #
b111 &
b10001000100010001000100010001 '

#80000
b0 "
b0 #
b0 &
b0 '
b10001000100010001000100010001 )

#90000
b111111111100 "
b11111111111111111111111111111111 #
b111111111100 &
b11111111111111111111111111111111 '
b0 )

#100000
b1000000000000 "
bx #
b1000000000000 &
bx '
b11111111111111111111111111111111 )

#110000
b11111111111111110000000000000000 "
b11111111111111110000000000000000 &

#120000
b100 "
b10001000100010001000100010001 #
b100 &
b10001000100010001000100010001 '

#125000
0!
b0 #
0%
b0 '

#135000
b0 )
