
RangeTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff50  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  080100f0  080100f0  000110f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a00  08010a00  000124a0  2**0
                  CONTENTS
  4 .ARM          00000008  08010a00  08010a00  00011a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a08  08010a08  000124a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a08  08010a08  00011a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010a0c  08010a0c  00011a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004a0  20000000  08010a10  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e78  200004a0  08010eb0  000124a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001318  08010eb0  00013318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000124a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bcd4  00000000  00000000  000124d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003602  00000000  00000000  0002e1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  000317a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001195  00000000  00000000  00032e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b2e2  00000000  00000000  00033fb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd1a  00000000  00000000  0004f297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a16f  00000000  00000000  0006cfb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107120  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007604  00000000  00000000  00107164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0010e768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004a0 	.word	0x200004a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080100d8 	.word	0x080100d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004a4 	.word	0x200004a4
 80001dc:	080100d8 	.word	0x080100d8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	80fb      	strh	r3, [r7, #6]

}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

	if(htim->Instance== TIM10){
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a09      	ldr	r2, [pc, #36]	@ (8001040 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d10c      	bne.n	8001038 <HAL_TIM_PeriodElapsedCallback+0x2c>
		 //printf("Inter \n");
		 //fflush(stdout);


		read_encoder(&sys);
 800101e:	4809      	ldr	r0, [pc, #36]	@ (8001044 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001020:	f000 f992 	bl	8001348 <read_encoder>
		//HCSR04_Read();




		PID_controller_position(&sys);
 8001024:	4807      	ldr	r0, [pc, #28]	@ (8001044 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001026:	f000 fa87 	bl	8001538 <PID_controller_position>
		apply_velocity_input(&sys,sys.htim_PWM);
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800102c:	f8d3 37f0 	ldr.w	r3, [r3, #2032]	@ 0x7f0
 8001030:	4619      	mov	r1, r3
 8001032:	4804      	ldr	r0, [pc, #16]	@ (8001044 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001034:	f000 fa14 	bl	8001460 <apply_velocity_input>


	}
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40014400 	.word	0x40014400
 8001044:	200004c0 	.word	0x200004c0

08001048 <setupReadingTimer>:


void setupReadingTimer(TIM_HandleTypeDef *htim){
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]

	//uint16_t ARR=52500;
	uint16_t ARR=55999;
 8001050:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 8001054:	81fb      	strh	r3, [r7, #14]

    //ARR=(Read_TS*clock_freq)/Prescaler_lidar;
	__HAL_TIM_SET_PRESCALER(htim, Prescaler_lidar);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2202      	movs	r2, #2
 800105c:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(htim, ARR);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	89fa      	ldrh	r2, [r7, #14]
 8001064:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001066:	89fa      	ldrh	r2, [r7, #14]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	60da      	str	r2, [r3, #12]

	HAL_TIM_Base_Start_IT(htim); /* start the sampling timer */
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f009 f8cf 	bl	800a210 <HAL_TIM_Base_Start_IT>

	htim->Instance->EGR = TIM_EGR_UG;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2201      	movs	r2, #1
 8001078:	615a      	str	r2, [r3, #20]
}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <system_init>:



void system_init(system_t *sys, uint8_t dir,uint32_t ts, TIM_HandleTypeDef *htim1,TIM_HandleTypeDef *htim2,TIM_HandleTypeDef *htim3,pid_controller_t pid_pos){
 8001082:	b5b0      	push	{r4, r5, r7, lr}
 8001084:	b086      	sub	sp, #24
 8001086:	af00      	add	r7, sp, #0
 8001088:	60f8      	str	r0, [r7, #12]
 800108a:	607a      	str	r2, [r7, #4]
 800108c:	603b      	str	r3, [r7, #0]
 800108e:	460b      	mov	r3, r1
 8001090:	72fb      	strb	r3, [r7, #11]

	uint8_t i;

	for (i=0; i<5; i++){
 8001092:	2300      	movs	r3, #0
 8001094:	75fb      	strb	r3, [r7, #23]
 8001096:	e00c      	b.n	80010b2 <system_init+0x30>

		rbclear( (((ringbuffer_t *) sys)+i ) );
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	f44f 72ca 	mov.w	r2, #404	@ 0x194
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4413      	add	r3, r2
 80010a6:	4618      	mov	r0, r3
 80010a8:	f001 f93a 	bl	8002320 <rbclear>
	for (i=0; i<5; i++){
 80010ac:	7dfb      	ldrb	r3, [r7, #23]
 80010ae:	3301      	adds	r3, #1
 80010b0:	75fb      	strb	r3, [r7, #23]
 80010b2:	7dfb      	ldrb	r3, [r7, #23]
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d9ef      	bls.n	8001098 <system_init+0x16>

	//initializing lidar sensor

	//lidar_init( dir);

  	cont_lidar_init( dir, ts);// continuous reading inizializzation
 80010b8:	7afb      	ldrb	r3, [r7, #11]
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	4618      	mov	r0, r3
 80010be:	f006 fd6f 	bl	8007ba0 <cont_lidar_init>

  	sys->htim_encoder1=htim1;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	f8c3 27ec 	str.w	r2, [r3, #2028]	@ 0x7ec
  	sys->htim_PWM=htim2;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010ce:	f8c3 27f0 	str.w	r2, [r3, #2032]	@ 0x7f0
  	sys->htim_HCSR04=htim3;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010d6:	f8c3 27f4 	str.w	r2, [r3, #2036]	@ 0x7f4
  	sys->pid_pos=pid_pos;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	f503 64ff 	add.w	r4, r3, #2040	@ 0x7f8
 80010e0:	f107 0530 	add.w	r5, r7, #48	@ 0x30
 80010e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010f4:	e884 0003 	stmia.w	r4, {r0, r1}




}
 80010f8:	bf00      	nop
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bdb0      	pop	{r4, r5, r7, pc}

08001100 <ball_estimation>:
	//mill=pos;

}


void ball_estimation(system_t *sys){
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b08c      	sub	sp, #48	@ 0x30
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

	float pos;
	float prec, succ;
	float vel=0;
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	61bb      	str	r3, [r7, #24]
	float vel_est;
	float acc=0;
 800110e:	f04f 0300 	mov.w	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
	float acc_est;

	float pos_1,pos_2;

	uint8_t i=0;
 8001114:	2300      	movs	r3, #0
 8001116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	for(i=0; i<5;i++){
 800111a:	2300      	movs	r3, #0
 800111c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001120:	e016      	b.n	8001150 <ball_estimation+0x50>

		rbget(&sys->Ball_pos,i,&pos);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001128:	f997 102b 	ldrsb.w	r1, [r7, #43]	@ 0x2b
 800112c:	f107 021c 	add.w	r2, r7, #28
 8001130:	4618      	mov	r0, r3
 8001132:	f001 f8b5 	bl	80022a0 <rbget>
		prec+=pos;
 8001136:	edd7 7a07 	vldr	s15, [r7, #28]
 800113a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800113e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001142:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	for(i=0; i<5;i++){
 8001146:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800114a:	3301      	adds	r3, #1
 800114c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001150:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001154:	2b04      	cmp	r3, #4
 8001156:	d9e4      	bls.n	8001122 <ball_estimation+0x22>
	}

	prec /=5; //  mean of the last 5 values of position in the buffer
 8001158:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800115c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001160:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001164:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	rblast(&sys->Ball_pos,&pos_2);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 800116e:	f107 020c 	add.w	r2, r7, #12
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f001 f863 	bl	8002240 <rblast>
	rbget(&sys->Ball_pos, ((&sys->Ball_pos.tail)-1),&pos_1);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f503 70ca 	add.w	r0, r3, #404	@ 0x194
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001186:	3b01      	subs	r3, #1
 8001188:	b25b      	sxtb	r3, r3
 800118a:	f107 0210 	add.w	r2, r7, #16
 800118e:	4619      	mov	r1, r3
 8001190:	f001 f886 	bl	80022a0 <rbget>

	//pos=0.60*pos_2+(1-0.60)*prec; // Poors man Kalman filter
	pos=0.40*pos_2+(1-0.40)*prec;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9de 	bl	8000558 <__aeabi_f2d>
 800119c:	a363      	add	r3, pc, #396	@ (adr r3, 800132c <ball_estimation+0x22c>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff fa31 	bl	8000608 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4614      	mov	r4, r2
 80011ac:	461d      	mov	r5, r3
 80011ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80011b0:	f7ff f9d2 	bl	8000558 <__aeabi_f2d>
 80011b4:	a35f      	add	r3, pc, #380	@ (adr r3, 8001334 <ball_estimation+0x234>)
 80011b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ba:	f7ff fa25 	bl	8000608 <__aeabi_dmul>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4620      	mov	r0, r4
 80011c4:	4629      	mov	r1, r5
 80011c6:	f7ff f869 	bl	800029c <__adddf3>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4610      	mov	r0, r2
 80011d0:	4619      	mov	r1, r3
 80011d2:	f7ff fd11 	bl	8000bf8 <__aeabi_d2f>
 80011d6:	4603      	mov	r3, r0
 80011d8:	61fb      	str	r3, [r7, #28]
	rbpush(&sys->Ball_pos_filtered,pos);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 80011e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e4:	eeb0 0a67 	vmov.f32	s0, s15
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 ffe1 	bl	80021b0 <rbpush>


    rblast(&sys->Ball_vel,&vel);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f203 43bc 	addw	r3, r3, #1212	@ 0x4bc
 80011f4:	f107 0218 	add.w	r2, r7, #24
 80011f8:	4611      	mov	r1, r2
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 f820 	bl	8002240 <rblast>

	vel_est=0.30*vel+(1-0.30)*((pos_2-pos_1)/Read_TS);
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f9a8 	bl	8000558 <__aeabi_f2d>
 8001208:	a34c      	add	r3, pc, #304	@ (adr r3, 800133c <ball_estimation+0x23c>)
 800120a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120e:	f7ff f9fb 	bl	8000608 <__aeabi_dmul>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	4614      	mov	r4, r2
 8001218:	461d      	mov	r5, r3
 800121a:	ed97 7a03 	vldr	s14, [r7, #12]
 800121e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001222:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001226:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001328 <ball_estimation+0x228>
 800122a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800122e:	ee16 0a90 	vmov	r0, s13
 8001232:	f7ff f991 	bl	8000558 <__aeabi_f2d>
 8001236:	a336      	add	r3, pc, #216	@ (adr r3, 8001310 <ball_estimation+0x210>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff f9e4 	bl	8000608 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4620      	mov	r0, r4
 8001246:	4629      	mov	r1, r5
 8001248:	f7ff f828 	bl	800029c <__adddf3>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	f7ff fcd0 	bl	8000bf8 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
    //vel_est=0.80*vel+(1-0.8)*((pos-pos_1)/Read_TS);
	rbpush(&sys->Ball_vel,vel_est);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f203 43bc 	addw	r3, r3, #1212	@ 0x4bc
 8001262:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001266:	4618      	mov	r0, r3
 8001268:	f000 ffa2 	bl	80021b0 <rbpush>


	rblast(&sys->Ball_acc,&acc);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 8001272:	f107 0214 	add.w	r2, r7, #20
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f000 ffe1 	bl	8002240 <rblast>

	rbget(&sys->Ball_vel, (&sys->Ball_vel.tail)-1,&vel);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f203 40bc 	addw	r0, r3, #1212	@ 0x4bc
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f203 43bc 	addw	r3, r3, #1212	@ 0x4bc
 800128a:	3b01      	subs	r3, #1
 800128c:	b25b      	sxtb	r3, r3
 800128e:	f107 0218 	add.w	r2, r7, #24
 8001292:	4619      	mov	r1, r3
 8001294:	f001 f804 	bl	80022a0 <rbget>

	acc_est=0.80*acc+(1+0.8)*((vel_est-vel)/Read_TS);
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f95c 	bl	8000558 <__aeabi_f2d>
 80012a0:	a31d      	add	r3, pc, #116	@ (adr r3, 8001318 <ball_estimation+0x218>)
 80012a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a6:	f7ff f9af 	bl	8000608 <__aeabi_dmul>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4614      	mov	r4, r2
 80012b0:	461d      	mov	r5, r3
 80012b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012b6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012be:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001328 <ball_estimation+0x228>
 80012c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012c6:	ee16 0a90 	vmov	r0, s13
 80012ca:	f7ff f945 	bl	8000558 <__aeabi_f2d>
 80012ce:	a314      	add	r3, pc, #80	@ (adr r3, 8001320 <ball_estimation+0x220>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff f998 	bl	8000608 <__aeabi_dmul>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f7fe ffdc 	bl	800029c <__adddf3>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff fc84 	bl	8000bf8 <__aeabi_d2f>
 80012f0:	4603      	mov	r3, r0
 80012f2:	623b      	str	r3, [r7, #32]

	rbpush(&sys->Ball_acc, acc_est);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 80012fa:	ed97 0a08 	vldr	s0, [r7, #32]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 ff56 	bl	80021b0 <rbpush>



}
 8001304:	bf00      	nop
 8001306:	3730      	adds	r7, #48	@ 0x30
 8001308:	46bd      	mov	sp, r7
 800130a:	bdb0      	pop	{r4, r5, r7, pc}
 800130c:	f3af 8000 	nop.w
 8001310:	66666666 	.word	0x66666666
 8001314:	3fe66666 	.word	0x3fe66666
 8001318:	9999999a 	.word	0x9999999a
 800131c:	3fe99999 	.word	0x3fe99999
 8001320:	cccccccd 	.word	0xcccccccd
 8001324:	3ffccccc 	.word	0x3ffccccc
 8001328:	42dc0000 	.word	0x42dc0000
 800132c:	9999999a 	.word	0x9999999a
 8001330:	3fd99999 	.word	0x3fd99999
 8001334:	33333333 	.word	0x33333333
 8001338:	3fe33333 	.word	0x3fe33333
 800133c:	33333333 	.word	0x33333333
 8001340:	3fd33333 	.word	0x3fd33333
 8001344:	00000000 	.word	0x00000000

08001348 <read_encoder>:


void read_encoder(system_t *sys){
 8001348:	b5b0      	push	{r4, r5, r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

	uint16_t counter ;
	TIM_HandleTypeDef *htim1;
	float displacement;

	htim1=sys->htim_encoder1;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f8d3 37ec 	ldr.w	r3, [r3, #2028]	@ 0x7ec
 8001356:	60fb      	str	r3, [r7, #12]

	 counter = (htim1->Instance->CNT);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135e:	82fb      	strh	r3, [r7, #22]
	    if(counter >= htim1->Instance->ARR){
 8001360:	8afa      	ldrh	r2, [r7, #22]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001368:	429a      	cmp	r2, r3
 800136a:	d309      	bcc.n	8001380 <read_encoder+0x38>
	        counter = (htim1->Instance->ARR-1) - (counter % 1<<16); /* handle underflow */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001372:	b29b      	uxth	r3, r3
 8001374:	3b01      	subs	r3, #1
 8001376:	82fb      	strh	r3, [r7, #22]
	        htim1->Instance->CNT = counter; /* correct cnt value */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	8afa      	ldrh	r2, [r7, #22]
 800137e:	625a      	str	r2, [r3, #36]	@ 0x24
	    }


	    displacement = (float) (2*M_PI*counter/(htim1->Instance->ARR)-offset_encoder);
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8d6 	bl	8000534 <__aeabi_i2d>
 8001388:	a32f      	add	r3, pc, #188	@ (adr r3, 8001448 <read_encoder+0x100>)
 800138a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138e:	f7ff f93b 	bl	8000608 <__aeabi_dmul>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4614      	mov	r4, r2
 8001398:	461d      	mov	r5, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8b7 	bl	8000514 <__aeabi_ui2d>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4620      	mov	r0, r4
 80013ac:	4629      	mov	r1, r5
 80013ae:	f7ff fa55 	bl	800085c <__aeabi_ddiv>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4614      	mov	r4, r2
 80013b8:	461d      	mov	r5, r3
 80013ba:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <read_encoder+0x110>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f8ca 	bl	8000558 <__aeabi_f2d>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4620      	mov	r0, r4
 80013ca:	4629      	mov	r1, r5
 80013cc:	f7fe ff64 	bl	8000298 <__aeabi_dsub>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fc0e 	bl	8000bf8 <__aeabi_d2f>
 80013dc:	4603      	mov	r3, r0
 80013de:	613b      	str	r3, [r7, #16]

	    if(displacement > 2*M_PI){
 80013e0:	6938      	ldr	r0, [r7, #16]
 80013e2:	f7ff f8b9 	bl	8000558 <__aeabi_f2d>
 80013e6:	a318      	add	r3, pc, #96	@ (adr r3, 8001448 <read_encoder+0x100>)
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	f7ff fb9c 	bl	8000b28 <__aeabi_dcmpgt>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <read_encoder+0xb2>
	       	displacement = 2*M_PI; /* clamping */
 80013f6:	4b19      	ldr	r3, [pc, #100]	@ (800145c <read_encoder+0x114>)
 80013f8:	613b      	str	r3, [r7, #16]
	   	}

	    if(displacement > M_PI){
 80013fa:	6938      	ldr	r0, [r7, #16]
 80013fc:	f7ff f8ac 	bl	8000558 <__aeabi_f2d>
 8001400:	a313      	add	r3, pc, #76	@ (adr r3, 8001450 <read_encoder+0x108>)
 8001402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001406:	f7ff fb8f 	bl	8000b28 <__aeabi_dcmpgt>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00f      	beq.n	8001430 <read_encoder+0xe8>
			displacement = displacement - (2*M_PI); // redefining the domain between -PI and +PI
 8001410:	6938      	ldr	r0, [r7, #16]
 8001412:	f7ff f8a1 	bl	8000558 <__aeabi_f2d>
 8001416:	a30c      	add	r3, pc, #48	@ (adr r3, 8001448 <read_encoder+0x100>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7fe ff3c 	bl	8000298 <__aeabi_dsub>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f7ff fbe6 	bl	8000bf8 <__aeabi_d2f>
 800142c:	4603      	mov	r3, r0
 800142e:	613b      	str	r3, [r7, #16]
		}

	    rbpush(&sys->q0,displacement);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	ed97 0a04 	vldr	s0, [r7, #16]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 feba 	bl	80021b0 <rbpush>


}
 800143c:	bf00      	nop
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bdb0      	pop	{r4, r5, r7, pc}
 8001444:	f3af 8000 	nop.w
 8001448:	54442d18 	.word	0x54442d18
 800144c:	401921fb 	.word	0x401921fb
 8001450:	54442d18 	.word	0x54442d18
 8001454:	400921fb 	.word	0x400921fb
 8001458:	20000cf0 	.word	0x20000cf0
 800145c:	40c90fdb 	.word	0x40c90fdb

08001460 <apply_velocity_input>:



void apply_velocity_input(system_t *sys,TIM_HandleTypeDef *htim1){
 8001460:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001464:	b088      	sub	sp, #32
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
    uint32_t f;
    int32_t stepdir;
    uint32_t steps, ARR, CCR;
    uint16_t prescaler1;

    float u=sys->last_pid_out;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	61fb      	str	r3, [r7, #28]


   prescaler1= (uint16_t) 5000;//30000;//12000 ;//8400;
 8001476:	f241 3388 	movw	r3, #5000	@ 0x1388
 800147a:	837b      	strh	r3, [r7, #26]
   f=HAL_RCC_GetPCLK1Freq()*2;
 800147c:	f008 fe50 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 8001480:	4603      	mov	r3, r0
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	617b      	str	r3, [r7, #20]
   //ARR= fabs(u_ref) < 0.01 ? 0:(uint32_t)(RESOLUTION*f/(fabs(u_ref)*16*prescaler1));/// modificato 0.01
   ARR= (uint32_t)(RESOLUTION*f/(fabs(u)*16*prescaler1));
 8001486:	6978      	ldr	r0, [r7, #20]
 8001488:	f7ff f844 	bl	8000514 <__aeabi_ui2d>
 800148c:	a327      	add	r3, pc, #156	@ (adr r3, 800152c <apply_velocity_input+0xcc>)
 800148e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001492:	f7ff f8b9 	bl	8000608 <__aeabi_dmul>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4614      	mov	r4, r2
 800149c:	461d      	mov	r5, r3
 800149e:	edd7 7a07 	vldr	s15, [r7, #28]
 80014a2:	eef0 7ae7 	vabs.f32	s15, s15
 80014a6:	ee17 0a90 	vmov	r0, s15
 80014aa:	f7ff f855 	bl	8000558 <__aeabi_f2d>
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <apply_velocity_input+0xc8>)
 80014b4:	f7ff f8a8 	bl	8000608 <__aeabi_dmul>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	4690      	mov	r8, r2
 80014be:	4699      	mov	r9, r3
 80014c0:	8b7b      	ldrh	r3, [r7, #26]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f836 	bl	8000534 <__aeabi_i2d>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4640      	mov	r0, r8
 80014ce:	4649      	mov	r1, r9
 80014d0:	f7ff f89a 	bl	8000608 <__aeabi_dmul>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4620      	mov	r0, r4
 80014da:	4629      	mov	r1, r5
 80014dc:	f7ff f9be 	bl	800085c <__aeabi_ddiv>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4610      	mov	r0, r2
 80014e6:	4619      	mov	r1, r3
 80014e8:	f7ff fb66 	bl	8000bb8 <__aeabi_d2uiz>
 80014ec:	4603      	mov	r3, r0
 80014ee:	613b      	str	r3, [r7, #16]
   CCR= ARR /2;
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	085b      	lsrs	r3, r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_PRESCALER(htim1, prescaler1);//2625
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	8b7a      	ldrh	r2, [r7, #26]
 80014fc:	629a      	str	r2, [r3, #40]	@ 0x28
   __HAL_TIM_SET_AUTORELOAD(htim1, ARR);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	60da      	str	r2, [r3, #12]
   __HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, CCR);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	635a      	str	r2, [r3, #52]	@ 0x34
   htim1->Instance->EGR = TIM_EGR_UG;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2201      	movs	r2, #1
 800151a:	615a      	str	r2, [r3, #20]


    return;
 800151c:	bf00      	nop

}
 800151e:	3720      	adds	r7, #32
 8001520:	46bd      	mov	sp, r7
 8001522:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001526:	bf00      	nop
 8001528:	40300000 	.word	0x40300000
 800152c:	ae261898 	.word	0xae261898
 8001530:	3fa015be 	.word	0x3fa015be
 8001534:	00000000 	.word	0x00000000

08001538 <PID_controller_position>:

*/



void PID_controller_position(system_t *sys){
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	@ 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]

	  int8_t dir;
	  pid_controller_t *pid_pos;
	  pid_pos=&sys->pid_pos;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f503 63ff 	add.w	r3, r3, #2040	@ 0x7f8
 8001546:	623b      	str	r3, [r7, #32]
	float set_point1,lidar_measure,encoder_measure,alpha, u0,tc0,u_star;
	float vcmi,vcme; //velocità del centro di massa della sfera



	float alfa_star=0;
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]

	//set_point1= (float) (sys->set_point);

	set_point1=100.00;
 800154e:	4b4a      	ldr	r3, [pc, #296]	@ (8001678 <PID_controller_position+0x140>)
 8001550:	61bb      	str	r3, [r7, #24]
	rblast(&sys->q0,&encoder_measure);// rappresenta l'angolo theta
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f107 0208 	add.w	r2, r7, #8
 8001558:	4611      	mov	r1, r2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fe70 	bl	8002240 <rblast>
	//rblast(&sys->Ball_pos_filtered,&lidar_measure);// rappresenta la posizione misurata
	rblast(&sys->Ball_pos,&lidar_measure);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001566:	f107 020c 	add.w	r2, r7, #12
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f000 fe67 	bl	8002240 <rblast>




	//PID_update(pid,set_point1, lidar_measure,T_CONTROL);
	PID_update(pid_pos,set_point1, lidar_measure,T_CONTROL);
 8001572:	edd7 7a03 	vldr	s15, [r7, #12]
 8001576:	ed9f 1a41 	vldr	s2, [pc, #260]	@ 800167c <PID_controller_position+0x144>
 800157a:	eef0 0a67 	vmov.f32	s1, s15
 800157e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001582:	6a38      	ldr	r0, [r7, #32]
 8001584:	f000 fd2c 	bl	8001fe0 <PID_update>

	//u0=pid->out;

	u0=pid_pos->out;
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800158c:	617b      	str	r3, [r7, #20]

    //disp1=u0;

	//u0>0

    if(u0>0){
 800158e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001592:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	dd05      	ble.n	80015a8 <PID_controller_position+0x70>

    	//alfa_star= (u0-30)*(M_PI/64-0)/(400-30);
    	HAL_GPIO_WritePin( DirStepper_GPIO_Port, DirStepper_Pin, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	2102      	movs	r1, #2
 80015a0:	4837      	ldr	r0, [pc, #220]	@ (8001680 <PID_controller_position+0x148>)
 80015a2:	f007 f921 	bl	80087e8 <HAL_GPIO_WritePin>
 80015a6:	e004      	b.n	80015b2 <PID_controller_position+0x7a>
    	//printf(" POS_Alfa %f\n",alfa_star);
    		// fflush(stdout);

    }else{
    	//alfa_star= (u0-30)*(0+M_PI/64)/(400-30)+(-M_PI/64); // 6 400
    	HAL_GPIO_WritePin( DirStepper_GPIO_Port, DirStepper_Pin, GPIO_PIN_RESET);//invertito
 80015a8:	2200      	movs	r2, #0
 80015aa:	2102      	movs	r1, #2
 80015ac:	4834      	ldr	r0, [pc, #208]	@ (8001680 <PID_controller_position+0x148>)
 80015ae:	f007 f91b 	bl	80087e8 <HAL_GPIO_WritePin>
    	    		 //fflush(stdout);

    }

    //u_star=(alfa_star*BEAM_LENGTH)/MOTOR_ARM_LENGTH;
    u_star=u0;
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	613b      	str	r3, [r7, #16]

   // dir = u0 > 0 ?  GPIO_PIN_SET : GPIO_PIN_RESET;
  // HAL_GPIO_WritePin(StepperDir_GPIO_Port, StepperDir_Pin, dir);


    if (fabs(u0-encoder_measure)<0.01){
 80015b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80015be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015c2:	eef0 7ae7 	vabs.f32	s15, s15
 80015c6:	ee17 0a90 	vmov	r0, s15
 80015ca:	f7fe ffc5 	bl	8000558 <__aeabi_f2d>
 80015ce:	a326      	add	r3, pc, #152	@ (adr r3, 8001668 <PID_controller_position+0x130>)
 80015d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d4:	f7ff fa8a 	bl	8000aec <__aeabi_dcmplt>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <PID_controller_position+0xac>
    	tc0= 1000000;
 80015de:	4b29      	ldr	r3, [pc, #164]	@ (8001684 <PID_controller_position+0x14c>)
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80015e2:	e026      	b.n	8001632 <PID_controller_position+0xfa>
    }else{
    //tc0 = sqrtf(2*M_PI*fabs(u0-encoder_measure)/0.9);// 0.9 0.4 0.1  0.2 1.05
    	tc0 = sqrtf(2*M_PI*fabs(u0-encoder_measure)/1.25);
 80015e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80015ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f0:	eef0 7ae7 	vabs.f32	s15, s15
 80015f4:	ee17 0a90 	vmov	r0, s15
 80015f8:	f7fe ffae 	bl	8000558 <__aeabi_f2d>
 80015fc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001670 <PID_controller_position+0x138>)
 80015fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001602:	f7ff f801 	bl	8000608 <__aeabi_dmul>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	4b1d      	ldr	r3, [pc, #116]	@ (8001688 <PID_controller_position+0x150>)
 8001614:	f7ff f922 	bl	800085c <__aeabi_ddiv>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff faea 	bl	8000bf8 <__aeabi_d2f>
 8001624:	4603      	mov	r3, r0
 8001626:	ee00 3a10 	vmov	s0, r3
 800162a:	f00e fd33 	bl	8010094 <sqrtf>
 800162e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    }

    //tc0 = sqrtf(2*M_PI*fabs(u_star-encoder_measure)/1.8);//0.4 0.1  0.2 1.05
     //u0=(u_star-encoder_measure)/tc0;
    u0=(fabs(u0-encoder_measure))/tc0;
 8001632:	edd7 7a02 	vldr	s15, [r7, #8]
 8001636:	ed97 7a05 	vldr	s14, [r7, #20]
 800163a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163e:	eef0 6ae7 	vabs.f32	s13, s15
 8001642:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800164a:	edc7 7a05 	vstr	s15, [r7, #20]

    disp1=u0; //--mostrare uscita cicloidale
 800164e:	4a0f      	ldr	r2, [pc, #60]	@ (800168c <PID_controller_position+0x154>)
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	6013      	str	r3, [r2, #0]


    sys->last_pid_out=u0;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	601a      	str	r2, [r3, #0]
    //uscita pid diretta senza cicloidale

    //disp1=u_star;
    //sys->last_pid_out=u_star;

}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	@ 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	47ae147b 	.word	0x47ae147b
 800166c:	3f847ae1 	.word	0x3f847ae1
 8001670:	54442d18 	.word	0x54442d18
 8001674:	401921fb 	.word	0x401921fb
 8001678:	42c80000 	.word	0x42c80000
 800167c:	3cac0831 	.word	0x3cac0831
 8001680:	40020800 	.word	0x40020800
 8001684:	49742400 	.word	0x49742400
 8001688:	3ff40000 	.word	0x3ff40000
 800168c:	20000efc 	.word	0x20000efc

08001690 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001698:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800169c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d013      	beq.n	80016d0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80016a8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016ac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80016b0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d00b      	beq.n	80016d0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80016b8:	e000      	b.n	80016bc <ITM_SendChar+0x2c>
    {
      __NOP();
 80016ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80016bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f9      	beq.n	80016ba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80016c6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80016d0:	687b      	ldr	r3, [r7, #4]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b5b0      	push	{r4, r5, r7, lr}
 80016e2:	b09e      	sub	sp, #120	@ 0x78
 80016e4:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 HAL_Init();
 80016e6:	f006 fd53 	bl	8008190 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ea:	f000 f8fb 	bl	80018e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ee:	f000 fae1 	bl	8001cb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016f2:	f000 fab5 	bl	8001c60 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80016f6:	f000 f95f 	bl	80019b8 <MX_I2C1_Init>
  MX_TIM10_Init();
 80016fa:	f000 fa8d 	bl	8001c18 <MX_TIM10_Init>
  MX_TIM3_Init();
 80016fe:	f000 fa37 	bl	8001b70 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001702:	f000 f9dd 	bl	8001ac0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001706:	f000 f985 	bl	8001a14 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
 // lidar_init(dir_s1);

  system_init( &sys , DIR_S,Read_TS, &htim3,&htim2,&htim1, pid_pos);
 800170a:	4b5c      	ldr	r3, [pc, #368]	@ (800187c <main+0x19c>)
 800170c:	ac02      	add	r4, sp, #8
 800170e:	461d      	mov	r5, r3
 8001710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800171a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800171c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001720:	e884 0003 	stmia.w	r4, {r0, r1}
 8001724:	4b56      	ldr	r3, [pc, #344]	@ (8001880 <main+0x1a0>)
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	4b56      	ldr	r3, [pc, #344]	@ (8001884 <main+0x1a4>)
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	4b56      	ldr	r3, [pc, #344]	@ (8001888 <main+0x1a8>)
 800172e:	226e      	movs	r2, #110	@ 0x6e
 8001730:	2152      	movs	r1, #82	@ 0x52
 8001732:	4856      	ldr	r0, [pc, #344]	@ (800188c <main+0x1ac>)
 8001734:	f7ff fca5 	bl	8001082 <system_init>
  //HAL_TIM_Base_Start_IT(&htim1); // Start the encoder reading timer
  HAL_TIM_Base_Start_IT(&htim3);
 8001738:	4853      	ldr	r0, [pc, #332]	@ (8001888 <main+0x1a8>)
 800173a:	f008 fd69 	bl	800a210 <HAL_TIM_Base_Start_IT>
  setupReadingTimer(&htim10); // Start the  encoder sampling timer
 800173e:	4854      	ldr	r0, [pc, #336]	@ (8001890 <main+0x1b0>)
 8001740:	f7ff fc82 	bl	8001048 <setupReadingTimer>

  /* start PWM */
    if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK){
 8001744:	2100      	movs	r1, #0
 8001746:	484f      	ldr	r0, [pc, #316]	@ (8001884 <main+0x1a4>)
 8001748:	f008 fe14 	bl	800a374 <HAL_TIM_PWM_Start>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <main+0x76>
        HardFault_Handler();
 8001752:	f000 ffef 	bl	8002734 <HardFault_Handler>
    }
  HAL_Delay(100);
 8001756:	2064      	movs	r0, #100	@ 0x64
 8001758:	f006 fd8c 	bl	8008274 <HAL_Delay>
  startMeasurement();
 800175c:	f006 fac8 	bl	8007cf0 <startMeasurement>




  pid_controller_t pid_pos;
  PID_init(&sys.pid_pos,KP,KI,KD,TAU,1);
 8001760:	4b4c      	ldr	r3, [pc, #304]	@ (8001894 <main+0x1b4>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	4b4c      	ldr	r3, [pc, #304]	@ (8001898 <main+0x1b8>)
 8001768:	ed93 7a00 	vldr	s14, [r3]
 800176c:	4b4b      	ldr	r3, [pc, #300]	@ (800189c <main+0x1bc>)
 800176e:	edd3 6a00 	vldr	s13, [r3]
 8001772:	4b4b      	ldr	r3, [pc, #300]	@ (80018a0 <main+0x1c0>)
 8001774:	ed93 6a00 	vldr	s12, [r3]
 8001778:	2101      	movs	r1, #1
 800177a:	eef0 1a46 	vmov.f32	s3, s12
 800177e:	eeb0 1a66 	vmov.f32	s2, s13
 8001782:	eef0 0a47 	vmov.f32	s1, s14
 8001786:	eeb0 0a67 	vmov.f32	s0, s15
 800178a:	4846      	ldr	r0, [pc, #280]	@ (80018a4 <main+0x1c4>)
 800178c:	f000 fbc6 	bl	8001f1c <PID_init>

  set_limit(&sys.pid_pos,-400,400,-60,60); //50
 8001790:	eddf 1a45 	vldr	s3, [pc, #276]	@ 80018a8 <main+0x1c8>
 8001794:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 80018ac <main+0x1cc>
 8001798:	eddf 0a45 	vldr	s1, [pc, #276]	@ 80018b0 <main+0x1d0>
 800179c:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 80018b4 <main+0x1d4>
 80017a0:	4840      	ldr	r0, [pc, #256]	@ (80018a4 <main+0x1c4>)
 80017a2:	f000 fbfe 	bl	8001fa2 <set_limit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  set_parameters(&sys.pid_pos, KP, KI, KD, TAU);
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <main+0x1b4>)
 80017a8:	edd3 7a00 	vldr	s15, [r3]
 80017ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001898 <main+0x1b8>)
 80017ae:	ed93 7a00 	vldr	s14, [r3]
 80017b2:	4b3a      	ldr	r3, [pc, #232]	@ (800189c <main+0x1bc>)
 80017b4:	edd3 6a00 	vldr	s13, [r3]
 80017b8:	4b39      	ldr	r3, [pc, #228]	@ (80018a0 <main+0x1c0>)
 80017ba:	ed93 6a00 	vldr	s12, [r3]
 80017be:	eef0 1a46 	vmov.f32	s3, s12
 80017c2:	eeb0 1a66 	vmov.f32	s2, s13
 80017c6:	eef0 0a47 	vmov.f32	s1, s14
 80017ca:	eeb0 0a67 	vmov.f32	s0, s15
 80017ce:	4835      	ldr	r0, [pc, #212]	@ (80018a4 <main+0x1c4>)
 80017d0:	f000 fcce 	bl	8002170 <set_parameters>

      ready=0;
 80017d4:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <main+0x1d8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]

     // NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
	  millimeter =getRangeData();
 80017da:	f006 fa95 	bl	8007d08 <getRangeData>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b36      	ldr	r3, [pc, #216]	@ (80018bc <main+0x1dc>)
 80017e4:	801a      	strh	r2, [r3, #0]
      distance=(float) millimeter;
 80017e6:	4b35      	ldr	r3, [pc, #212]	@ (80018bc <main+0x1dc>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017f2:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <main+0x1e0>)
 80017f4:	edc3 7a00 	vstr	s15, [r3]
	 printf(" DISTNCE %f\n",distance);
 80017f8:	4b31      	ldr	r3, [pc, #196]	@ (80018c0 <main+0x1e0>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe feab 	bl	8000558 <__aeabi_f2d>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	482f      	ldr	r0, [pc, #188]	@ (80018c4 <main+0x1e4>)
 8001808:	f00b f89a 	bl	800c940 <iprintf>
	 fflush(stdout);
 800180c:	4b2e      	ldr	r3, [pc, #184]	@ (80018c8 <main+0x1e8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	4618      	mov	r0, r3
 8001814:	f00a ffbe 	bl	800c794 <fflush>
	 //NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);

	 if(!isFirstReading==0){
 8001818:	4b2c      	ldr	r3, [pc, #176]	@ (80018cc <main+0x1ec>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d017      	beq.n	8001850 <main+0x170>
		 rblast(&sys.Ball_pos,&lastreading);
 8001820:	492b      	ldr	r1, [pc, #172]	@ (80018d0 <main+0x1f0>)
 8001822:	482c      	ldr	r0, [pc, #176]	@ (80018d4 <main+0x1f4>)
 8001824:	f000 fd0c 	bl	8002240 <rblast>
		 if(!(lastreading==distance)){
 8001828:	4b29      	ldr	r3, [pc, #164]	@ (80018d0 <main+0x1f0>)
 800182a:	ed93 7a00 	vldr	s14, [r3]
 800182e:	4b24      	ldr	r3, [pc, #144]	@ (80018c0 <main+0x1e0>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	eeb4 7a67 	vcmp.f32	s14, s15
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d00b      	beq.n	8001856 <main+0x176>
			 rbpush(&sys.Ball_pos, distance); // questo metodo non funziona perche satura la velocità ad un valore fisso
 800183e:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <main+0x1e0>)
 8001840:	edd3 7a00 	vldr	s15, [r3]
 8001844:	eeb0 0a67 	vmov.f32	s0, s15
 8001848:	4822      	ldr	r0, [pc, #136]	@ (80018d4 <main+0x1f4>)
 800184a:	f000 fcb1 	bl	80021b0 <rbpush>
 800184e:	e002      	b.n	8001856 <main+0x176>
		 }

	 }else{
		 isFirstReading=1;// evita d'inserire nel buffer il primo valore che proviene dal sensore poich è sempre errato
 8001850:	4b1e      	ldr	r3, [pc, #120]	@ (80018cc <main+0x1ec>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]

	 }
     ball_estimation(&sys);
 8001856:	480d      	ldr	r0, [pc, #52]	@ (800188c <main+0x1ac>)
 8001858:	f7ff fc52 	bl	8001100 <ball_estimation>


     // display purpose
     rblast(&sys.Ball_pos_filtered,&filteredpos);
 800185c:	491e      	ldr	r1, [pc, #120]	@ (80018d8 <main+0x1f8>)
 800185e:	481f      	ldr	r0, [pc, #124]	@ (80018dc <main+0x1fc>)
 8001860:	f000 fcee 	bl	8002240 <rblast>

     filteredpos=filteredpos;
 8001864:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <main+0x1f8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a1b      	ldr	r2, [pc, #108]	@ (80018d8 <main+0x1f8>)
 800186a:	6013      	str	r3, [r2, #0]

     error=sys.pid_pos.prev_err;
 800186c:	4b07      	ldr	r3, [pc, #28]	@ (800188c <main+0x1ac>)
 800186e:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1a      	ldr	r2, [pc, #104]	@ (80018e0 <main+0x200>)
 8001876:	6013      	str	r3, [r2, #0]
  {
 8001878:	e795      	b.n	80017a6 <main+0xc6>
 800187a:	bf00      	nop
 800187c:	20000eb4 	.word	0x20000eb4
 8001880:	20000d4c 	.word	0x20000d4c
 8001884:	20000d94 	.word	0x20000d94
 8001888:	20000ddc 	.word	0x20000ddc
 800188c:	200004c0 	.word	0x200004c0
 8001890:	20000e24 	.word	0x20000e24
 8001894:	20000000 	.word	0x20000000
 8001898:	20000f14 	.word	0x20000f14
 800189c:	20000004 	.word	0x20000004
 80018a0:	20000008 	.word	0x20000008
 80018a4:	20000cb8 	.word	0x20000cb8
 80018a8:	42700000 	.word	0x42700000
 80018ac:	c2700000 	.word	0xc2700000
 80018b0:	43c80000 	.word	0x43c80000
 80018b4:	c3c80000 	.word	0xc3c80000
 80018b8:	200004bc 	.word	0x200004bc
 80018bc:	20000eec 	.word	0x20000eec
 80018c0:	20000cf4 	.word	0x20000cf4
 80018c4:	080100f0 	.word	0x080100f0
 80018c8:	200002e4 	.word	0x200002e4
 80018cc:	20000ef4 	.word	0x20000ef4
 80018d0:	20000ef8 	.word	0x20000ef8
 80018d4:	20000654 	.word	0x20000654
 80018d8:	20000ef0 	.word	0x20000ef0
 80018dc:	200007e8 	.word	0x200007e8
 80018e0:	20000f00 	.word	0x20000f00

080018e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b094      	sub	sp, #80	@ 0x50
 80018e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ea:	f107 0320 	add.w	r3, r7, #32
 80018ee:	2230      	movs	r2, #48	@ 0x30
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f00b f899 	bl	800ca2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001908:	2300      	movs	r3, #0
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	4b28      	ldr	r3, [pc, #160]	@ (80019b0 <SystemClock_Config+0xcc>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	4a27      	ldr	r2, [pc, #156]	@ (80019b0 <SystemClock_Config+0xcc>)
 8001912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001916:	6413      	str	r3, [r2, #64]	@ 0x40
 8001918:	4b25      	ldr	r3, [pc, #148]	@ (80019b0 <SystemClock_Config+0xcc>)
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001924:	2300      	movs	r3, #0
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	4b22      	ldr	r3, [pc, #136]	@ (80019b4 <SystemClock_Config+0xd0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a21      	ldr	r2, [pc, #132]	@ (80019b4 <SystemClock_Config+0xd0>)
 800192e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	4b1f      	ldr	r3, [pc, #124]	@ (80019b4 <SystemClock_Config+0xd0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001940:	2302      	movs	r3, #2
 8001942:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001944:	2301      	movs	r3, #1
 8001946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001948:	2310      	movs	r3, #16
 800194a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800194c:	2302      	movs	r3, #2
 800194e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001950:	2300      	movs	r3, #0
 8001952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001954:	2310      	movs	r3, #16
 8001956:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001958:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800195c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800195e:	2304      	movs	r3, #4
 8001960:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001962:	2304      	movs	r3, #4
 8001964:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	4618      	mov	r0, r3
 800196c:	f007 ff68 	bl	8009840 <HAL_RCC_OscConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001976:	f000 facb 	bl	8001f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800197a:	230f      	movs	r3, #15
 800197c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800197e:	2302      	movs	r3, #2
 8001980:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001986:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800198a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	2102      	movs	r1, #2
 8001996:	4618      	mov	r0, r3
 8001998:	f008 f9ca 	bl	8009d30 <HAL_RCC_ClockConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019a2:	f000 fab5 	bl	8001f10 <Error_Handler>
  }
}
 80019a6:	bf00      	nop
 80019a8:	3750      	adds	r7, #80	@ 0x50
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40007000 	.word	0x40007000

080019b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019bc:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019be:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <MX_I2C1_Init+0x54>)
 80019c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019c2:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019c4:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <MX_I2C1_Init+0x58>)
 80019c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019de:	2200      	movs	r2, #0
 80019e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019e2:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019e8:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019f4:	4804      	ldr	r0, [pc, #16]	@ (8001a08 <MX_I2C1_Init+0x50>)
 80019f6:	f006 ff29 	bl	800884c <HAL_I2C_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a00:	f000 fa86 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000cf8 	.word	0x20000cf8
 8001a0c:	40005400 	.word	0x40005400
 8001a10:	000186a0 	.word	0x000186a0

08001a14 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a1a:	f107 0310 	add.w	r3, r7, #16
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a24:	463b      	mov	r3, r7
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a30:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a32:	4a22      	ldr	r2, [pc, #136]	@ (8001abc <MX_TIM1_Init+0xa8>)
 8001a34:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001a36:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a38:	2247      	movs	r2, #71	@ 0x47
 8001a3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a42:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a56:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a5c:	4816      	ldr	r0, [pc, #88]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a5e:	f008 fd39 	bl	800a4d4 <HAL_TIM_IC_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a68:	f000 fa52 	bl	8001f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4619      	mov	r1, r3
 8001a7a:	480f      	ldr	r0, [pc, #60]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001a7c:	f009 fc2c 	bl	800b2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a86:	f000 fa43 	bl	8001f10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_TIM1_Init+0xa4>)
 8001aa2:	f008 fefc 	bl	800a89e <HAL_TIM_IC_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001aac:	f000 fa30 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000d4c 	.word	0x20000d4c
 8001abc:	40010000 	.word	0x40010000

08001ac0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08a      	sub	sp, #40	@ 0x28
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac6:	f107 0320 	add.w	r3, r7, #32
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	611a      	str	r2, [r3, #16]
 8001ade:	615a      	str	r2, [r3, #20]
 8001ae0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ae2:	4b22      	ldr	r3, [pc, #136]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001ae4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ae8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001aea:	4b20      	ldr	r3, [pc, #128]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001af6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001af8:	f04f 32ff 	mov.w	r2, #4294967295
 8001afc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001afe:	4b1b      	ldr	r3, [pc, #108]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b04:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b0a:	4818      	ldr	r0, [pc, #96]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b0c:	f008 fbe2 	bl	800a2d4 <HAL_TIM_PWM_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b16:	f000 f9fb 	bl	8001f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b22:	f107 0320 	add.w	r3, r7, #32
 8001b26:	4619      	mov	r1, r3
 8001b28:	4810      	ldr	r0, [pc, #64]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b2a:	f009 fbd5 	bl	800b2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b34:	f000 f9ec 	bl	8001f10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b38:	2360      	movs	r3, #96	@ 0x60
 8001b3a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b50:	f008 ff42 	bl	800a9d8 <HAL_TIM_PWM_ConfigChannel>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001b5a:	f000 f9d9 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b5e:	4803      	ldr	r0, [pc, #12]	@ (8001b6c <MX_TIM2_Init+0xac>)
 8001b60:	f000 fd64 	bl	800262c <HAL_TIM_MspPostInit>

}
 8001b64:	bf00      	nop
 8001b66:	3728      	adds	r7, #40	@ 0x28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000d94 	.word	0x20000d94

08001b70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08c      	sub	sp, #48	@ 0x30
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	2224      	movs	r2, #36	@ 0x24
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f00a ff53 	bl	800ca2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b8c:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001b8e:	4a21      	ldr	r2, [pc, #132]	@ (8001c14 <MX_TIM3_Init+0xa4>)
 8001b90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b92:	4b1f      	ldr	r3, [pc, #124]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b98:	4b1d      	ldr	r3, [pc, #116]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000;
 8001b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001ba0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001ba4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bac:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	4619      	mov	r1, r3
 8001bdc:	480c      	ldr	r0, [pc, #48]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001bde:	f008 fcc8 	bl	800a572 <HAL_TIM_Encoder_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001be8:	f000 f992 	bl	8001f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <MX_TIM3_Init+0xa0>)
 8001bfa:	f009 fb6d 	bl	800b2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c04:	f000 f984 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c08:	bf00      	nop
 8001c0a:	3730      	adds	r7, #48	@ 0x30
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000ddc 	.word	0x20000ddc
 8001c14:	40000400 	.word	0x40000400

08001c18 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c5c <MX_TIM10_Init+0x44>)
 8001c20:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001c22:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c28:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c34:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_TIM10_Init+0x40>)
 8001c44:	f008 fa94 	bl	800a170 <HAL_TIM_Base_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001c4e:	f000 f95f 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000e24 	.word	0x20000e24
 8001c5c:	40014400 	.word	0x40014400

08001c60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c64:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c66:	4a12      	ldr	r2, [pc, #72]	@ (8001cb0 <MX_USART2_UART_Init+0x50>)
 8001c68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c72:	4b0e      	ldr	r3, [pc, #56]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c78:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c84:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c86:	220c      	movs	r2, #12
 8001c88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8a:	4b08      	ldr	r3, [pc, #32]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c98:	f009 fba0 	bl	800b3dc <HAL_UART_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ca2:	f000 f935 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000e6c 	.word	0x20000e6c
 8001cb0:	40004400 	.word	0x40004400

08001cb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
 8001cc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	4b43      	ldr	r3, [pc, #268]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a42      	ldr	r2, [pc, #264]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b40      	ldr	r3, [pc, #256]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	4b3c      	ldr	r3, [pc, #240]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a3b      	ldr	r2, [pc, #236]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b39      	ldr	r3, [pc, #228]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	4b35      	ldr	r3, [pc, #212]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a34      	ldr	r2, [pc, #208]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b32      	ldr	r3, [pc, #200]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
 8001d22:	4b2e      	ldr	r3, [pc, #184]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	4a2d      	ldr	r2, [pc, #180]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ddc <MX_GPIO_Init+0x128>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	607b      	str	r3, [r7, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|DirStepper_Pin, GPIO_PIN_RESET);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2103      	movs	r1, #3
 8001d3e:	4828      	ldr	r0, [pc, #160]	@ (8001de0 <MX_GPIO_Init+0x12c>)
 8001d40:	f006 fd52 	bl	80087e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Trigger_Pin, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001d4a:	4826      	ldr	r0, [pc, #152]	@ (8001de4 <MX_GPIO_Init+0x130>)
 8001d4c:	f006 fd4c 	bl	80087e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d56:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	481e      	ldr	r0, [pc, #120]	@ (8001de0 <MX_GPIO_Init+0x12c>)
 8001d68:	f006 fbba 	bl	80084e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	4619      	mov	r1, r3
 8001d82:	4817      	ldr	r0, [pc, #92]	@ (8001de0 <MX_GPIO_Init+0x12c>)
 8001d84:	f006 fbac 	bl	80084e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DirStepper_Pin */
  GPIO_InitStruct.Pin = DirStepper_Pin;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DirStepper_GPIO_Port, &GPIO_InitStruct);
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4810      	ldr	r0, [pc, #64]	@ (8001de0 <MX_GPIO_Init+0x12c>)
 8001da0:	f006 fb9e 	bl	80084e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Trigger_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Trigger_Pin;
 8001da4:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001daa:	2301      	movs	r3, #1
 8001dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db6:	f107 0314 	add.w	r3, r7, #20
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4809      	ldr	r0, [pc, #36]	@ (8001de4 <MX_GPIO_Init+0x130>)
 8001dbe:	f006 fb8f 	bl	80084e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2028      	movs	r0, #40	@ 0x28
 8001dc8:	f006 fb53 	bl	8008472 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dcc:	2028      	movs	r0, #40	@ 0x28
 8001dce:	f006 fb6c 	bl	80084aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	@ 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020800 	.word	0x40020800
 8001de4:	40020000 	.word	0x40020000

08001de8 <__io_putchar>:

/* USER CODE BEGIN 4 */


int __io_putchar(int ch) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fc4c 	bl	8001690 <ITM_SendChar>
    return ch;
 8001df8:	687b      	ldr	r3, [r7, #4]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <HAL_TIM_IC_CaptureCallback>:
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
}


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7f1b      	ldrb	r3, [r3, #28]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d16e      	bne.n	8001ef2 <HAL_TIM_IC_CaptureCallback+0xee>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8001e14:	4b39      	ldr	r3, [pc, #228]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d11a      	bne.n	8001e52 <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f008 fe9c 	bl	800ab5c <HAL_TIM_ReadCapturedValue>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4a36      	ldr	r2, [pc, #216]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001e28:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001e2a:	4b34      	ldr	r3, [pc, #208]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6a1a      	ldr	r2, [r3, #32]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f022 020a 	bic.w	r2, r2, #10
 8001e3e:	621a      	str	r2, [r3, #32]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6a1a      	ldr	r2, [r3, #32]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0202 	orr.w	r2, r2, #2
 8001e4e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
			//__HAL_TIM_DISABLE_IT(htim, TIM_CHANNEL_1);
		}
	}
}
 8001e50:	e04f      	b.n	8001ef2 <HAL_TIM_IC_CaptureCallback+0xee>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001e52:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d14b      	bne.n	8001ef2 <HAL_TIM_IC_CaptureCallback+0xee>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f008 fe7d 	bl	800ab5c <HAL_TIM_ReadCapturedValue>
 8001e62:	4603      	mov	r3, r0
 8001e64:	4a27      	ldr	r2, [pc, #156]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001e66:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1)
 8001e70:	4b24      	ldr	r3, [pc, #144]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b22      	ldr	r3, [pc, #136]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d90c      	bls.n	8001e96 <HAL_TIM_IC_CaptureCallback+0x92>
				Difference = IC_Val2-IC_Val1;
 8001e7c:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b1f      	ldr	r3, [pc, #124]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	ee07 3a90 	vmov	s15, r3
 8001e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001e90:	edc3 7a00 	vstr	s15, [r3]
 8001e94:	e014      	b.n	8001ec0 <HAL_TIM_IC_CaptureCallback+0xbc>
			else if (IC_Val1 > IC_Val2)
 8001e96:	4b1a      	ldr	r3, [pc, #104]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d90e      	bls.n	8001ec0 <HAL_TIM_IC_CaptureCallback+0xbc>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001ea2:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b16      	ldr	r3, [pc, #88]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001eb0:	33ff      	adds	r3, #255	@ 0xff
 8001eb2:	ee07 3a90 	vmov	s15, r3
 8001eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eba:	4b13      	ldr	r3, [pc, #76]	@ (8001f08 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001ebc:	edc3 7a00 	vstr	s15, [r3]
			Is_First_Captured = 0; // set it back to false
 8001ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a1a      	ldr	r2, [r3, #32]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 020a 	bic.w	r2, r2, #10
 8001ed4:	621a      	str	r2, [r3, #32]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6a12      	ldr	r2, [r2, #32]
 8001ee0:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <HAL_TIM_IC_CaptureCallback+0x108>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <HAL_TIM_IC_CaptureCallback+0x108>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0202 	bic.w	r2, r2, #2
 8001ef0:	60da      	str	r2, [r3, #12]
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000f10 	.word	0x20000f10
 8001f00:	20000f04 	.word	0x20000f04
 8001f04:	20000f08 	.word	0x20000f08
 8001f08:	20000f0c 	.word	0x20000f0c
 8001f0c:	20000d4c 	.word	0x20000d4c

08001f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f14:	b672      	cpsid	i
}
 8001f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <Error_Handler+0x8>

08001f1c <PID_init>:

*/



int PID_init(pid_controller_t *pid, float KP,float KI, float KD, float tau,int Controller_type){
 8001f1c:	b480      	push	{r7}
 8001f1e:	b087      	sub	sp, #28
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6178      	str	r0, [r7, #20]
 8001f24:	ed87 0a04 	vstr	s0, [r7, #16]
 8001f28:	edc7 0a03 	vstr	s1, [r7, #12]
 8001f2c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001f30:	edc7 1a01 	vstr	s3, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]


	pid->type=Controller_type;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	601a      	str	r2, [r3, #0]
	pid->Kp= KP;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	605a      	str	r2, [r3, #4]
	pid->Ki=KI;
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	609a      	str	r2, [r3, #8]
	pid->Kd=KD;
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
	pid->tau=tau;
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	611a      	str	r2, [r3, #16]

	pid->integrator=0.f;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f04f 0200 	mov.w	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
	pid->derivative=0.f;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f04f 0200 	mov.w	r2, #0
 8001f62:	621a      	str	r2, [r3, #32]
	pid->prev_err=0.f;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]

	pid->out=0.f;
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	635a      	str	r2, [r3, #52]	@ 0x34


	/*NB the limit must be set using the proper method */
	pid->lim_out_min=0.f;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->lim_out_max=0.f;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28

	pid->lim_integ_min=0.f;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->lim_integ_max=0.f;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	631a      	str	r2, [r3, #48]	@ 0x30




	return 0;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <set_limit>:
- float lim_out_max;
- float lim_integ_min;
- float lim_integ_max ;

*/
int set_limit(pid_controller_t *pid, float lim_out_min, float lim_out_max, float lim_integ_min,float lim_integ_max ){
 8001fa2:	b480      	push	{r7}
 8001fa4:	b087      	sub	sp, #28
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6178      	str	r0, [r7, #20]
 8001faa:	ed87 0a04 	vstr	s0, [r7, #16]
 8001fae:	edc7 0a03 	vstr	s1, [r7, #12]
 8001fb2:	ed87 1a02 	vstr	s2, [r7, #8]
 8001fb6:	edc7 1a01 	vstr	s3, [r7, #4]

	pid->lim_out_min=lim_out_min;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->lim_out_max=lim_out_max;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	629a      	str	r2, [r3, #40]	@ 0x28

	pid->lim_integ_min=lim_integ_min;
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->lim_integ_max=lim_integ_max;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	631a      	str	r2, [r3, #48]	@ 0x30


	return 0;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <PID_update>:





int PID_update(pid_controller_t *pid, float set_point , float measure, float T_C){
 8001fe0:	b480      	push	{r7}
 8001fe2:	b089      	sub	sp, #36	@ 0x24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fec:	edc7 0a01 	vstr	s1, [r7, #4]
 8001ff0:	ed87 1a00 	vstr	s2, [r7]

	float u=0.f;
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
	float error=0.f;
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	61bb      	str	r3, [r7, #24]
	float proportional=0.f;
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	617b      	str	r3, [r7, #20]


    /* calculate the error*/
	error=set_point-measure;
 8002006:	ed97 7a02 	vldr	s14, [r7, #8]
 800200a:	edd7 7a01 	vldr	s15, [r7, #4]
 800200e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002012:	edc7 7a06 	vstr	s15, [r7, #24]



	/* proportional contribute*/

	proportional= pid->Kp*error;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	edd3 7a01 	vldr	s15, [r3, #4]
 800201c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002024:	edc7 7a05 	vstr	s15, [r7, #20]

	/*integral contribute*/

	pid->integrator=pid->integrator+0.5f*pid->Ki*T_C*(error-pid->prev_err);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	ed93 7a07 	vldr	s14, [r3, #28]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	edd3 7a02 	vldr	s15, [r3, #8]
 8002034:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002038:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800203c:	edd7 7a00 	vldr	s15, [r7]
 8002040:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	edd3 7a05 	vldr	s15, [r3, #20]
 800204a:	ed97 6a06 	vldr	s12, [r7, #24]
 800204e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002052:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002056:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	edc3 7a07 	vstr	s15, [r3, #28]



	/* derivative contribute*/

	pid->derivative=-(2.0f*pid->Kd*(measure-pid->prev_meas) +(2.0f*pid->tau - T_C)*pid->derivative)/(2.0f*pid->tau + T_C);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	edd3 7a03 	vldr	s15, [r3, #12]
 8002066:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002070:	edd7 6a01 	vldr	s13, [r7, #4]
 8002074:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002082:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002086:	edd7 7a00 	vldr	s15, [r7]
 800208a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	edd3 7a08 	vldr	s15, [r3, #32]
 8002094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209c:	eef1 6a67 	vneg.f32	s13, s15
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80020a6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80020aa:	edd7 7a00 	vldr	s15, [r7]
 80020ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	edc3 7a08 	vstr	s15, [r3, #32]
	//pid->derivative=pid->Kd*(measure-pid->prev_meas);

	/* try of anti wind-up*/

	if(pid->integrator > pid->lim_integ_max){
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	ed93 7a07 	vldr	s14, [r3, #28]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80020c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d0:	dd04      	ble.n	80020dc <PID_update+0xfc>

		pid->integrator=pid->lim_integ_max;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	61da      	str	r2, [r3, #28]
 80020da:	e00e      	b.n	80020fa <PID_update+0x11a>

	}else if(pid->integrator < pid->lim_integ_min)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	ed93 7a07 	vldr	s14, [r3, #28]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80020e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d503      	bpl.n	80020fa <PID_update+0x11a>
	{
		pid->integrator=pid->lim_integ_min;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	61da      	str	r2, [r3, #28]
	}

   pid->out= proportional + pid->integrator + pid->derivative;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002100:	edd7 7a05 	vldr	s15, [r7, #20]
 8002104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	edd3 7a08 	vldr	s15, [r3, #32]
 800210e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

   if (pid->out > pid->lim_out_max) {
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002124:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212c:	dd04      	ble.n	8002138 <PID_update+0x158>

         pid->out = pid->lim_out_max;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	635a      	str	r2, [r3, #52]	@ 0x34
 8002136:	e00e      	b.n	8002156 <PID_update+0x176>

     } else if (pid->out < pid->lim_out_min) {
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214c:	d503      	bpl.n	8002156 <PID_update+0x176>

         pid->out = pid->lim_out_min;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	635a      	str	r2, [r3, #52]	@ 0x34

     }


	pid->prev_err=error;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	615a      	str	r2, [r3, #20]
    pid->prev_meas=measure;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	619a      	str	r2, [r3, #24]

		return 0;
 8002162:	2300      	movs	r3, #0


	}
 8002164:	4618      	mov	r0, r3
 8002166:	3724      	adds	r7, #36	@ 0x24
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <set_parameters>:

int set_parameters(pid_controller_t *pid, float Kp, float Ki, float Kd, float tau){
 8002170:	b480      	push	{r7}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6178      	str	r0, [r7, #20]
 8002178:	ed87 0a04 	vstr	s0, [r7, #16]
 800217c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002180:	ed87 1a02 	vstr	s2, [r7, #8]
 8002184:	edc7 1a01 	vstr	s3, [r7, #4]


	    pid->Kp= Kp;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	605a      	str	r2, [r3, #4]
		pid->Ki=Ki;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	609a      	str	r2, [r3, #8]
		pid->Kd=Kd;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	60da      	str	r2, [r3, #12]
		pid->tau=tau;
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	611a      	str	r2, [r3, #16]

return 0;
 80021a0:	2300      	movs	r3, #0

}
 80021a2:	4618      	mov	r0, r3
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <rbpush>:
- rbelement_t data: value that will be pushed in the ring buffer;
@outputs: 
- rberror_t: whether the push operation was completed. By the nature of the circular buffer: if the buffer is full then the oldest value will be overwritten.
@#
*/
rberror_t rbpush(ringbuffer_t *buffer, rbelement_t data){
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	ed87 0a00 	vstr	s0, [r7]
    buffer->buffer[buffer->tail] = data;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	3304      	adds	r3, #4
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	601a      	str	r2, [r3, #0]
    buffer->tail++;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	701a      	strb	r2, [r3, #0]
    buffer->tail %= RBUF_SZ; /* avoid that tail goes outside the boundaries of the buffer */
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4a17      	ldr	r2, [pc, #92]	@ (800223c <rbpush+0x8c>)
 80021de:	fba2 1203 	umull	r1, r2, r2, r3
 80021e2:	0952      	lsrs	r2, r2, #5
 80021e4:	2164      	movs	r1, #100	@ 0x64
 80021e6:	fb01 f202 	mul.w	r2, r1, r2
 80021ea:	1a9b      	subs	r3, r3, r2
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	701a      	strb	r2, [r3, #0]
    /* the buffer can only hold RBUF_SZ elements, so old ones will be overwritten */
    if(buffer->length == RBUF_SZ){
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	789b      	ldrb	r3, [r3, #2]
 80021f6:	2b64      	cmp	r3, #100	@ 0x64
 80021f8:	d113      	bne.n	8002222 <rbpush+0x72>
        /* overwriting data: also move head forward */
        buffer->head++;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	785b      	ldrb	r3, [r3, #1]
 80021fe:	3301      	adds	r3, #1
 8002200:	b2da      	uxtb	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	705a      	strb	r2, [r3, #1]
        buffer->head %= RBUF_SZ; /* avoid that head goes outside the boundaries of the buffer */
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	785b      	ldrb	r3, [r3, #1]
 800220a:	4a0c      	ldr	r2, [pc, #48]	@ (800223c <rbpush+0x8c>)
 800220c:	fba2 1203 	umull	r1, r2, r2, r3
 8002210:	0952      	lsrs	r2, r2, #5
 8002212:	2164      	movs	r1, #100	@ 0x64
 8002214:	fb01 f202 	mul.w	r2, r1, r2
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	b2da      	uxtb	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	705a      	strb	r2, [r3, #1]
 8002220:	e005      	b.n	800222e <rbpush+0x7e>
    }else{
        buffer->length++;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	789b      	ldrb	r3, [r3, #2]
 8002226:	3301      	adds	r3, #1
 8002228:	b2da      	uxtb	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	709a      	strb	r2, [r3, #2]
    }
    return 1;
 800222e:	2301      	movs	r3, #1
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	51eb851f 	.word	0x51eb851f

08002240 <rblast>:
- rbelement_t \*data: pointer to the variable that will be taken from the buffer;
@outputs: 
- rbelement_t: whether the operation was concluded successfully.
@#
*/
rberror_t rblast(ringbuffer_t *buffer, rbelement_t *data){
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	789b      	ldrb	r3, [r3, #2]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10a      	bne.n	8002268 <rblast+0x28>
    	*data = buffer->buffer[buffer->head]; /* avoids having random values as output */
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	785b      	ldrb	r3, [r3, #1]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	3304      	adds	r3, #4
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	601a      	str	r2, [r3, #0]
        return 0; // operation failed
 8002264:	2300      	movs	r3, #0
 8002266:	e015      	b.n	8002294 <rblast+0x54>
    }
    // uint8_t index = (uint8_t) ((buffer->tail-1+RBUF_SZ)%RBUF_SZ);
    int8_t index = buffer->tail-1;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	3b01      	subs	r3, #1
 800226e:	b2db      	uxtb	r3, r3
 8002270:	73fb      	strb	r3, [r7, #15]
    if(index < 0){
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	2b00      	cmp	r3, #0
 8002278:	da03      	bge.n	8002282 <rblast+0x42>
        index += RBUF_SZ;
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	3364      	adds	r3, #100	@ 0x64
 800227e:	b2db      	uxtb	r3, r3
 8002280:	73fb      	strb	r3, [r7, #15]
    }
    *data = buffer->buffer[(uint8_t) index];
 8002282:	7bfb      	ldrb	r3, [r7, #15]
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	3304      	adds	r3, #4
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	601a      	str	r2, [r3, #0]
    return 1;
 8002292:	2301      	movs	r3, #1
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <rbget>:


rberror_t rbget(ringbuffer_t *buffer, int8_t i, rbelement_t *data){
 80022a0:	b480      	push	{r7}
 80022a2:	b087      	sub	sp, #28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	460b      	mov	r3, r1
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	72fb      	strb	r3, [r7, #11]
    if(i < 0 || i >= buffer->length){
 80022ae:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	db05      	blt.n	80022c2 <rbget+0x22>
 80022b6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	7892      	ldrb	r2, [r2, #2]
 80022be:	4293      	cmp	r3, r2
 80022c0:	db0a      	blt.n	80022d8 <rbget+0x38>
        /* out of bounds */
        *data =  buffer->buffer[buffer->head];
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	785b      	ldrb	r3, [r3, #1]
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	3304      	adds	r3, #4
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	601a      	str	r2, [r3, #0]
        return 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e01a      	b.n	800230e <rbget+0x6e>
    }
    uint8_t index = (uint8_t) ((buffer->head+i) % RBUF_SZ);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	785b      	ldrb	r3, [r3, #1]
 80022dc:	461a      	mov	r2, r3
 80022de:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80022e2:	4413      	add	r3, r2
 80022e4:	4a0d      	ldr	r2, [pc, #52]	@ (800231c <rbget+0x7c>)
 80022e6:	fb82 1203 	smull	r1, r2, r2, r3
 80022ea:	1151      	asrs	r1, r2, #5
 80022ec:	17da      	asrs	r2, r3, #31
 80022ee:	1a8a      	subs	r2, r1, r2
 80022f0:	2164      	movs	r1, #100	@ 0x64
 80022f2:	fb01 f202 	mul.w	r2, r1, r2
 80022f6:	1a9a      	subs	r2, r3, r2
 80022f8:	4613      	mov	r3, r2
 80022fa:	75fb      	strb	r3, [r7, #23]
    *data = buffer->buffer[index];
 80022fc:	7dfb      	ldrb	r3, [r7, #23]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	3304      	adds	r3, #4
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	601a      	str	r2, [r3, #0]
    return 1;
 800230c:	2301      	movs	r3, #1
}
 800230e:	4618      	mov	r0, r3
 8002310:	371c      	adds	r7, #28
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	51eb851f 	.word	0x51eb851f

08002320 <rbclear>:
- ringbuffer_t \*buffer: buffer to clear;
@outputs: 
- void;
@#
*/
void rbclear(ringbuffer_t *buffer){
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
    for(i = 0; i < RBUF_SZ; i++){
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]
 8002330:	e00a      	b.n	8002348 <rbclear+0x28>
        buffer->buffer[i] = 0;
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	3304      	adds	r3, #4
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
    for(i = 0; i < RBUF_SZ; i++){
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	3301      	adds	r3, #1
 8002346:	73fb      	strb	r3, [r7, #15]
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	2b63      	cmp	r3, #99	@ 0x63
 800234c:	d9f1      	bls.n	8002332 <rbclear+0x12>
    }
    buffer->length = 0;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	709a      	strb	r2, [r3, #2]
    buffer->head = 0;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	705a      	strb	r2, [r3, #1]
    buffer->tail = 0;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <HAL_MspInit+0x4c>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237a:	4a0f      	ldr	r2, [pc, #60]	@ (80023b8 <HAL_MspInit+0x4c>)
 800237c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002380:	6453      	str	r3, [r2, #68]	@ 0x44
 8002382:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <HAL_MspInit+0x4c>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	603b      	str	r3, [r7, #0]
 8002392:	4b09      	ldr	r3, [pc, #36]	@ (80023b8 <HAL_MspInit+0x4c>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_MspInit+0x4c>)
 8002398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800239c:	6413      	str	r3, [r2, #64]	@ 0x40
 800239e:	4b06      	ldr	r3, [pc, #24]	@ (80023b8 <HAL_MspInit+0x4c>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023aa:	2007      	movs	r0, #7
 80023ac:	f006 f856 	bl	800845c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40023800 	.word	0x40023800

080023bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08a      	sub	sp, #40	@ 0x28
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	f107 0314 	add.w	r3, r7, #20
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a19      	ldr	r2, [pc, #100]	@ (8002440 <HAL_I2C_MspInit+0x84>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d12b      	bne.n	8002436 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	4b18      	ldr	r3, [pc, #96]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	4a17      	ldr	r2, [pc, #92]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ee:	4b15      	ldr	r3, [pc, #84]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023fa:	23c0      	movs	r3, #192	@ 0xc0
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023fe:	2312      	movs	r3, #18
 8002400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002406:	2303      	movs	r3, #3
 8002408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800240a:	2304      	movs	r3, #4
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	480c      	ldr	r0, [pc, #48]	@ (8002448 <HAL_I2C_MspInit+0x8c>)
 8002416:	f006 f863 	bl	80084e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	4a08      	ldr	r2, [pc, #32]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 8002424:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002428:	6413      	str	r3, [r2, #64]	@ 0x40
 800242a:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_I2C_MspInit+0x88>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002436:	bf00      	nop
 8002438:	3728      	adds	r7, #40	@ 0x28
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40005400 	.word	0x40005400
 8002444:	40023800 	.word	0x40023800
 8002448:	40020400 	.word	0x40020400

0800244c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	@ 0x28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a21      	ldr	r2, [pc, #132]	@ (80024f0 <HAL_TIM_IC_MspInit+0xa4>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d13c      	bne.n	80024e8 <HAL_TIM_IC_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b20      	ldr	r3, [pc, #128]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	4a1f      	ldr	r2, [pc, #124]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6453      	str	r3, [r2, #68]	@ 0x44
 800247e:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	4b19      	ldr	r3, [pc, #100]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a18      	ldr	r2, [pc, #96]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b16      	ldr	r3, [pc, #88]	@ (80024f4 <HAL_TIM_IC_MspInit+0xa8>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 80024a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024b8:	2301      	movs	r3, #1
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	4619      	mov	r1, r3
 80024c2:	480d      	ldr	r0, [pc, #52]	@ (80024f8 <HAL_TIM_IC_MspInit+0xac>)
 80024c4:	f006 f80c 	bl	80084e0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	2019      	movs	r0, #25
 80024ce:	f005 ffd0 	bl	8008472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024d2:	2019      	movs	r0, #25
 80024d4:	f005 ffe9 	bl	80084aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2100      	movs	r1, #0
 80024dc:	201b      	movs	r0, #27
 80024de:	f005 ffc8 	bl	8008472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80024e2:	201b      	movs	r0, #27
 80024e4:	f005 ffe1 	bl	80084aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80024e8:	bf00      	nop
 80024ea:	3728      	adds	r7, #40	@ 0x28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40010000 	.word	0x40010000
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40020000 	.word	0x40020000

080024fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800250c:	d10d      	bne.n	800252a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <HAL_TIM_PWM_MspInit+0x3c>)
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	4a08      	ldr	r2, [pc, #32]	@ (8002538 <HAL_TIM_PWM_MspInit+0x3c>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	6413      	str	r3, [r2, #64]	@ 0x40
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <HAL_TIM_PWM_MspInit+0x3c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800

0800253c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08a      	sub	sp, #40	@ 0x28
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1d      	ldr	r2, [pc, #116]	@ (80025d0 <HAL_TIM_Encoder_MspInit+0x94>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d133      	bne.n	80025c6 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
 8002562:	4b1c      	ldr	r3, [pc, #112]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	4a1b      	ldr	r2, [pc, #108]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	6413      	str	r3, [r2, #64]	@ 0x40
 800256e:	4b19      	ldr	r3, [pc, #100]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	4b15      	ldr	r3, [pc, #84]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	4a14      	ldr	r2, [pc, #80]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6313      	str	r3, [r2, #48]	@ 0x30
 800258a:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <HAL_TIM_Encoder_MspInit+0x98>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002596:	23c0      	movs	r3, #192	@ 0xc0
 8002598:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259a:	2302      	movs	r3, #2
 800259c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a2:	2300      	movs	r3, #0
 80025a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025a6:	2302      	movs	r3, #2
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025aa:	f107 0314 	add.w	r3, r7, #20
 80025ae:	4619      	mov	r1, r3
 80025b0:	4809      	ldr	r0, [pc, #36]	@ (80025d8 <HAL_TIM_Encoder_MspInit+0x9c>)
 80025b2:	f005 ff95 	bl	80084e0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	201d      	movs	r0, #29
 80025bc:	f005 ff59 	bl	8008472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80025c0:	201d      	movs	r0, #29
 80025c2:	f005 ff72 	bl	80084aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025c6:	bf00      	nop
 80025c8:	3728      	adds	r7, #40	@ 0x28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40000400 	.word	0x40000400
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40020000 	.word	0x40020000

080025dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0e      	ldr	r2, [pc, #56]	@ (8002624 <HAL_TIM_Base_MspInit+0x48>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d115      	bne.n	800261a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <HAL_TIM_Base_MspInit+0x4c>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f6:	4a0c      	ldr	r2, [pc, #48]	@ (8002628 <HAL_TIM_Base_MspInit+0x4c>)
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <HAL_TIM_Base_MspInit+0x4c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2019      	movs	r0, #25
 8002610:	f005 ff2f 	bl	8008472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002614:	2019      	movs	r0, #25
 8002616:	f005 ff48 	bl	80084aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40014400 	.word	0x40014400
 8002628:	40023800 	.word	0x40023800

0800262c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002634:	f107 030c 	add.w	r3, r7, #12
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800264c:	d11e      	bne.n	800268c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	4b10      	ldr	r3, [pc, #64]	@ (8002694 <HAL_TIM_MspPostInit+0x68>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a0f      	ldr	r2, [pc, #60]	@ (8002694 <HAL_TIM_MspPostInit+0x68>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b0d      	ldr	r3, [pc, #52]	@ (8002694 <HAL_TIM_MspPostInit+0x68>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800266a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800266e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800267c:	2301      	movs	r3, #1
 800267e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002680:	f107 030c 	add.w	r3, r7, #12
 8002684:	4619      	mov	r1, r3
 8002686:	4804      	ldr	r0, [pc, #16]	@ (8002698 <HAL_TIM_MspPostInit+0x6c>)
 8002688:	f005 ff2a 	bl	80084e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800268c:	bf00      	nop
 800268e:	3720      	adds	r7, #32
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40023800 	.word	0x40023800
 8002698:	40020000 	.word	0x40020000

0800269c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	@ 0x28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a4:	f107 0314 	add.w	r3, r7, #20
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	605a      	str	r2, [r3, #4]
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a19      	ldr	r2, [pc, #100]	@ (8002720 <HAL_UART_MspInit+0x84>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d12b      	bne.n	8002716 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	4b18      	ldr	r3, [pc, #96]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	4a17      	ldr	r2, [pc, #92]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ce:	4b15      	ldr	r3, [pc, #84]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b11      	ldr	r3, [pc, #68]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	4a10      	ldr	r2, [pc, #64]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002724 <HAL_UART_MspInit+0x88>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026f6:	230c      	movs	r3, #12
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fa:	2302      	movs	r3, #2
 80026fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002702:	2303      	movs	r3, #3
 8002704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002706:	2307      	movs	r3, #7
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270a:	f107 0314 	add.w	r3, r7, #20
 800270e:	4619      	mov	r1, r3
 8002710:	4805      	ldr	r0, [pc, #20]	@ (8002728 <HAL_UART_MspInit+0x8c>)
 8002712:	f005 fee5 	bl	80084e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002716:	bf00      	nop
 8002718:	3728      	adds	r7, #40	@ 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40004400 	.word	0x40004400
 8002724:	40023800 	.word	0x40023800
 8002728:	40020000 	.word	0x40020000

0800272c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002730:	bf00      	nop
 8002732:	e7fd      	b.n	8002730 <NMI_Handler+0x4>

08002734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002738:	bf00      	nop
 800273a:	e7fd      	b.n	8002738 <HardFault_Handler+0x4>

0800273c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002740:	bf00      	nop
 8002742:	e7fd      	b.n	8002740 <MemManage_Handler+0x4>

08002744 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002748:	bf00      	nop
 800274a:	e7fd      	b.n	8002748 <BusFault_Handler+0x4>

0800274c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002750:	bf00      	nop
 8002752:	e7fd      	b.n	8002750 <UsageFault_Handler+0x4>

08002754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002762:	b480      	push	{r7}
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002782:	f005 fd57 	bl	8008234 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002790:	4803      	ldr	r0, [pc, #12]	@ (80027a0 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002792:	f007 ff94 	bl	800a6be <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002796:	4803      	ldr	r0, [pc, #12]	@ (80027a4 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002798:	f007 ff91 	bl	800a6be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000d4c 	.word	0x20000d4c
 80027a4:	20000e24 	.word	0x20000e24

080027a8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027ac:	4802      	ldr	r0, [pc, #8]	@ (80027b8 <TIM1_CC_IRQHandler+0x10>)
 80027ae:	f007 ff86 	bl	800a6be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000d4c 	.word	0x20000d4c

080027bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027c0:	4802      	ldr	r0, [pc, #8]	@ (80027cc <TIM3_IRQHandler+0x10>)
 80027c2:	f007 ff7c 	bl	800a6be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000ddc 	.word	0x20000ddc

080027d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80027d4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80027d8:	f006 f820 	bl	800881c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}

080027e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return 1;
 80027e4:	2301      	movs	r3, #1
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <_kill>:

int _kill(int pid, int sig)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027fa:	f00a f969 	bl	800cad0 <__errno>
 80027fe:	4603      	mov	r3, r0
 8002800:	2216      	movs	r2, #22
 8002802:	601a      	str	r2, [r3, #0]
  return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <_exit>:

void _exit (int status)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002818:	f04f 31ff 	mov.w	r1, #4294967295
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ffe7 	bl	80027f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002822:	bf00      	nop
 8002824:	e7fd      	b.n	8002822 <_exit+0x12>

08002826 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e00a      	b.n	800284e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002838:	f3af 8000 	nop.w
 800283c:	4601      	mov	r1, r0
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	1c5a      	adds	r2, r3, #1
 8002842:	60ba      	str	r2, [r7, #8]
 8002844:	b2ca      	uxtb	r2, r1
 8002846:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	3301      	adds	r3, #1
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	429a      	cmp	r2, r3
 8002854:	dbf0      	blt.n	8002838 <_read+0x12>
  }

  return len;
 8002856:	687b      	ldr	r3, [r7, #4]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	e009      	b.n	8002886 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	60ba      	str	r2, [r7, #8]
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fab4 	bl	8001de8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	3301      	adds	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	429a      	cmp	r2, r3
 800288c:	dbf1      	blt.n	8002872 <_write+0x12>
  }
  return len;
 800288e:	687b      	ldr	r3, [r7, #4]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <_close>:

int _close(int file)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028c0:	605a      	str	r2, [r3, #4]
  return 0;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <_isatty>:

int _isatty(int file)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	4618      	mov	r0, r3
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b085      	sub	sp, #20
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002908:	4a14      	ldr	r2, [pc, #80]	@ (800295c <_sbrk+0x5c>)
 800290a:	4b15      	ldr	r3, [pc, #84]	@ (8002960 <_sbrk+0x60>)
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002914:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <_sbrk+0x64>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d102      	bne.n	8002922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800291c:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <_sbrk+0x64>)
 800291e:	4a12      	ldr	r2, [pc, #72]	@ (8002968 <_sbrk+0x68>)
 8002920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002922:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <_sbrk+0x64>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	429a      	cmp	r2, r3
 800292e:	d207      	bcs.n	8002940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002930:	f00a f8ce 	bl	800cad0 <__errno>
 8002934:	4603      	mov	r3, r0
 8002936:	220c      	movs	r2, #12
 8002938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800293a:	f04f 33ff 	mov.w	r3, #4294967295
 800293e:	e009      	b.n	8002954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002940:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <_sbrk+0x64>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002946:	4b07      	ldr	r3, [pc, #28]	@ (8002964 <_sbrk+0x64>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4413      	add	r3, r2
 800294e:	4a05      	ldr	r2, [pc, #20]	@ (8002964 <_sbrk+0x64>)
 8002950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002952:	68fb      	ldr	r3, [r7, #12]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20020000 	.word	0x20020000
 8002960:	00000400 	.word	0x00000400
 8002964:	20000f18 	.word	0x20000f18
 8002968:	20001318 	.word	0x20001318

0800296c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002970:	4b06      	ldr	r3, [pc, #24]	@ (800298c <SystemInit+0x20>)
 8002972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002976:	4a05      	ldr	r2, [pc, #20]	@ (800298c <SystemInit+0x20>)
 8002978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800297c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000ed00 	.word	0xe000ed00

08002990 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 8002990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002994:	f7ff ffea 	bl	800296c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002998:	480c      	ldr	r0, [pc, #48]	@ (80029cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800299a:	490d      	ldr	r1, [pc, #52]	@ (80029d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800299c:	4a0d      	ldr	r2, [pc, #52]	@ (80029d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800299e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a0:	e002      	b.n	80029a8 <LoopCopyDataInit>

080029a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029a6:	3304      	adds	r3, #4

080029a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029ac:	d3f9      	bcc.n	80029a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ae:	4a0a      	ldr	r2, [pc, #40]	@ (80029d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029b0:	4c0a      	ldr	r4, [pc, #40]	@ (80029dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80029b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b4:	e001      	b.n	80029ba <LoopFillZerobss>

080029b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029b8:	3204      	adds	r2, #4

080029ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029bc:	d3fb      	bcc.n	80029b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029be:	f00a f88d 	bl	800cadc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029c2:	f7fe fe8d 	bl	80016e0 <main>
  bx  lr    
 80029c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d0:	200004a0 	.word	0x200004a0
  ldr r2, =_sidata
 80029d4:	08010a10 	.word	0x08010a10
  ldr r2, =_sbss
 80029d8:	200004a0 	.word	0x200004a0
  ldr r4, =_ebss
 80029dc:	20001318 	.word	0x20001318

080029e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029e0:	e7fe      	b.n	80029e0 <ADC_IRQHandler>

080029e2 <VL53L0X_GetPalErrorString>:
	return Status;
}

VL53L0X_Error VL53L0X_GetPalErrorString(VL53L0X_Error PalErrorCode,
	char *pPalErrorString)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	4603      	mov	r3, r0
 80029ea:	6039      	str	r1, [r7, #0]
 80029ec:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_pal_error_string(PalErrorCode, pPalErrorString);
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	6839      	ldr	r1, [r7, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f004 fecf 	bl	800779c <VL53L0X_get_pal_error_string>
 80029fe:	4603      	mov	r3, r0
 8002a00:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8002a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8002a1c:	6839      	ldr	r1, [r7, #0]
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f001 fd9d 	bl	800455e <VL53L0X_get_offset_calibration_data_micro_meter>
 8002a24:	4603      	mov	r3, r0
 8002a26:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8002a28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b0a4      	sub	sp, #144	@ 0x90
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8002a42:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d107      	bne.n	8002a5a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2188      	movs	r1, #136	@ 0x88
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f005 fa3e 	bl	8007ed0 <VL53L0X_WrByte>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a68:	f8a3 217e 	strh.w	r2, [r3, #382]	@ 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4aae      	ldr	r2, [pc, #696]	@ (8002d28 <VL53L0X_DataInit+0x2f4>)
 8002a70:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8002a7a:	f107 0310 	add.w	r3, r7, #16
 8002a7e:	4619      	mov	r1, r3
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 fadf 	bl	8003044 <VL53L0X_GetDeviceParameters>
 8002a86:	4603      	mov	r3, r0
 8002a88:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 8002a8c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d130      	bne.n	8002af6 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 8002a94:	2300      	movs	r3, #0
 8002a96:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 8002a98:	2300      	movs	r3, #0
 8002a9a:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 8002aa0:	f04f 6396 	mov.w	r3, #78643200	@ 0x4b00000
 8002aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 8002aa6:	f24b 3333 	movw	r3, #45875	@ 0xb333
 8002aaa:	653b      	str	r3, [r7, #80]	@ 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 8002aac:	4b9f      	ldr	r3, [pc, #636]	@ (8002d2c <VL53L0X_DataInit+0x2f8>)
 8002aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 8002ab0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ab4:	657b      	str	r3, [r7, #84]	@ 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 8002ab6:	f04f 7361 	mov.w	r3, #58982400	@ 0x3840000
 8002aba:	673b      	str	r3, [r7, #112]	@ 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 8002abc:	4b9c      	ldr	r3, [pc, #624]	@ (8002d30 <VL53L0X_DataInit+0x2fc>)
 8002abe:	65bb      	str	r3, [r7, #88]	@ 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 8002ac0:	4b9c      	ldr	r3, [pc, #624]	@ (8002d34 <VL53L0X_DataInit+0x300>)
 8002ac2:	677b      	str	r3, [r7, #116]	@ 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8002ac4:	4b9c      	ldr	r3, [pc, #624]	@ (8002d38 <VL53L0X_DataInit+0x304>)
 8002ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8002ac8:	4b9c      	ldr	r3, [pc, #624]	@ (8002d3c <VL53L0X_DataInit+0x308>)
 8002aca:	67bb      	str	r3, [r7, #120]	@ 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 8002acc:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 8002ad0:	663b      	str	r3, [r7, #96]	@ 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 8002ad2:	f04f 73fa 	mov.w	r3, #32768000	@ 0x1f40000
 8002ad6:	67fb      	str	r3, [r7, #124]	@ 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 8002ad8:	f44f 2370 	mov.w	r3, #983040	@ 0xf0000
 8002adc:	667b      	str	r3, [r7, #100]	@ 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 8002ade:	f04f 73c8 	mov.w	r3, #26214400	@ 0x1900000
 8002ae2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	f107 0110 	add.w	r1, r7, #16
 8002aee:	2278      	movs	r2, #120	@ 0x78
 8002af0:	4618      	mov	r0, r3
 8002af2:	f00a f822 	bl	800cb3a <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2264      	movs	r2, #100	@ 0x64
 8002afa:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8002b04:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b0e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8002b18:	f8a3 2168 	strh.w	r2, [r3, #360]	@ 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 217c 	strb.w	r2, [r3, #380]	@ 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8002b24:	2201      	movs	r2, #1
 8002b26:	2180      	movs	r1, #128	@ 0x80
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f005 f9d1 	bl	8007ed0 <VL53L0X_WrByte>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002b36:	4313      	orrs	r3, r2
 8002b38:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	21ff      	movs	r1, #255	@ 0xff
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f005 f9c5 	bl	8007ed0 <VL53L0X_WrByte>
 8002b46:	4603      	mov	r3, r0
 8002b48:	461a      	mov	r2, r3
 8002b4a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002b54:	2200      	movs	r2, #0
 8002b56:	2100      	movs	r1, #0
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f005 f9b9 	bl	8007ed0 <VL53L0X_WrByte>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	461a      	mov	r2, r3
 8002b62:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002b66:	4313      	orrs	r3, r2
 8002b68:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8002b6c:	f107 030f 	add.w	r3, r7, #15
 8002b70:	461a      	mov	r2, r3
 8002b72:	2191      	movs	r1, #145	@ 0x91
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f005 fa5f 	bl	8008038 <VL53L0X_RdByte>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8002b88:	7bfa      	ldrb	r2, [r7, #15]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8002b90:	2201      	movs	r2, #1
 8002b92:	2100      	movs	r1, #0
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f005 f99b 	bl	8007ed0 <VL53L0X_WrByte>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	21ff      	movs	r1, #255	@ 0xff
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f005 f98f 	bl	8007ed0 <VL53L0X_WrByte>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2180      	movs	r1, #128	@ 0x80
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f005 f983 	bl	8007ed0 <VL53L0X_WrByte>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	461a      	mov	r2, r3
 8002bce:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bde:	e017      	b.n	8002c10 <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 8002be0:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d118      	bne.n	8002c1a <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8002be8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fd8a 	bl	800370c <VL53L0X_SetLimitCheckEnable>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002c06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c14:	2b05      	cmp	r3, #5
 8002c16:	dde3      	ble.n	8002be0 <VL53L0X_DataInit+0x1ac>
 8002c18:	e000      	b.n	8002c1c <VL53L0X_DataInit+0x1e8>
		else
			break;
 8002c1a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8002c1c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d107      	bne.n	8002c34 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002c24:	2200      	movs	r2, #0
 8002c26:	2102      	movs	r1, #2
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 fd6f 	bl	800370c <VL53L0X_SetLimitCheckEnable>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002c34:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d107      	bne.n	8002c4c <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2103      	movs	r1, #3
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fd63 	bl	800370c <VL53L0X_SetLimitCheckEnable>
 8002c46:	4603      	mov	r3, r0
 8002c48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002c4c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d107      	bne.n	8002c64 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002c54:	2200      	movs	r2, #0
 8002c56:	2104      	movs	r1, #4
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 fd57 	bl	800370c <VL53L0X_SetLimitCheckEnable>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002c64:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d107      	bne.n	8002c7c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	2105      	movs	r1, #5
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 fd4b 	bl	800370c <VL53L0X_SetLimitCheckEnable>
 8002c76:	4603      	mov	r3, r0
 8002c78:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8002c7c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d108      	bne.n	8002c96 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002c84:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8002c88:	2100      	movs	r1, #0
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fdee 	bl	800386c <VL53L0X_SetLimitCheckValue>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002c96:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d108      	bne.n	8002cb0 <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002c9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fde1 	bl	800386c <VL53L0X_SetLimitCheckValue>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002cb0:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d108      	bne.n	8002cca <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002cb8:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8002cbc:	2102      	movs	r1, #2
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fdd4 	bl	800386c <VL53L0X_SetLimitCheckValue>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002cca:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d107      	bne.n	8002ce2 <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2103      	movs	r1, #3
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fdc8 	bl	800386c <VL53L0X_SetLimitCheckValue>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002ce2:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10f      	bne.n	8002d0a <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	22ff      	movs	r2, #255	@ 0xff
 8002cee:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002cf2:	22ff      	movs	r2, #255	@ 0xff
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f005 f8ea 	bl	8007ed0 <VL53L0X_WrByte>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 8002d0a:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d103      	bne.n	8002d1a <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 8002d1a:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3790      	adds	r7, #144	@ 0x90
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	000970a4 	.word	0x000970a4
 8002d2c:	044c0000 	.word	0x044c0000
 8002d30:	0003cccc 	.word	0x0003cccc
 8002d34:	02ee0000 	.word	0x02ee0000
 8002d38:	00074ccc 	.word	0x00074ccc
 8002d3c:	02260000 	.word	0x02260000

08002d40 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b0ac      	sub	sp, #176	@ 0xb0
 8002d44:	af02      	add	r7, sp, #8
 8002d46:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8002d4e:	f107 031c 	add.w	r3, r7, #28
 8002d52:	2278      	movs	r2, #120	@ 0x78
 8002d54:	2100      	movs	r1, #0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f009 fe67 	bl	800ca2a <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	uint32_t count = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	uint8_t isApertureSpads = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8002d7e:	2101      	movs	r1, #1
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f002 fb42 	bl	800540a <VL53L0X_get_info_from_device>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 8002d92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 8002d9c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8002da0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d80f      	bhi.n	8002dc8 <VL53L0X_StaticInit+0x88>
 8002da8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d103      	bne.n	8002db8 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 8002db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db4:	2b20      	cmp	r3, #32
 8002db6:	d807      	bhi.n	8002dc8 <VL53L0X_StaticInit+0x88>
 8002db8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10f      	bne.n	8002de0 <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8002dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dc4:	2b0c      	cmp	r3, #12
 8002dc6:	d90b      	bls.n	8002de0 <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8002dc8:	f107 0218 	add.w	r2, r7, #24
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f001 fdbe 	bl	8004954 <VL53L0X_perform_ref_spad_management>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8002dde:	e00a      	b.n	8002df6 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8002de0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002de4:	461a      	mov	r2, r3
 8002de6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f001 ffbe 	bl	8004d6c <VL53L0X_set_reference_spads>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8002df6:	4b92      	ldr	r3, [pc, #584]	@ (8003040 <VL53L0X_StaticInit+0x300>)
 8002df8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8002dfc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d111      	bne.n	8002e28 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8002e0a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8002e0e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d105      	bne.n	8002e22 <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8002e1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e20:	e002      	b.n	8002e28 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8002e22:	4b87      	ldr	r3, [pc, #540]	@ (8003040 <VL53L0X_StaticInit+0x300>)
 8002e24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 8002e28:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d107      	bne.n	8002e40 <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 8002e30:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f003 fe7d 	bl	8006b34 <VL53L0X_load_tuning_settings>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8002e40:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10a      	bne.n	8002e5e <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8002e48:	2300      	movs	r3, #0
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	2304      	movs	r3, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2100      	movs	r1, #0
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f001 f9b6 	bl	80041c4 <VL53L0X_SetGpioConfig>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002e5e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d121      	bne.n	8002eaa <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002e66:	2201      	movs	r2, #1
 8002e68:	21ff      	movs	r1, #255	@ 0xff
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f005 f830 	bl	8007ed0 <VL53L0X_WrByte>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8002e76:	f107 031a 	add.w	r3, r7, #26
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	2184      	movs	r1, #132	@ 0x84
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f005 f904 	bl	800808c <VL53L0X_RdWord>
 8002e84:	4603      	mov	r3, r0
 8002e86:	461a      	mov	r2, r3
 8002e88:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002e92:	2200      	movs	r2, #0
 8002e94:	21ff      	movs	r1, #255	@ 0xff
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f005 f81a 	bl	8007ed0 <VL53L0X_WrByte>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002eaa:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d104      	bne.n	8002ebc <VL53L0X_StaticInit+0x17c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8002eb2:	8b7b      	ldrh	r3, [r7, #26]
 8002eb4:	011a      	lsls	r2, r3, #4
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8002ebc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d108      	bne.n	8002ed6 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8002ec4:	f107 031c 	add.w	r3, r7, #28
 8002ec8:	4619      	mov	r1, r3
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f8ba 	bl	8003044 <VL53L0X_GetDeviceParameters>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 8002ed6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d110      	bne.n	8002f00 <VL53L0X_StaticInit+0x1c0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8002ede:	f107 0319 	add.w	r3, r7, #25
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f9a2 	bl	800322e <VL53L0X_GetFractionEnable>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 8002ef0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d103      	bne.n	8002f00 <VL53L0X_StaticInit+0x1c0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8002ef8:	7e7a      	ldrb	r2, [r7, #25]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 8002f00:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d107      	bne.n	8002f18 <VL53L0X_StaticInit+0x1d8>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3308      	adds	r3, #8
 8002f0c:	f107 011c 	add.w	r1, r7, #28
 8002f10:	2278      	movs	r2, #120	@ 0x78
 8002f12:	4618      	mov	r0, r3
 8002f14:	f009 fe11 	bl	800cb3a <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8002f18:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d111      	bne.n	8002f44 <VL53L0X_StaticInit+0x204>
		Status = VL53L0X_RdByte(Dev,
 8002f20:	f107 0319 	add.w	r3, r7, #25
 8002f24:	461a      	mov	r2, r3
 8002f26:	2101      	movs	r1, #1
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f005 f885 	bl	8008038 <VL53L0X_RdByte>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8002f34:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d103      	bne.n	8002f44 <VL53L0X_StaticInit+0x204>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8002f3c:	7e7a      	ldrb	r2, [r7, #25]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8002f44:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d107      	bne.n	8002f5c <VL53L0X_StaticInit+0x21c>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2100      	movs	r1, #0
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f9e1 	bl	8003318 <VL53L0X_SetSequenceStepEnable>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8002f5c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d107      	bne.n	8002f74 <VL53L0X_StaticInit+0x234>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8002f64:	2200      	movs	r2, #0
 8002f66:	2102      	movs	r1, #2
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f9d5 	bl	8003318 <VL53L0X_SetSequenceStepEnable>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8002f74:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <VL53L0X_StaticInit+0x244>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2203      	movs	r2, #3
 8002f80:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8002f84:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d109      	bne.n	8002fa0 <VL53L0X_StaticInit+0x260>
		Status = VL53L0X_GetVcselPulsePeriod(
 8002f8c:	f107 0313 	add.w	r3, r7, #19
 8002f90:	461a      	mov	r2, r3
 8002f92:	2100      	movs	r1, #0
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f9a7 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002fa0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d103      	bne.n	8002fb0 <VL53L0X_StaticInit+0x270>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002fa8:	7cfa      	ldrb	r2, [r7, #19]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8002fb0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d109      	bne.n	8002fcc <VL53L0X_StaticInit+0x28c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8002fb8:	f107 0313 	add.w	r3, r7, #19
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f991 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002fcc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d103      	bne.n	8002fdc <VL53L0X_StaticInit+0x29c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002fd4:	7cfa      	ldrb	r2, [r7, #19]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8002fdc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d109      	bne.n	8002ff8 <VL53L0X_StaticInit+0x2b8>
		Status = get_sequence_step_timeout(
 8002fe4:	f107 030c 	add.w	r3, r7, #12
 8002fe8:	461a      	mov	r2, r3
 8002fea:	2103      	movs	r1, #3
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f002 ff8d 	bl	8005f0c <get_sequence_step_timeout>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002ff8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d103      	bne.n	8003008 <VL53L0X_StaticInit+0x2c8>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003008:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <VL53L0X_StaticInit+0x2e4>
		Status = get_sequence_step_timeout(
 8003010:	f107 030c 	add.w	r3, r7, #12
 8003014:	461a      	mov	r2, r3
 8003016:	2104      	movs	r1, #4
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f002 ff77 	bl	8005f0c <get_sequence_step_timeout>
 800301e:	4603      	mov	r3, r0
 8003020:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003024:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8003028:	2b00      	cmp	r3, #0
 800302a:	d103      	bne.n	8003034 <VL53L0X_StaticInit+0x2f4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003034:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
}
 8003038:	4618      	mov	r0, r3
 800303a:	37a8      	adds	r7, #168	@ 0xa8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000010 	.word	0x20000010

08003044 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800304e:	2300      	movs	r3, #0
 8003050:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	4619      	mov	r1, r3
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f8d6 	bl	8003208 <VL53L0X_GetDeviceMode>
 800305c:	4603      	mov	r3, r0
 800305e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	3308      	adds	r3, #8
 800306c:	4619      	mov	r1, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 fad0 	bl	8003614 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8003074:	4603      	mov	r3, r0
 8003076:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8003078:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2200      	movs	r2, #0
 8003084:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8003086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d107      	bne.n	800309e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	3310      	adds	r3, #16
 8003092:	4619      	mov	r1, r3
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 fb06 	bl	80036a6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800309a:	4603      	mov	r3, r0
 800309c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800309e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d107      	bne.n	80030b6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	3314      	adds	r3, #20
 80030aa:	4619      	mov	r1, r3
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff fcae 	bl	8002a0e <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80030b2:	4603      	mov	r3, r0
 80030b4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80030b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d134      	bne.n	8003128 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	e02a      	b.n	800311a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80030c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d12a      	bne.n	8003122 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	b299      	uxth	r1, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	3308      	adds	r3, #8
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	4413      	add	r3, r2
 80030da:	3304      	adds	r3, #4
 80030dc:	461a      	mov	r2, r3
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fc26 	bl	8003930 <VL53L0X_GetLimitCheckValue>
 80030e4:	4603      	mov	r3, r0
 80030e6:	461a      	mov	r2, r3
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80030ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d117      	bne.n	8003126 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	b299      	uxth	r1, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	3318      	adds	r3, #24
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	4413      	add	r3, r2
 8003102:	461a      	mov	r2, r3
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 fb8d 	bl	8003824 <VL53L0X_GetLimitCheckEnable>
 800310a:	4603      	mov	r3, r0
 800310c:	461a      	mov	r2, r3
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	4313      	orrs	r3, r2
 8003112:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	3301      	adds	r3, #1
 8003118:	60bb      	str	r3, [r7, #8]
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b05      	cmp	r3, #5
 800311e:	ddd1      	ble.n	80030c4 <VL53L0X_GetDeviceParameters+0x80>
 8003120:	e002      	b.n	8003128 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8003122:	bf00      	nop
 8003124:	e000      	b.n	8003128 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8003126:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d107      	bne.n	8003140 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	3374      	adds	r3, #116	@ 0x74
 8003134:	4619      	mov	r1, r3
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 fc88 	bl	8003a4c <VL53L0X_GetWrapAroundCheckEnable>
 800313c:	4603      	mov	r3, r0
 800313e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8003140:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d107      	bne.n	8003158 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	3304      	adds	r3, #4
 800314c:	4619      	mov	r1, r3
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f89f 	bl	8003292 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8003154:	4603      	mov	r3, r0
 8003156:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d120      	bne.n	80031a2 <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8003160:	2300      	movs	r3, #0
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	e01a      	b.n	800319c <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	3310      	adds	r3, #16
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8003172:	6839      	ldr	r1, [r7, #0]
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	330e      	adds	r3, #14
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	3316      	adds	r3, #22
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 800318a:	6839      	ldr	r1, [r7, #0]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	3314      	adds	r3, #20
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	60bb      	str	r3, [r7, #8]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b06      	cmp	r3, #6
 80031a0:	dde1      	ble.n	8003166 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80031a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80031bc:	2300      	movs	r3, #0
 80031be:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	2b15      	cmp	r3, #21
 80031c4:	bf8c      	ite	hi
 80031c6:	2201      	movhi	r2, #1
 80031c8:	2200      	movls	r2, #0
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	2a00      	cmp	r2, #0
 80031ce:	d10f      	bne.n	80031f0 <VL53L0X_SetDeviceMode+0x40>
 80031d0:	4a0c      	ldr	r2, [pc, #48]	@ (8003204 <VL53L0X_SetDeviceMode+0x54>)
 80031d2:	fa22 f303 	lsr.w	r3, r2, r3
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bf14      	ite	ne
 80031de:	2301      	movne	r3, #1
 80031e0:	2300      	moveq	r3, #0
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	721a      	strb	r2, [r3, #8]
		break;
 80031ee:	e001      	b.n	80031f4 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80031f0:	23f8      	movs	r3, #248	@ 0xf8
 80031f2:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80031f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3714      	adds	r7, #20
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	0030000b 	.word	0x0030000b

08003208 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	7a1a      	ldrb	r2, [r3, #8]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800321e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003238:	2300      	movs	r3, #0
 800323a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	2109      	movs	r1, #9
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f004 fef9 	bl	8008038 <VL53L0X_RdByte>
 8003246:	4603      	mov	r3, r0
 8003248:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800324a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d106      	bne.n	8003260 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	b2da      	uxtb	r2, r3
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003260:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003276:	2300      	movs	r3, #0
 8003278:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800327a:	6839      	ldr	r1, [r7, #0]
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f003 fad5 	bl	800682c <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8003282:	4603      	mov	r3, r0
 8003284:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8003286:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b084      	sub	sp, #16
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800329c:	2300      	movs	r3, #0
 800329e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80032a0:	6839      	ldr	r1, [r7, #0]
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f003 fb95 	bl	80069d2 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80032a8:	4603      	mov	r3, r0
 80032aa:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80032ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	70fb      	strb	r3, [r7, #3]
 80032c4:	4613      	mov	r3, r2
 80032c6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80032c8:	2300      	movs	r3, #0
 80032ca:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80032cc:	78ba      	ldrb	r2, [r7, #2]
 80032ce:	78fb      	ldrb	r3, [r7, #3]
 80032d0:	4619      	mov	r1, r3
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f002 ffec 	bl	80062b0 <VL53L0X_set_vcsel_pulse_period>
 80032d8:	4603      	mov	r3, r0
 80032da:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80032dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	460b      	mov	r3, r1
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80032fa:	7afb      	ldrb	r3, [r7, #11]
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	4619      	mov	r1, r3
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f003 fa5c 	bl	80067be <VL53L0X_get_vcsel_pulse_period>
 8003306:	4603      	mov	r3, r0
 8003308:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800330a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	70fb      	strb	r3, [r7, #3]
 8003324:	4613      	mov	r3, r2
 8003326:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003328:	2300      	movs	r3, #0
 800332a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800332c:	2300      	movs	r3, #0
 800332e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8003330:	2300      	movs	r3, #0
 8003332:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003334:	f107 030f 	add.w	r3, r7, #15
 8003338:	461a      	mov	r2, r3
 800333a:	2101      	movs	r1, #1
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f004 fe7b 	bl	8008038 <VL53L0X_RdByte>
 8003342:	4603      	mov	r3, r0
 8003344:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800334a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d159      	bne.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8003352:	78bb      	ldrb	r3, [r7, #2]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d12b      	bne.n	80033b0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	2b04      	cmp	r3, #4
 800335c:	d825      	bhi.n	80033aa <VL53L0X_SetSequenceStepEnable+0x92>
 800335e:	a201      	add	r2, pc, #4	@ (adr r2, 8003364 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8003360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003364:	08003379 	.word	0x08003379
 8003368:	08003383 	.word	0x08003383
 800336c:	0800338d 	.word	0x0800338d
 8003370:	08003397 	.word	0x08003397
 8003374:	080033a1 	.word	0x080033a1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8003378:	7dbb      	ldrb	r3, [r7, #22]
 800337a:	f043 0310 	orr.w	r3, r3, #16
 800337e:	75bb      	strb	r3, [r7, #22]
				break;
 8003380:	e041      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8003382:	7dbb      	ldrb	r3, [r7, #22]
 8003384:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8003388:	75bb      	strb	r3, [r7, #22]
				break;
 800338a:	e03c      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800338c:	7dbb      	ldrb	r3, [r7, #22]
 800338e:	f043 0304 	orr.w	r3, r3, #4
 8003392:	75bb      	strb	r3, [r7, #22]
				break;
 8003394:	e037      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8003396:	7dbb      	ldrb	r3, [r7, #22]
 8003398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800339c:	75bb      	strb	r3, [r7, #22]
				break;
 800339e:	e032      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80033a0:	7dbb      	ldrb	r3, [r7, #22]
 80033a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80033a6:	75bb      	strb	r3, [r7, #22]
				break;
 80033a8:	e02d      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80033aa:	23fc      	movs	r3, #252	@ 0xfc
 80033ac:	75fb      	strb	r3, [r7, #23]
 80033ae:	e02a      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d825      	bhi.n	8003402 <VL53L0X_SetSequenceStepEnable+0xea>
 80033b6:	a201      	add	r2, pc, #4	@ (adr r2, 80033bc <VL53L0X_SetSequenceStepEnable+0xa4>)
 80033b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033bc:	080033d1 	.word	0x080033d1
 80033c0:	080033db 	.word	0x080033db
 80033c4:	080033e5 	.word	0x080033e5
 80033c8:	080033ef 	.word	0x080033ef
 80033cc:	080033f9 	.word	0x080033f9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80033d0:	7dbb      	ldrb	r3, [r7, #22]
 80033d2:	f023 0310 	bic.w	r3, r3, #16
 80033d6:	75bb      	strb	r3, [r7, #22]
				break;
 80033d8:	e015      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80033da:	7dbb      	ldrb	r3, [r7, #22]
 80033dc:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80033e0:	75bb      	strb	r3, [r7, #22]
				break;
 80033e2:	e010      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80033e4:	7dbb      	ldrb	r3, [r7, #22]
 80033e6:	f023 0304 	bic.w	r3, r3, #4
 80033ea:	75bb      	strb	r3, [r7, #22]
				break;
 80033ec:	e00b      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80033ee:	7dbb      	ldrb	r3, [r7, #22]
 80033f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033f4:	75bb      	strb	r3, [r7, #22]
				break;
 80033f6:	e006      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80033f8:	7dbb      	ldrb	r3, [r7, #22]
 80033fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033fe:	75bb      	strb	r3, [r7, #22]
				break;
 8003400:	e001      	b.n	8003406 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003402:	23fc      	movs	r3, #252	@ 0xfc
 8003404:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	7dba      	ldrb	r2, [r7, #22]
 800340a:	429a      	cmp	r2, r3
 800340c:	d01e      	beq.n	800344c <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800340e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d107      	bne.n	8003426 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8003416:	7dbb      	ldrb	r3, [r7, #22]
 8003418:	461a      	mov	r2, r3
 800341a:	2101      	movs	r1, #1
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f004 fd57 	bl	8007ed0 <VL53L0X_WrByte>
 8003422:	4603      	mov	r3, r0
 8003424:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8003426:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d103      	bne.n	8003436 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	7dba      	ldrb	r2, [r7, #22]
 8003432:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8003436:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d106      	bne.n	800344c <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8003444:	6939      	ldr	r1, [r7, #16]
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7ff ff10 	bl	800326c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800344c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	607b      	str	r3, [r7, #4]
 8003462:	460b      	mov	r3, r1
 8003464:	72fb      	strb	r3, [r7, #11]
 8003466:	4613      	mov	r3, r2
 8003468:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800346a:	2300      	movs	r3, #0
 800346c:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8003474:	7afb      	ldrb	r3, [r7, #11]
 8003476:	2b04      	cmp	r3, #4
 8003478:	d836      	bhi.n	80034e8 <sequence_step_enabled+0x90>
 800347a:	a201      	add	r2, pc, #4	@ (adr r2, 8003480 <sequence_step_enabled+0x28>)
 800347c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003480:	08003495 	.word	0x08003495
 8003484:	080034a7 	.word	0x080034a7
 8003488:	080034b9 	.word	0x080034b9
 800348c:	080034cb 	.word	0x080034cb
 8003490:	080034dd 	.word	0x080034dd
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8003494:	7abb      	ldrb	r3, [r7, #10]
 8003496:	111b      	asrs	r3, r3, #4
 8003498:	b2db      	uxtb	r3, r3
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	701a      	strb	r2, [r3, #0]
		break;
 80034a4:	e022      	b.n	80034ec <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80034a6:	7abb      	ldrb	r3, [r7, #10]
 80034a8:	10db      	asrs	r3, r3, #3
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	701a      	strb	r2, [r3, #0]
		break;
 80034b6:	e019      	b.n	80034ec <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80034b8:	7abb      	ldrb	r3, [r7, #10]
 80034ba:	109b      	asrs	r3, r3, #2
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	701a      	strb	r2, [r3, #0]
		break;
 80034c8:	e010      	b.n	80034ec <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80034ca:	7abb      	ldrb	r3, [r7, #10]
 80034cc:	119b      	asrs	r3, r3, #6
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	701a      	strb	r2, [r3, #0]
		break;
 80034da:	e007      	b.n	80034ec <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80034dc:	7abb      	ldrb	r3, [r7, #10]
 80034de:	09db      	lsrs	r3, r3, #7
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	701a      	strb	r2, [r3, #0]
		break;
 80034e6:	e001      	b.n	80034ec <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80034e8:	23fc      	movs	r3, #252	@ 0xfc
 80034ea:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80034ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	371c      	adds	r7, #28
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003506:	2300      	movs	r3, #0
 8003508:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800350a:	2300      	movs	r3, #0
 800350c:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800350e:	f107 030e 	add.w	r3, r7, #14
 8003512:	461a      	mov	r2, r3
 8003514:	2101      	movs	r1, #1
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f004 fd8e 	bl	8008038 <VL53L0X_RdByte>
 800351c:	4603      	mov	r3, r0
 800351e:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8003520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d107      	bne.n	8003538 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8003528:	7bba      	ldrb	r2, [r7, #14]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2100      	movs	r1, #0
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ff92 	bl	8003458 <sequence_step_enabled>
 8003534:	4603      	mov	r3, r0
 8003536:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d108      	bne.n	8003552 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8003540:	7bba      	ldrb	r2, [r7, #14]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	3302      	adds	r3, #2
 8003546:	2101      	movs	r1, #1
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f7ff ff85 	bl	8003458 <sequence_step_enabled>
 800354e:	4603      	mov	r3, r0
 8003550:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d108      	bne.n	800356c <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800355a:	7bba      	ldrb	r2, [r7, #14]
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	3301      	adds	r3, #1
 8003560:	2102      	movs	r1, #2
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff ff78 	bl	8003458 <sequence_step_enabled>
 8003568:	4603      	mov	r3, r0
 800356a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800356c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d108      	bne.n	8003586 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8003574:	7bba      	ldrb	r2, [r7, #14]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	3303      	adds	r3, #3
 800357a:	2103      	movs	r1, #3
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff ff6b 	bl	8003458 <sequence_step_enabled>
 8003582:	4603      	mov	r3, r0
 8003584:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d108      	bne.n	80035a0 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800358e:	7bba      	ldrb	r2, [r7, #14]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	3304      	adds	r3, #4
 8003594:	2104      	movs	r1, #4
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f7ff ff5e 	bl	8003458 <sequence_step_enabled>
 800359c:	4603      	mov	r3, r0
 800359e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80035a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	75fb      	strb	r3, [r7, #23]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80035ba:	f107 030e 	add.w	r3, r7, #14
 80035be:	461a      	mov	r2, r3
 80035c0:	21f8      	movs	r1, #248	@ 0xf8
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f004 fd62 	bl	800808c <VL53L0X_RdWord>
 80035c8:	4603      	mov	r3, r0
 80035ca:	75fb      	strb	r3, [r7, #23]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80035cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d112      	bne.n	80035fa <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x4e>
		if (osc_calibrate_val != 0) {
 80035d4:	89fb      	ldrh	r3, [r7, #14]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d006      	beq.n	80035e8 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x3c>
			IMPeriodMilliSeconds =
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
 80035da:	89fb      	ldrh	r3, [r7, #14]
 80035dc:	461a      	mov	r2, r3
			IMPeriodMilliSeconds =
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	fb02 f303 	mul.w	r3, r2, r3
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	e001      	b.n	80035ec <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x40>
		} else {
			IMPeriodMilliSeconds =
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	613b      	str	r3, [r7, #16]
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	2104      	movs	r1, #4
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f004 fcbb 	bl	8007f6c <VL53L0X_WrDWord>
 80035f6:	4603      	mov	r3, r0
 80035f8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80035fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x5c>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003608:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800361e:	2300      	movs	r3, #0
 8003620:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8003622:	f107 030c 	add.w	r3, r7, #12
 8003626:	461a      	mov	r2, r3
 8003628:	21f8      	movs	r1, #248	@ 0xf8
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f004 fd2e 	bl	800808c <VL53L0X_RdWord>
 8003630:	4603      	mov	r3, r0
 8003632:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8003634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d108      	bne.n	800364e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800363c:	f107 0308 	add.w	r3, r7, #8
 8003640:	461a      	mov	r2, r3
 8003642:	2104      	movs	r1, #4
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f004 fd57 	bl	80080f8 <VL53L0X_RdDWord>
 800364a:	4603      	mov	r3, r0
 800364c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800364e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10c      	bne.n	8003670 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8003656:	89bb      	ldrh	r3, [r7, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d005      	beq.n	8003668 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	89ba      	ldrh	r2, [r7, #12]
 8003660:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003670:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003686:	2300      	movs	r3, #0
 8003688:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	7d1b      	ldrb	r3, [r3, #20]
 800368e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	7bba      	ldrb	r2, [r7, #14]
 8003694:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b086      	sub	sp, #24
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
 80036ae:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80036b4:	f107 030e 	add.w	r3, r7, #14
 80036b8:	461a      	mov	r2, r3
 80036ba:	2120      	movs	r1, #32
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f004 fce5 	bl	800808c <VL53L0X_RdWord>
 80036c2:	4603      	mov	r3, r0
 80036c4:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80036c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d118      	bne.n	8003700 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80036ce:	89fb      	ldrh	r3, [r7, #14]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d109      	bne.n	80036e8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	751a      	strb	r2, [r3, #20]
 80036e6:	e00b      	b.n	8003700 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80036e8:	89fb      	ldrh	r3, [r7, #14]
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003700:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	807b      	strh	r3, [r7, #2]
 8003718:	4613      	mov	r3, r2
 800371a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800371c:	2300      	movs	r3, #0
 800371e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800372c:	887b      	ldrh	r3, [r7, #2]
 800372e:	2b05      	cmp	r3, #5
 8003730:	d902      	bls.n	8003738 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003732:	23fc      	movs	r3, #252	@ 0xfc
 8003734:	75fb      	strb	r3, [r7, #23]
 8003736:	e05b      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8003738:	787b      	ldrb	r3, [r7, #1]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d106      	bne.n	800374c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800373e:	2300      	movs	r3, #0
 8003740:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8003742:	2300      	movs	r3, #0
 8003744:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8003746:	2301      	movs	r3, #1
 8003748:	73bb      	strb	r3, [r7, #14]
 800374a:	e00a      	b.n	8003762 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800374c:	887b      	ldrh	r3, [r7, #2]
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	330a      	adds	r3, #10
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800375a:	2300      	movs	r3, #0
 800375c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800375e:	2301      	movs	r3, #1
 8003760:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8003762:	887b      	ldrh	r3, [r7, #2]
 8003764:	2b05      	cmp	r3, #5
 8003766:	d841      	bhi.n	80037ec <VL53L0X_SetLimitCheckEnable+0xe0>
 8003768:	a201      	add	r2, pc, #4	@ (adr r2, 8003770 <VL53L0X_SetLimitCheckEnable+0x64>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003789 	.word	0x08003789
 8003774:	08003793 	.word	0x08003793
 8003778:	080037a9 	.word	0x080037a9
 800377c:	080037b3 	.word	0x080037b3
 8003780:	080037bd 	.word	0x080037bd
 8003784:	080037d5 	.word	0x080037d5

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	7bfa      	ldrb	r2, [r7, #15]
 800378c:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8003790:	e02e      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8003796:	b29b      	uxth	r3, r3
 8003798:	461a      	mov	r2, r3
 800379a:	2144      	movs	r1, #68	@ 0x44
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f004 fbbb 	bl	8007f18 <VL53L0X_WrWord>
 80037a2:	4603      	mov	r3, r0
 80037a4:	75fb      	strb	r3, [r7, #23]

			break;
 80037a6:	e023      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	7bfa      	ldrb	r2, [r7, #15]
 80037ac:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80037b0:	e01e      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7bfa      	ldrb	r2, [r7, #15]
 80037b6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80037ba:	e019      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80037bc:	7bbb      	ldrb	r3, [r7, #14]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80037c2:	7b7b      	ldrb	r3, [r7, #13]
 80037c4:	22fe      	movs	r2, #254	@ 0xfe
 80037c6:	2160      	movs	r1, #96	@ 0x60
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f004 fc01 	bl	8007fd0 <VL53L0X_UpdateByte>
 80037ce:	4603      	mov	r3, r0
 80037d0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80037d2:	e00d      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80037d4:	7bbb      	ldrb	r3, [r7, #14]
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80037da:	7b7b      	ldrb	r3, [r7, #13]
 80037dc:	22ef      	movs	r2, #239	@ 0xef
 80037de:	2160      	movs	r1, #96	@ 0x60
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f004 fbf5 	bl	8007fd0 <VL53L0X_UpdateByte>
 80037e6:	4603      	mov	r3, r0
 80037e8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80037ea:	e001      	b.n	80037f0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80037ec:	23fc      	movs	r3, #252	@ 0xfc
 80037ee:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80037f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10f      	bne.n	8003818 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80037f8:	787b      	ldrb	r3, [r7, #1]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80037fe:	887b      	ldrh	r3, [r7, #2]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	4413      	add	r3, r2
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2020 	strb.w	r2, [r3, #32]
 800380a:	e005      	b.n	8003818 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800380c:	887b      	ldrh	r3, [r7, #2]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	4413      	add	r3, r2
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003818:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8003824:	b480      	push	{r7}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	460b      	mov	r3, r1
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003832:	2300      	movs	r3, #0
 8003834:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8003836:	897b      	ldrh	r3, [r7, #10]
 8003838:	2b05      	cmp	r3, #5
 800383a:	d905      	bls.n	8003848 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800383c:	23fc      	movs	r3, #252	@ 0xfc
 800383e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	701a      	strb	r2, [r3, #0]
 8003846:	e008      	b.n	800385a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8003848:	897b      	ldrh	r3, [r7, #10]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4413      	add	r3, r2
 800384e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003852:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	7dba      	ldrb	r2, [r7, #22]
 8003858:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800385a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800385e:	4618      	mov	r0, r3
 8003860:	371c      	adds	r7, #28
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	460b      	mov	r3, r1
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800387a:	2300      	movs	r3, #0
 800387c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800387e:	897b      	ldrh	r3, [r7, #10]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	4413      	add	r3, r2
 8003884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003888:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800388a:	7dbb      	ldrb	r3, [r7, #22]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d107      	bne.n	80038a0 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003890:	897b      	ldrh	r3, [r7, #10]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	330a      	adds	r3, #10
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	605a      	str	r2, [r3, #4]
 800389e:	e040      	b.n	8003922 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80038a0:	897b      	ldrh	r3, [r7, #10]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d830      	bhi.n	8003908 <VL53L0X_SetLimitCheckValue+0x9c>
 80038a6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ac <VL53L0X_SetLimitCheckValue+0x40>)
 80038a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ac:	080038c5 	.word	0x080038c5
 80038b0:	080038cd 	.word	0x080038cd
 80038b4:	080038e3 	.word	0x080038e3
 80038b8:	080038eb 	.word	0x080038eb
 80038bc:	080038f3 	.word	0x080038f3
 80038c0:	080038f3 	.word	0x080038f3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80038ca:	e01f      	b.n	800390c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	461a      	mov	r2, r3
 80038d4:	2144      	movs	r1, #68	@ 0x44
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f004 fb1e 	bl	8007f18 <VL53L0X_WrWord>
 80038dc:	4603      	mov	r3, r0
 80038de:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80038e0:	e014      	b.n	800390c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80038e8:	e010      	b.n	800390c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	639a      	str	r2, [r3, #56]	@ 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80038f0:	e00c      	b.n	800390c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	461a      	mov	r2, r3
 80038fa:	2164      	movs	r1, #100	@ 0x64
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f004 fb0b 	bl	8007f18 <VL53L0X_WrWord>
 8003902:	4603      	mov	r3, r0
 8003904:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8003906:	e001      	b.n	800390c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003908:	23fc      	movs	r3, #252	@ 0xfc
 800390a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800390c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003914:	897b      	ldrh	r3, [r7, #10]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	330a      	adds	r3, #10
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003922:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop

08003930 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	460b      	mov	r3, r1
 800393a:	607a      	str	r2, [r7, #4]
 800393c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800393e:	2300      	movs	r3, #0
 8003940:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8003942:	2300      	movs	r3, #0
 8003944:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8003946:	897b      	ldrh	r3, [r7, #10]
 8003948:	2b05      	cmp	r3, #5
 800394a:	d847      	bhi.n	80039dc <VL53L0X_GetLimitCheckValue+0xac>
 800394c:	a201      	add	r2, pc, #4	@ (adr r2, 8003954 <VL53L0X_GetLimitCheckValue+0x24>)
 800394e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003952:	bf00      	nop
 8003954:	0800396d 	.word	0x0800396d
 8003958:	08003979 	.word	0x08003979
 800395c:	0800399f 	.word	0x0800399f
 8003960:	080039ab 	.word	0x080039ab
 8003964:	080039b7 	.word	0x080039b7
 8003968:	080039b7 	.word	0x080039b7

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	77bb      	strb	r3, [r7, #30]
		break;
 8003976:	e033      	b.n	80039e0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8003978:	f107 0316 	add.w	r3, r7, #22
 800397c:	461a      	mov	r2, r3
 800397e:	2144      	movs	r1, #68	@ 0x44
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f004 fb83 	bl	800808c <VL53L0X_RdWord>
 8003986:	4603      	mov	r3, r0
 8003988:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800398a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d102      	bne.n	8003998 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8003992:	8afb      	ldrh	r3, [r7, #22]
 8003994:	025b      	lsls	r3, r3, #9
 8003996:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8003998:	2301      	movs	r3, #1
 800399a:	77bb      	strb	r3, [r7, #30]
		break;
 800399c:	e020      	b.n	80039e0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80039a4:	2300      	movs	r3, #0
 80039a6:	77bb      	strb	r3, [r7, #30]
		break;
 80039a8:	e01a      	b.n	80039e0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ae:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	77bb      	strb	r3, [r7, #30]
		break;
 80039b4:	e014      	b.n	80039e0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80039b6:	f107 0316 	add.w	r3, r7, #22
 80039ba:	461a      	mov	r2, r3
 80039bc:	2164      	movs	r1, #100	@ 0x64
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f004 fb64 	bl	800808c <VL53L0X_RdWord>
 80039c4:	4603      	mov	r3, r0
 80039c6:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80039c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d102      	bne.n	80039d6 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80039d0:	8afb      	ldrh	r3, [r7, #22]
 80039d2:	025b      	lsls	r3, r3, #9
 80039d4:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80039d6:	2300      	movs	r3, #0
 80039d8:	77bb      	strb	r3, [r7, #30]
		break;
 80039da:	e001      	b.n	80039e0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80039dc:	23fc      	movs	r3, #252	@ 0xfc
 80039de:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80039e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d12a      	bne.n	8003a3e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80039e8:	7fbb      	ldrb	r3, [r7, #30]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d124      	bne.n	8003a38 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d110      	bne.n	8003a16 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80039f4:	897b      	ldrh	r3, [r7, #10]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	330a      	adds	r3, #10
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003a08:	897b      	ldrh	r3, [r7, #10]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2020 	strb.w	r2, [r3, #32]
 8003a14:	e013      	b.n	8003a3e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003a1c:	897b      	ldrh	r3, [r7, #10]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	330a      	adds	r3, #10
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003a2a:	897b      	ldrh	r3, [r7, #10]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	4413      	add	r3, r2
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2020 	strb.w	r2, [r3, #32]
 8003a36:	e002      	b.n	8003a3e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003a3e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop

08003a4c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8003a5a:	f107 030e 	add.w	r3, r7, #14
 8003a5e:	461a      	mov	r2, r3
 8003a60:	2101      	movs	r1, #1
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f004 fae8 	bl	8008038 <VL53L0X_RdByte>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8003a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10e      	bne.n	8003a92 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8003a74:	7bba      	ldrb	r2, [r7, #14]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		if (data & (0x01 << 7))
 8003a7c:	7bbb      	ldrb	r3, [r7, #14]
 8003a7e:	b25b      	sxtb	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	da03      	bge.n	8003a8c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2201      	movs	r2, #1
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	e002      	b.n	8003a92 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d104      	bne.n	8003aa4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	781a      	ldrb	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8003abc:	f107 030e 	add.w	r3, r7, #14
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff fba0 	bl	8003208 <VL53L0X_GetDeviceMode>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 8003acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d107      	bne.n	8003ae4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8003ad4:	7bbb      	ldrb	r3, [r7, #14]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d104      	bne.n	8003ae4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f924 	bl	8003d28 <VL53L0X_StartMeasurement>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8003ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d104      	bne.n	8003af6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f001 fbbf 	bl	8005270 <VL53L0X_measurement_poll_for_completion>
 8003af2:	4603      	mov	r3, r0
 8003af4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8003af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8003afe:	7bbb      	ldrb	r3, [r7, #14]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d103      	bne.n	8003b0c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2203      	movs	r2, #3
 8003b08:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 8003b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003b24:	2300      	movs	r3, #0
 8003b26:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8003b28:	2301      	movs	r3, #1
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	68b9      	ldr	r1, [r7, #8]
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f001 fb61 	bl	80051f6 <VL53L0X_perform_ref_calibration>
 8003b34:	4603      	mov	r3, r0
 8003b36:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8003b38:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003b50:	2300      	movs	r3, #0
 8003b52:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003b5a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 8003b5c:	7dbb      	ldrb	r3, [r7, #22]
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	f000 8093 	beq.w	8003c8a <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	f300 80d6 	bgt.w	8003d16 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d002      	beq.n	8003b74 <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d047      	beq.n	8003c02 <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 8003b72:	e0d0      	b.n	8003d16 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003b74:	f107 030c 	add.w	r3, r7, #12
 8003b78:	f107 0210 	add.w	r2, r7, #16
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fc42 	bl	8004408 <VL53L0X_GetInterruptThresholds>
 8003b84:	4603      	mov	r3, r0
 8003b86:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8003b8e:	f240 80bd 	bls.w	8003d0c <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 8003b92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f040 80b8 	bne.w	8003d0c <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d006      	beq.n	8003bb0 <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003ba2:	4960      	ldr	r1, [pc, #384]	@ (8003d24 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f002 ffc5 	bl	8006b34 <VL53L0X_load_tuning_settings>
 8003baa:	4603      	mov	r3, r0
 8003bac:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8003bae:	e0ad      	b.n	8003d0c <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8003bb0:	2204      	movs	r2, #4
 8003bb2:	21ff      	movs	r1, #255	@ 0xff
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f004 f98b 	bl	8007ed0 <VL53L0X_WrByte>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	7dfb      	ldrb	r3, [r7, #23]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2170      	movs	r1, #112	@ 0x70
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f004 f981 	bl	8007ed0 <VL53L0X_WrByte>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	7dfb      	ldrb	r3, [r7, #23]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003bd8:	2200      	movs	r2, #0
 8003bda:	21ff      	movs	r1, #255	@ 0xff
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f004 f977 	bl	8007ed0 <VL53L0X_WrByte>
 8003be2:	4603      	mov	r3, r0
 8003be4:	461a      	mov	r2, r3
 8003be6:	7dfb      	ldrb	r3, [r7, #23]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003bec:	2200      	movs	r2, #0
 8003bee:	2180      	movs	r1, #128	@ 0x80
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f004 f96d 	bl	8007ed0 <VL53L0X_WrByte>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	7dfb      	ldrb	r3, [r7, #23]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	75fb      	strb	r3, [r7, #23]
		break;
 8003c00:	e084      	b.n	8003d0c <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003c02:	f107 030c 	add.w	r3, r7, #12
 8003c06:	f107 0210 	add.w	r2, r7, #16
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 fbfb 	bl	8004408 <VL53L0X_GetInterruptThresholds>
 8003c12:	4603      	mov	r3, r0
 8003c14:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d079      	beq.n	8003d10 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 8003c1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d175      	bne.n	8003d10 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8003c24:	78fb      	ldrb	r3, [r7, #3]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d006      	beq.n	8003c38 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003c2a:	493e      	ldr	r1, [pc, #248]	@ (8003d24 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f002 ff81 	bl	8006b34 <VL53L0X_load_tuning_settings>
 8003c32:	4603      	mov	r3, r0
 8003c34:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8003c36:	e06b      	b.n	8003d10 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8003c38:	2204      	movs	r2, #4
 8003c3a:	21ff      	movs	r1, #255	@ 0xff
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f004 f947 	bl	8007ed0 <VL53L0X_WrByte>
 8003c42:	4603      	mov	r3, r0
 8003c44:	461a      	mov	r2, r3
 8003c46:	7dfb      	ldrb	r3, [r7, #23]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2170      	movs	r1, #112	@ 0x70
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f004 f93d 	bl	8007ed0 <VL53L0X_WrByte>
 8003c56:	4603      	mov	r3, r0
 8003c58:	461a      	mov	r2, r3
 8003c5a:	7dfb      	ldrb	r3, [r7, #23]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003c60:	2200      	movs	r2, #0
 8003c62:	21ff      	movs	r1, #255	@ 0xff
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f004 f933 	bl	8007ed0 <VL53L0X_WrByte>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003c74:	2200      	movs	r2, #0
 8003c76:	2180      	movs	r1, #128	@ 0x80
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f004 f929 	bl	8007ed0 <VL53L0X_WrByte>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	7dfb      	ldrb	r3, [r7, #23]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	75fb      	strb	r3, [r7, #23]
		break;
 8003c88:	e042      	b.n	8003d10 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003c8a:	f107 030c 	add.w	r3, r7, #12
 8003c8e:	f107 0210 	add.w	r2, r7, #16
 8003c92:	2101      	movs	r1, #1
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 fbb7 	bl	8004408 <VL53L0X_GetInterruptThresholds>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 8003c9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d136      	bne.n	8003d14 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 8003ca6:	78fb      	ldrb	r3, [r7, #3]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d006      	beq.n	8003cba <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003cac:	491d      	ldr	r1, [pc, #116]	@ (8003d24 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f002 ff40 	bl	8006b34 <VL53L0X_load_tuning_settings>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8003cb8:	e02c      	b.n	8003d14 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8003cba:	2204      	movs	r2, #4
 8003cbc:	21ff      	movs	r1, #255	@ 0xff
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f004 f906 	bl	8007ed0 <VL53L0X_WrByte>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	7dfb      	ldrb	r3, [r7, #23]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2170      	movs	r1, #112	@ 0x70
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f004 f8fc 	bl	8007ed0 <VL53L0X_WrByte>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	461a      	mov	r2, r3
 8003cdc:	7dfb      	ldrb	r3, [r7, #23]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	21ff      	movs	r1, #255	@ 0xff
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f004 f8f2 	bl	8007ed0 <VL53L0X_WrByte>
 8003cec:	4603      	mov	r3, r0
 8003cee:	461a      	mov	r2, r3
 8003cf0:	7dfb      	ldrb	r3, [r7, #23]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2180      	movs	r1, #128	@ 0x80
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f004 f8e8 	bl	8007ed0 <VL53L0X_WrByte>
 8003d00:	4603      	mov	r3, r0
 8003d02:	461a      	mov	r2, r3
 8003d04:	7dfb      	ldrb	r3, [r7, #23]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	75fb      	strb	r3, [r7, #23]
		break;
 8003d0a:	e003      	b.n	8003d14 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 8003d0c:	bf00      	nop
 8003d0e:	e002      	b.n	8003d16 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8003d10:	bf00      	nop
 8003d12:	e000      	b.n	8003d16 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8003d14:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003d16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3718      	adds	r7, #24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	20000104 	.word	0x20000104

08003d28 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b086      	sub	sp, #24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d30:	2300      	movs	r3, #0
 8003d32:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8003d34:	2301      	movs	r3, #1
 8003d36:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8003d38:	f107 030e 	add.w	r3, r7, #14
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff fa62 	bl	8003208 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003d44:	2201      	movs	r2, #1
 8003d46:	2180      	movs	r1, #128	@ 0x80
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f004 f8c1 	bl	8007ed0 <VL53L0X_WrByte>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003d52:	2201      	movs	r2, #1
 8003d54:	21ff      	movs	r1, #255	@ 0xff
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f004 f8ba 	bl	8007ed0 <VL53L0X_WrByte>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003d60:	2200      	movs	r2, #0
 8003d62:	2100      	movs	r1, #0
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f004 f8b3 	bl	8007ed0 <VL53L0X_WrByte>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8003d74:	461a      	mov	r2, r3
 8003d76:	2191      	movs	r1, #145	@ 0x91
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f004 f8a9 	bl	8007ed0 <VL53L0X_WrByte>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003d82:	2201      	movs	r2, #1
 8003d84:	2100      	movs	r1, #0
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f004 f8a2 	bl	8007ed0 <VL53L0X_WrByte>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003d90:	2200      	movs	r2, #0
 8003d92:	21ff      	movs	r1, #255	@ 0xff
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f004 f89b 	bl	8007ed0 <VL53L0X_WrByte>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2180      	movs	r1, #128	@ 0x80
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f004 f894 	bl	8007ed0 <VL53L0X_WrByte>
 8003da8:	4603      	mov	r3, r0
 8003daa:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8003dac:	7bbb      	ldrb	r3, [r7, #14]
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d054      	beq.n	8003e5c <VL53L0X_StartMeasurement+0x134>
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	dc6c      	bgt.n	8003e90 <VL53L0X_StartMeasurement+0x168>
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d002      	beq.n	8003dc0 <VL53L0X_StartMeasurement+0x98>
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d034      	beq.n	8003e28 <VL53L0X_StartMeasurement+0x100>
 8003dbe:	e067      	b.n	8003e90 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f004 f883 	bl	8007ed0 <VL53L0X_WrByte>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
 8003dd0:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8003dd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d15d      	bne.n	8003e96 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8003de4:	f107 030d 	add.w	r3, r7, #13
 8003de8:	461a      	mov	r2, r3
 8003dea:	2100      	movs	r1, #0
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f004 f923 	bl	8008038 <VL53L0X_RdByte>
 8003df2:	4603      	mov	r3, r0
 8003df4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8003dfc:	7b7a      	ldrb	r2, [r7, #13]
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	4013      	ands	r3, r2
 8003e02:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8003e04:	7bfa      	ldrb	r2, [r7, #15]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d107      	bne.n	8003e1a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8003e0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003e18:	d3e1      	bcc.n	8003dde <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003e20:	d339      	bcc.n	8003e96 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8003e22:	23f9      	movs	r3, #249	@ 0xf9
 8003e24:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8003e26:	e036      	b.n	8003e96 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8003e28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d105      	bne.n	8003e3c <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8003e30:	2101      	movs	r1, #1
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7ff fe86 	bl	8003b44 <VL53L0X_CheckAndLoadInterruptSettings>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	2100      	movs	r1, #0
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f004 f845 	bl	8007ed0 <VL53L0X_WrByte>
 8003e46:	4603      	mov	r3, r0
 8003e48:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8003e4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d123      	bne.n	8003e9a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2204      	movs	r2, #4
 8003e56:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
		}
		break;
 8003e5a:	e01e      	b.n	8003e9a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8003e5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8003e64:	2101      	movs	r1, #1
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7ff fe6c 	bl	8003b44 <VL53L0X_CheckAndLoadInterruptSettings>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8003e70:	2204      	movs	r2, #4
 8003e72:	2100      	movs	r1, #0
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f004 f82b 	bl	8007ed0 <VL53L0X_WrByte>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8003e7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10b      	bne.n	8003e9e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2204      	movs	r2, #4
 8003e8a:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
		}
		break;
 8003e8e:	e006      	b.n	8003e9e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8003e90:	23f8      	movs	r3, #248	@ 0xf8
 8003e92:	75fb      	strb	r3, [r7, #23]
 8003e94:	e004      	b.n	8003ea0 <VL53L0X_StartMeasurement+0x178>
		break;
 8003e96:	bf00      	nop
 8003e98:	e002      	b.n	8003ea0 <VL53L0X_StartMeasurement+0x178>
		break;
 8003e9a:	bf00      	nop
 8003e9c:	e000      	b.n	8003ea0 <VL53L0X_StartMeasurement+0x178>
		break;
 8003e9e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8003ea0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003ec0:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8003ec2:	7bbb      	ldrb	r3, [r7, #14]
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d112      	bne.n	8003eee <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8003ec8:	f107 0308 	add.w	r3, r7, #8
 8003ecc:	4619      	mov	r1, r3
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 fb0e 	bl	80044f0 <VL53L0X_GetInterruptMaskStatus>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d103      	bne.n	8003ee6 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	701a      	strb	r2, [r3, #0]
 8003ee4:	e01c      	b.n	8003f20 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	701a      	strb	r2, [r3, #0]
 8003eec:	e018      	b.n	8003f20 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8003eee:	f107 030d 	add.w	r3, r7, #13
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	2114      	movs	r1, #20
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f004 f89e 	bl	8008038 <VL53L0X_RdByte>
 8003efc:	4603      	mov	r3, r0
 8003efe:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8003f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10b      	bne.n	8003f20 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8003f08:	7b7b      	ldrb	r3, [r7, #13]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2201      	movs	r2, #1
 8003f16:	701a      	strb	r2, [r3, #0]
 8003f18:	e002      	b.n	8003f20 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8003f2c:	b5b0      	push	{r4, r5, r7, lr}
 8003f2e:	b096      	sub	sp, #88	@ 0x58
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f36:	2300      	movs	r3, #0
 8003f38:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8003f3c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003f40:	230c      	movs	r3, #12
 8003f42:	2114      	movs	r1, #20
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f003 ff97 	bl	8007e78 <VL53L0X_ReadMulti>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8003f50:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f040 80c8 	bne.w	80040ea <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 8003f66:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003f6a:	021b      	lsls	r3, r3, #8
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8003f72:	4413      	add	r3, r2
 8003f74:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8003f7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f82:	021b      	lsls	r3, r3, #8
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8003f8a:	4413      	add	r3, r2
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	025b      	lsls	r3, r3, #9
 8003f90:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f96:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 8003f98:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003f9c:	021b      	lsls	r3, r3, #8
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8003faa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003fae:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8003fb4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003fb8:	021b      	lsls	r3, r3, #8
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8003fcc:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8003fce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003fd2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f8b3 317e 	ldrh.w	r3, [r3, #382]	@ 0x17e
 8003fdc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 315d 	ldrb.w	r3, [r3, #349]	@ 0x15d
 8003fe4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8003fe8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003fea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003fee:	d046      	beq.n	800407e <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8003ff0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003ff2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003ff6:	fb02 f303 	mul.w	r3, r2, r3
 8003ffa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003ffe:	4a58      	ldr	r2, [pc, #352]	@ (8004160 <VL53L0X_GetRangingMeasurementData+0x234>)
 8004000:	fb82 1203 	smull	r1, r2, r2, r3
 8004004:	1192      	asrs	r2, r2, #6
 8004006:	17db      	asrs	r3, r3, #31
 8004008:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800400a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	7d1b      	ldrb	r3, [r3, #20]
 8004018:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800401c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004020:	2b00      	cmp	r3, #0
 8004022:	d02c      	beq.n	800407e <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8004024:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004026:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800402a:	fb02 f303 	mul.w	r3, r2, r3
 800402e:	121a      	asrs	r2, r3, #8
					<= 0) {
 8004030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8004032:	429a      	cmp	r2, r3
 8004034:	d10d      	bne.n	8004052 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8004036:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800403a:	2b00      	cmp	r3, #0
 800403c:	d004      	beq.n	8004048 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800403e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8004042:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004046:	e016      	b.n	8004076 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8004048:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800404c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004050:	e011      	b.n	8004076 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8004052:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004058:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800405c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800405e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8004062:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8004066:	121b      	asrs	r3, r3, #8
 8004068:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800406a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800406c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800406e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8004072:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8004076:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800407a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800407e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00d      	beq.n	80040a2 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8004086:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800408a:	089b      	lsrs	r3, r3, #2
 800408c:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8004092:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004096:	b2db      	uxtb	r3, r3
 8004098:	019b      	lsls	r3, r3, #6
 800409a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	75da      	strb	r2, [r3, #23]
 80040a0:	e006      	b.n	80040b0 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80040a8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2200      	movs	r2, #0
 80040ae:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80040b0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80040b4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80040b8:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80040bc:	9301      	str	r3, [sp, #4]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	4613      	mov	r3, r2
 80040c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f003 f986 	bl	80073d8 <VL53L0X_get_pal_range_status>
 80040cc:	4603      	mov	r3, r0
 80040ce:	461a      	mov	r2, r3
 80040d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80040da:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80040e2:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80040ea:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d12f      	bne.n	8004152 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f107 040c 	add.w	r4, r7, #12
 80040f8:	f103 0580 	add.w	r5, r3, #128	@ 0x80
 80040fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004100:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004104:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800410c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8004112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800411a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8004120:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8004126:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800412c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8004132:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8004138:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8004142:	f107 050c 	add.w	r5, r7, #12
 8004146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800414a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800414e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004152:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8004156:	4618      	mov	r0, r3
 8004158:	3750      	adds	r7, #80	@ 0x50
 800415a:	46bd      	mov	sp, r7
 800415c:	bdb0      	pop	{r4, r5, r7, pc}
 800415e:	bf00      	nop
 8004160:	10624dd3 	.word	0x10624dd3

08004164 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800416e:	2300      	movs	r3, #0
 8004170:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8004172:	2100      	movs	r1, #0
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff f81b 	bl	80031b0 <VL53L0X_SetDeviceMode>
 800417a:	4603      	mov	r3, r0
 800417c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800417e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d104      	bne.n	8004190 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7ff fc92 	bl	8003ab0 <VL53L0X_PerformSingleMeasurement>
 800418c:	4603      	mov	r3, r0
 800418e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004190:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d105      	bne.n	80041a4 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8004198:	6839      	ldr	r1, [r7, #0]
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7ff fec6 	bl	8003f2c <VL53L0X_GetRangingMeasurementData>
 80041a0:	4603      	mov	r3, r0
 80041a2:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80041a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d105      	bne.n	80041b8 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80041ac:	2100      	movs	r1, #0
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f95e 	bl	8004470 <VL53L0X_ClearInterruptMask>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80041b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	4608      	mov	r0, r1
 80041ce:	4611      	mov	r1, r2
 80041d0:	461a      	mov	r2, r3
 80041d2:	4603      	mov	r3, r0
 80041d4:	70fb      	strb	r3, [r7, #3]
 80041d6:	460b      	mov	r3, r1
 80041d8:	70bb      	strb	r3, [r7, #2]
 80041da:	4613      	mov	r3, r2
 80041dc:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80041de:	2300      	movs	r3, #0
 80041e0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80041e8:	23f6      	movs	r3, #246	@ 0xf6
 80041ea:	73fb      	strb	r3, [r7, #15]
 80041ec:	e105      	b.n	80043fa <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80041ee:	78bb      	ldrb	r3, [r7, #2]
 80041f0:	2b14      	cmp	r3, #20
 80041f2:	d110      	bne.n	8004216 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80041f4:	7e3b      	ldrb	r3, [r7, #24]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d102      	bne.n	8004200 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80041fa:	2310      	movs	r3, #16
 80041fc:	73bb      	strb	r3, [r7, #14]
 80041fe:	e001      	b.n	8004204 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8004200:	2301      	movs	r3, #1
 8004202:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8004204:	7bbb      	ldrb	r3, [r7, #14]
 8004206:	461a      	mov	r2, r3
 8004208:	2184      	movs	r1, #132	@ 0x84
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f003 fe60 	bl	8007ed0 <VL53L0X_WrByte>
 8004210:	4603      	mov	r3, r0
 8004212:	73fb      	strb	r3, [r7, #15]
 8004214:	e0f1      	b.n	80043fa <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8004216:	78bb      	ldrb	r3, [r7, #2]
 8004218:	2b15      	cmp	r3, #21
 800421a:	f040 8097 	bne.w	800434c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800421e:	2201      	movs	r2, #1
 8004220:	21ff      	movs	r1, #255	@ 0xff
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f003 fe54 	bl	8007ed0 <VL53L0X_WrByte>
 8004228:	4603      	mov	r3, r0
 800422a:	461a      	mov	r2, r3
 800422c:	7bfb      	ldrb	r3, [r7, #15]
 800422e:	4313      	orrs	r3, r2
 8004230:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004232:	2200      	movs	r2, #0
 8004234:	2100      	movs	r1, #0
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f003 fe4a 	bl	8007ed0 <VL53L0X_WrByte>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	7bfb      	ldrb	r3, [r7, #15]
 8004242:	4313      	orrs	r3, r2
 8004244:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004246:	2200      	movs	r2, #0
 8004248:	21ff      	movs	r1, #255	@ 0xff
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f003 fe40 	bl	8007ed0 <VL53L0X_WrByte>
 8004250:	4603      	mov	r3, r0
 8004252:	461a      	mov	r2, r3
 8004254:	7bfb      	ldrb	r3, [r7, #15]
 8004256:	4313      	orrs	r3, r2
 8004258:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800425a:	2201      	movs	r2, #1
 800425c:	2180      	movs	r1, #128	@ 0x80
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f003 fe36 	bl	8007ed0 <VL53L0X_WrByte>
 8004264:	4603      	mov	r3, r0
 8004266:	461a      	mov	r2, r3
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	4313      	orrs	r3, r2
 800426c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800426e:	2202      	movs	r2, #2
 8004270:	2185      	movs	r1, #133	@ 0x85
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f003 fe2c 	bl	8007ed0 <VL53L0X_WrByte>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	4313      	orrs	r3, r2
 8004280:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004282:	2204      	movs	r2, #4
 8004284:	21ff      	movs	r1, #255	@ 0xff
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f003 fe22 	bl	8007ed0 <VL53L0X_WrByte>
 800428c:	4603      	mov	r3, r0
 800428e:	461a      	mov	r2, r3
 8004290:	7bfb      	ldrb	r3, [r7, #15]
 8004292:	4313      	orrs	r3, r2
 8004294:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004296:	2200      	movs	r2, #0
 8004298:	21cd      	movs	r1, #205	@ 0xcd
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f003 fe18 	bl	8007ed0 <VL53L0X_WrByte>
 80042a0:	4603      	mov	r3, r0
 80042a2:	461a      	mov	r2, r3
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80042aa:	2211      	movs	r2, #17
 80042ac:	21cc      	movs	r1, #204	@ 0xcc
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f003 fe0e 	bl	8007ed0 <VL53L0X_WrByte>
 80042b4:	4603      	mov	r3, r0
 80042b6:	461a      	mov	r2, r3
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80042be:	2207      	movs	r2, #7
 80042c0:	21ff      	movs	r1, #255	@ 0xff
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f003 fe04 	bl	8007ed0 <VL53L0X_WrByte>
 80042c8:	4603      	mov	r3, r0
 80042ca:	461a      	mov	r2, r3
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80042d2:	2200      	movs	r2, #0
 80042d4:	21be      	movs	r1, #190	@ 0xbe
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f003 fdfa 	bl	8007ed0 <VL53L0X_WrByte>
 80042dc:	4603      	mov	r3, r0
 80042de:	461a      	mov	r2, r3
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80042e6:	2206      	movs	r2, #6
 80042e8:	21ff      	movs	r1, #255	@ 0xff
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f003 fdf0 	bl	8007ed0 <VL53L0X_WrByte>
 80042f0:	4603      	mov	r3, r0
 80042f2:	461a      	mov	r2, r3
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80042fa:	2209      	movs	r2, #9
 80042fc:	21cc      	movs	r1, #204	@ 0xcc
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f003 fde6 	bl	8007ed0 <VL53L0X_WrByte>
 8004304:	4603      	mov	r3, r0
 8004306:	461a      	mov	r2, r3
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	4313      	orrs	r3, r2
 800430c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800430e:	2200      	movs	r2, #0
 8004310:	21ff      	movs	r1, #255	@ 0xff
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f003 fddc 	bl	8007ed0 <VL53L0X_WrByte>
 8004318:	4603      	mov	r3, r0
 800431a:	461a      	mov	r2, r3
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	4313      	orrs	r3, r2
 8004320:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004322:	2201      	movs	r2, #1
 8004324:	21ff      	movs	r1, #255	@ 0xff
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f003 fdd2 	bl	8007ed0 <VL53L0X_WrByte>
 800432c:	4603      	mov	r3, r0
 800432e:	461a      	mov	r2, r3
 8004330:	7bfb      	ldrb	r3, [r7, #15]
 8004332:	4313      	orrs	r3, r2
 8004334:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004336:	2200      	movs	r2, #0
 8004338:	2100      	movs	r1, #0
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f003 fdc8 	bl	8007ed0 <VL53L0X_WrByte>
 8004340:	4603      	mov	r3, r0
 8004342:	461a      	mov	r2, r3
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	4313      	orrs	r3, r2
 8004348:	73fb      	strb	r3, [r7, #15]
 800434a:	e056      	b.n	80043fa <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800434c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d120      	bne.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8004354:	787b      	ldrb	r3, [r7, #1]
 8004356:	2b04      	cmp	r3, #4
 8004358:	d81b      	bhi.n	8004392 <VL53L0X_SetGpioConfig+0x1ce>
 800435a:	a201      	add	r2, pc, #4	@ (adr r2, 8004360 <VL53L0X_SetGpioConfig+0x19c>)
 800435c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004360:	08004375 	.word	0x08004375
 8004364:	0800437b 	.word	0x0800437b
 8004368:	08004381 	.word	0x08004381
 800436c:	08004387 	.word	0x08004387
 8004370:	0800438d 	.word	0x0800438d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8004374:	2300      	movs	r3, #0
 8004376:	73bb      	strb	r3, [r7, #14]
				break;
 8004378:	e00d      	b.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800437a:	2301      	movs	r3, #1
 800437c:	73bb      	strb	r3, [r7, #14]
				break;
 800437e:	e00a      	b.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8004380:	2302      	movs	r3, #2
 8004382:	73bb      	strb	r3, [r7, #14]
				break;
 8004384:	e007      	b.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8004386:	2303      	movs	r3, #3
 8004388:	73bb      	strb	r3, [r7, #14]
				break;
 800438a:	e004      	b.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800438c:	2304      	movs	r3, #4
 800438e:	73bb      	strb	r3, [r7, #14]
				break;
 8004390:	e001      	b.n	8004396 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8004392:	23f5      	movs	r3, #245	@ 0xf5
 8004394:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8004396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d107      	bne.n	80043ae <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800439e:	7bbb      	ldrb	r3, [r7, #14]
 80043a0:	461a      	mov	r2, r3
 80043a2:	210a      	movs	r1, #10
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f003 fd93 	bl	8007ed0 <VL53L0X_WrByte>
 80043aa:	4603      	mov	r3, r0
 80043ac:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80043ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10f      	bne.n	80043d6 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80043b6:	7e3b      	ldrb	r3, [r7, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d102      	bne.n	80043c2 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	73bb      	strb	r3, [r7, #14]
 80043c0:	e001      	b.n	80043c6 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 80043c2:	2310      	movs	r3, #16
 80043c4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80043c6:	7bbb      	ldrb	r3, [r7, #14]
 80043c8:	22ef      	movs	r2, #239	@ 0xef
 80043ca:	2184      	movs	r1, #132	@ 0x84
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f003 fdff 	bl	8007fd0 <VL53L0X_UpdateByte>
 80043d2:	4603      	mov	r3, r0
 80043d4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80043d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d103      	bne.n	80043e6 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	787a      	ldrb	r2, [r7, #1]
 80043e2:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80043e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d105      	bne.n	80043fa <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80043ee:	2100      	movs	r1, #0
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f83d 	bl	8004470 <VL53L0X_ClearInterruptMask>
 80043f6:	4603      	mov	r3, r0
 80043f8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80043fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop

08004408 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	460b      	mov	r3, r1
 8004416:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004418:	2300      	movs	r3, #0
 800441a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 800441c:	f107 0314 	add.w	r3, r7, #20
 8004420:	461a      	mov	r2, r3
 8004422:	210e      	movs	r1, #14
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f003 fe31 	bl	800808c <VL53L0X_RdWord>
 800442a:	4603      	mov	r3, r0
 800442c:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800442e:	8abb      	ldrh	r3, [r7, #20]
 8004430:	045a      	lsls	r2, r3, #17
 8004432:	4b0e      	ldr	r3, [pc, #56]	@ (800446c <VL53L0X_GetInterruptThresholds+0x64>)
 8004434:	4013      	ands	r3, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800443a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10e      	bne.n	8004460 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8004442:	f107 0314 	add.w	r3, r7, #20
 8004446:	461a      	mov	r2, r3
 8004448:	210c      	movs	r1, #12
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f003 fe1e 	bl	800808c <VL53L0X_RdWord>
 8004450:	4603      	mov	r3, r0
 8004452:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004454:	8abb      	ldrh	r3, [r7, #20]
 8004456:	045a      	lsls	r2, r3, #17
 8004458:	4b04      	ldr	r3, [pc, #16]	@ (800446c <VL53L0X_GetInterruptThresholds+0x64>)
 800445a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004460:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	1ffe0000 	.word	0x1ffe0000

08004470 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800447a:	2300      	movs	r3, #0
 800447c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8004482:	2201      	movs	r2, #1
 8004484:	210b      	movs	r1, #11
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f003 fd22 	bl	8007ed0 <VL53L0X_WrByte>
 800448c:	4603      	mov	r3, r0
 800448e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8004490:	2200      	movs	r2, #0
 8004492:	210b      	movs	r1, #11
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f003 fd1b 	bl	8007ed0 <VL53L0X_WrByte>
 800449a:	4603      	mov	r3, r0
 800449c:	461a      	mov	r2, r3
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80044a4:	f107 030d 	add.w	r3, r7, #13
 80044a8:	461a      	mov	r2, r3
 80044aa:	2113      	movs	r1, #19
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f003 fdc3 	bl	8008038 <VL53L0X_RdByte>
 80044b2:	4603      	mov	r3, r0
 80044b4:	461a      	mov	r2, r3
 80044b6:	7bfb      	ldrb	r3, [r7, #15]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80044bc:	7bbb      	ldrb	r3, [r7, #14]
 80044be:	3301      	adds	r3, #1
 80044c0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80044c2:	7b7b      	ldrb	r3, [r7, #13]
 80044c4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d006      	beq.n	80044da <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80044cc:	7bbb      	ldrb	r3, [r7, #14]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d803      	bhi.n	80044da <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80044d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0d3      	beq.n	8004482 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80044da:	7bbb      	ldrb	r3, [r7, #14]
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80044e0:	23f4      	movs	r3, #244	@ 0xf4
 80044e2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80044e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80044fa:	2300      	movs	r3, #0
 80044fc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 80044fe:	f107 030e 	add.w	r3, r7, #14
 8004502:	461a      	mov	r2, r3
 8004504:	2113      	movs	r1, #19
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f003 fd96 	bl	8008038 <VL53L0X_RdByte>
 800450c:	4603      	mov	r3, r0
 800450e:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8004510:	7bbb      	ldrb	r3, [r7, #14]
 8004512:	f003 0207 	and.w	r2, r3, #7
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800451a:	7bbb      	ldrb	r3, [r7, #14]
 800451c:	f003 0318 	and.w	r3, r3, #24
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8004524:	23fa      	movs	r3, #250	@ 0xfa
 8004526:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8004528:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004540:	2300      	movs	r3, #0
 8004542:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	68b9      	ldr	r1, [r7, #8]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 fa03 	bl	8004954 <VL53L0X_perform_ref_spad_management>
 800454e:	4603      	mov	r3, r0
 8004550:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8004552:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
 8004566:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800456c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004570:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8004572:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004576:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8004578:	f107 0308 	add.w	r3, r7, #8
 800457c:	461a      	mov	r2, r3
 800457e:	2128      	movs	r1, #40	@ 0x28
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f003 fd83 	bl	800808c <VL53L0X_RdWord>
 8004586:	4603      	mov	r3, r0
 8004588:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800458a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d11e      	bne.n	80045d0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8004592:	893b      	ldrh	r3, [r7, #8]
 8004594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004598:	b29b      	uxth	r3, r3
 800459a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800459c:	893b      	ldrh	r3, [r7, #8]
 800459e:	461a      	mov	r2, r3
 80045a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	dd0b      	ble.n	80045c0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80045a8:	893a      	ldrh	r2, [r7, #8]
 80045aa:	897b      	ldrh	r3, [r7, #10]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	b21b      	sxth	r3, r3
 80045b2:	461a      	mov	r2, r3
					* 250;
 80045b4:	23fa      	movs	r3, #250	@ 0xfa
 80045b6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	601a      	str	r2, [r3, #0]
 80045be:	e007      	b.n	80045d0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80045c0:	893b      	ldrh	r3, [r7, #8]
 80045c2:	b21b      	sxth	r3, r3
 80045c4:	461a      	mov	r2, r3
 80045c6:	23fa      	movs	r3, #250	@ 0xfa
 80045c8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80045d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80045dc:	b480      	push	{r7}
 80045de:	b08b      	sub	sp, #44	@ 0x2c
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80045ea:	2308      	movs	r3, #8
 80045ec:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80045ee:	2300      	movs	r3, #0
 80045f0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	f04f 32ff 	mov.w	r2, #4294967295
 80045f8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004602:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	fbb3 f2f2 	udiv	r2, r3, r2
 800460c:	69b9      	ldr	r1, [r7, #24]
 800460e:	fb01 f202 	mul.w	r2, r1, r2
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
 800461a:	e030      	b.n	800467e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	4413      	add	r3, r2
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800462a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	429a      	cmp	r2, r3
 8004630:	d11e      	bne.n	8004670 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 8004632:	7ffa      	ldrb	r2, [r7, #31]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	fa42 f303 	asr.w	r3, r2, r3
 800463a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8004640:	e016      	b.n	8004670 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8004642:	7ffb      	ldrb	r3, [r7, #31]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00b      	beq.n	8004664 <get_next_good_spad+0x88>
				success = 1;
 800464c:	2301      	movs	r3, #1
 800464e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	69ba      	ldr	r2, [r7, #24]
 8004654:	fb03 f202 	mul.w	r2, r3, r2
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	4413      	add	r3, r2
 800465c:	461a      	mov	r2, r3
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	601a      	str	r2, [r3, #0]
				break;
 8004662:	e009      	b.n	8004678 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8004664:	7ffb      	ldrb	r3, [r7, #31]
 8004666:	085b      	lsrs	r3, r3, #1
 8004668:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	3301      	adds	r3, #1
 800466e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8004670:	6a3a      	ldr	r2, [r7, #32]
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	429a      	cmp	r2, r3
 8004676:	d3e4      	bcc.n	8004642 <get_next_good_spad+0x66>
				coarseIndex++) {
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	3301      	adds	r3, #1
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800467e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	429a      	cmp	r2, r3
 8004684:	d202      	bcs.n	800468c <get_next_good_spad+0xb0>
 8004686:	7fbb      	ldrb	r3, [r7, #30]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0c7      	beq.n	800461c <get_next_good_spad+0x40>
		}
	}
}
 800468c:	bf00      	nop
 800468e:	372c      	adds	r7, #44	@ 0x2c
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80046a0:	2301      	movs	r3, #1
 80046a2:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	099b      	lsrs	r3, r3, #6
 80046a8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80046aa:	4a07      	ldr	r2, [pc, #28]	@ (80046c8 <is_aperture+0x30>)
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <is_aperture+0x22>
		isAperture = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	200002bc 	.word	0x200002bc

080046cc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b089      	sub	sp, #36	@ 0x24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80046d8:	2300      	movs	r3, #0
 80046da:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80046dc:	2308      	movs	r3, #8
 80046de:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80046f2:	69b9      	ldr	r1, [r7, #24]
 80046f4:	fb01 f202 	mul.w	r2, r1, r2
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	429a      	cmp	r2, r3
 8004702:	d302      	bcc.n	800470a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004704:	23ce      	movs	r3, #206	@ 0xce
 8004706:	77fb      	strb	r3, [r7, #31]
 8004708:	e010      	b.n	800472c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	4413      	add	r3, r2
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	b25a      	sxtb	r2, r3
 8004714:	2101      	movs	r1, #1
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	fa01 f303 	lsl.w	r3, r1, r3
 800471c:	b25b      	sxtb	r3, r3
 800471e:	4313      	orrs	r3, r2
 8004720:	b259      	sxtb	r1, r3
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	4413      	add	r3, r2
 8004728:	b2ca      	uxtb	r2, r1
 800472a:	701a      	strb	r2, [r3, #0]

	return status;
 800472c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004730:	4618      	mov	r0, r3
 8004732:	3724      	adds	r7, #36	@ 0x24
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8004746:	2306      	movs	r3, #6
 8004748:	683a      	ldr	r2, [r7, #0]
 800474a:	21b0      	movs	r1, #176	@ 0xb0
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f003 fb63 	bl	8007e18 <VL53L0X_WriteMulti>
 8004752:	4603      	mov	r3, r0
 8004754:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8004756:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800476c:	2306      	movs	r3, #6
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	21b0      	movs	r1, #176	@ 0xb0
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f003 fb80 	bl	8007e78 <VL53L0X_ReadMulti>
 8004778:	4603      	mov	r3, r0
 800477a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800477c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b08c      	sub	sp, #48	@ 0x30
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	607a      	str	r2, [r7, #4]
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	460b      	mov	r3, r1
 8004796:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8004798:	2300      	movs	r3, #0
 800479a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800479e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80047a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80047a6:	2300      	movs	r3, #0
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047aa:	e02b      	b.n	8004804 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80047ac:	f107 031c 	add.w	r3, r7, #28
 80047b0:	6a3a      	ldr	r2, [r7, #32]
 80047b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7ff ff11 	bl	80045dc <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c0:	d103      	bne.n	80047ca <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80047c2:	23ce      	movs	r3, #206	@ 0xce
 80047c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80047c8:	e020      	b.n	800480c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	461a      	mov	r2, r3
 80047ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047d0:	4413      	add	r3, r2
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff ff60 	bl	8004698 <is_aperture>
 80047d8:	4603      	mov	r3, r0
 80047da:	461a      	mov	r2, r3
 80047dc:	7afb      	ldrb	r3, [r7, #11]
 80047de:	4293      	cmp	r3, r2
 80047e0:	d003      	beq.n	80047ea <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80047e2:	23ce      	movs	r3, #206	@ 0xce
 80047e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80047e8:	e010      	b.n	800480c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80047ee:	6a3a      	ldr	r2, [r7, #32]
 80047f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047f2:	6838      	ldr	r0, [r7, #0]
 80047f4:	f7ff ff6a 	bl	80046cc <enable_spad_bit>
		currentSpad++;
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	3301      	adds	r3, #1
 80047fc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	3301      	adds	r3, #1
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004808:	429a      	cmp	r2, r3
 800480a:	d3cf      	bcc.n	80047ac <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800480c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800480e:	6a3a      	ldr	r2, [r7, #32]
 8004810:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8004812:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800481a:	6839      	ldr	r1, [r7, #0]
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f7ff ff8d 	bl	800473c <set_ref_spad_map>
 8004822:	4603      	mov	r3, r0
 8004824:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8004828:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800482c:	2b00      	cmp	r3, #0
 800482e:	d121      	bne.n	8004874 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8004830:	f107 0314 	add.w	r3, r7, #20
 8004834:	4619      	mov	r1, r3
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f7ff ff93 	bl	8004762 <get_ref_spad_map>
 800483c:	4603      	mov	r3, r0
 800483e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8004842:	2300      	movs	r3, #0
 8004844:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8004846:	e011      	b.n	800486c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8004848:	683a      	ldr	r2, [r7, #0]
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	4413      	add	r3, r2
 800484e:	781a      	ldrb	r2, [r3, #0]
 8004850:	f107 0114 	add.w	r1, r7, #20
 8004854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004856:	440b      	add	r3, r1
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d003      	beq.n	8004866 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800485e:	23ce      	movs	r3, #206	@ 0xce
 8004860:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8004864:	e006      	b.n	8004874 <enable_ref_spads+0xec>
			}
			i++;
 8004866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004868:	3301      	adds	r3, #1
 800486a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800486c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004870:	429a      	cmp	r2, r3
 8004872:	d3e9      	bcc.n	8004848 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8004874:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004878:	4618      	mov	r0, r3
 800487a:	3730      	adds	r7, #48	@ 0x30
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08a      	sub	sp, #40	@ 0x28
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800488a:	2300      	movs	r3, #0
 800488c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8004890:	2300      	movs	r3, #0
 8004892:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800489c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80048a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d107      	bne.n	80048b8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80048a8:	22c0      	movs	r2, #192	@ 0xc0
 80048aa:	2101      	movs	r1, #1
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f003 fb0f 	bl	8007ed0 <VL53L0X_WrByte>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80048b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d108      	bne.n	80048d2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80048c0:	f107 0308 	add.w	r3, r7, #8
 80048c4:	4619      	mov	r1, r3
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7ff fc4c 	bl	8004164 <VL53L0X_PerformSingleRangingMeasurement>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80048d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d107      	bne.n	80048ea <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80048da:	2201      	movs	r2, #1
 80048dc:	21ff      	movs	r1, #255	@ 0xff
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f003 faf6 	bl	8007ed0 <VL53L0X_WrByte>
 80048e4:	4603      	mov	r3, r0
 80048e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 80048ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d107      	bne.n	8004902 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	21b6      	movs	r1, #182	@ 0xb6
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f003 fbc8 	bl	800808c <VL53L0X_RdWord>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8004902:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004906:	2b00      	cmp	r3, #0
 8004908:	d107      	bne.n	800491a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800490a:	2200      	movs	r2, #0
 800490c:	21ff      	movs	r1, #255	@ 0xff
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f003 fade 	bl	8007ed0 <VL53L0X_WrByte>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800491a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800491e:	2b00      	cmp	r3, #0
 8004920:	d112      	bne.n	8004948 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004922:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004926:	461a      	mov	r2, r3
 8004928:	2101      	movs	r1, #1
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f003 fad0 	bl	8007ed0 <VL53L0X_WrByte>
 8004930:	4603      	mov	r3, r0
 8004932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8004936:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800493a:	2b00      	cmp	r3, #0
 800493c:	d104      	bne.n	8004948 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8004944:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
	}

	return status;
 8004948:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800494c:	4618      	mov	r0, r3
 800494e:	3728      	adds	r7, #40	@ 0x28
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8004954:	b590      	push	{r4, r7, lr}
 8004956:	b09d      	sub	sp, #116	@ 0x74
 8004958:	af06      	add	r7, sp, #24
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004960:	2300      	movs	r3, #0
 8004962:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8004966:	23b4      	movs	r3, #180	@ 0xb4
 8004968:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800496c:	2303      	movs	r3, #3
 800496e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8004970:	232c      	movs	r3, #44	@ 0x2c
 8004972:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8004974:	2300      	movs	r3, #0
 8004976:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8004978:	2300      	movs	r3, #0
 800497a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8004980:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8004984:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8004986:	2300      	movs	r3, #0
 8004988:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800498a:	2300      	movs	r3, #0
 800498c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800498e:	2306      	movs	r3, #6
 8004990:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8004996:	2300      	movs	r3, #0
 8004998:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800499a:	2300      	movs	r3, #0
 800499c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 80049a0:	2300      	movs	r3, #0
 80049a2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80049a4:	2300      	movs	r3, #0
 80049a6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f8b3 3168 	ldrh.w	r3, [r3, #360]	@ 0x168
 80049b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80049ba:	2300      	movs	r3, #0
 80049bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049be:	e009      	b.n	80049d4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80049ca:	2200      	movs	r2, #0
 80049cc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80049ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049d0:	3301      	adds	r3, #1
 80049d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d8:	429a      	cmp	r2, r3
 80049da:	d3f1      	bcc.n	80049c0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80049dc:	2201      	movs	r2, #1
 80049de:	21ff      	movs	r1, #255	@ 0xff
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f003 fa75 	bl	8007ed0 <VL53L0X_WrByte>
 80049e6:	4603      	mov	r3, r0
 80049e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80049ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d107      	bne.n	8004a04 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80049f4:	2200      	movs	r2, #0
 80049f6:	214f      	movs	r1, #79	@ 0x4f
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f003 fa69 	bl	8007ed0 <VL53L0X_WrByte>
 80049fe:	4603      	mov	r3, r0
 8004a00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8004a04:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d107      	bne.n	8004a1c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8004a0c:	222c      	movs	r2, #44	@ 0x2c
 8004a0e:	214e      	movs	r1, #78	@ 0x4e
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f003 fa5d 	bl	8007ed0 <VL53L0X_WrByte>
 8004a16:	4603      	mov	r3, r0
 8004a18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8004a1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d107      	bne.n	8004a34 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004a24:	2200      	movs	r2, #0
 8004a26:	21ff      	movs	r1, #255	@ 0xff
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f003 fa51 	bl	8007ed0 <VL53L0X_WrByte>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8004a34:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8004a3c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8004a40:	461a      	mov	r2, r3
 8004a42:	21b6      	movs	r1, #182	@ 0xb6
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f003 fa43 	bl	8007ed0 <VL53L0X_WrByte>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8004a50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d107      	bne.n	8004a68 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8004a58:	2200      	movs	r2, #0
 8004a5a:	2180      	movs	r1, #128	@ 0x80
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f003 fa37 	bl	8007ed0 <VL53L0X_WrByte>
 8004a62:	4603      	mov	r3, r0
 8004a64:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8004a68:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10a      	bne.n	8004a86 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8004a70:	f107 0210 	add.w	r2, r7, #16
 8004a74:	f107 0111 	add.w	r1, r7, #17
 8004a78:	2300      	movs	r3, #0
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 fbbb 	bl	80051f6 <VL53L0X_perform_ref_calibration>
 8004a80:	4603      	mov	r3, r0
 8004a82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8004a86:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d121      	bne.n	8004ad2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8004a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a94:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8004a96:	2300      	movs	r3, #0
 8004a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8004a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a9c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
		Status = enable_ref_spads(Dev,
 8004aaa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8004aae:	f107 0218 	add.w	r2, r7, #24
 8004ab2:	9204      	str	r2, [sp, #16]
 8004ab4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ab6:	9203      	str	r2, [sp, #12]
 8004ab8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004aba:	9202      	str	r2, [sp, #8]
 8004abc:	9301      	str	r3, [sp, #4]
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	9300      	str	r3, [sp, #0]
 8004ac2:	4623      	mov	r3, r4
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff fe5e 	bl	8004788 <enable_ref_spads>
 8004acc:	4603      	mov	r3, r0
 8004ace:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004ad2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d174      	bne.n	8004bc4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8004ade:	f107 0312 	add.w	r3, r7, #18
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f7ff fecb 	bl	8004880 <perform_ref_signal_measurement>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8004af0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d161      	bne.n	8004bbc <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8004af8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8004afa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d25d      	bcs.n	8004bbc <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 8004b00:	2300      	movs	r3, #0
 8004b02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b04:	e009      	b.n	8004b1a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004b10:	2200      	movs	r2, #0
 8004b12:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8004b14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b16:	3301      	adds	r3, #1
 8004b18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d3f1      	bcc.n	8004b06 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8004b22:	e002      	b.n	8004b2a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8004b24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b26:	3301      	adds	r3, #1
 8004b28:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8004b2a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8004b2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b30:	4413      	add	r3, r2
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff fdb0 	bl	8004698 <is_aperture>
 8004b38:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <VL53L0X_perform_ref_spad_management+0x1f2>
 8004b3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d3ee      	bcc.n	8004b24 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8004b46:	2301      	movs	r3, #1
 8004b48:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8004b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b4c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
			Status = enable_ref_spads(Dev,
 8004b5a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8004b5e:	f107 0218 	add.w	r2, r7, #24
 8004b62:	9204      	str	r2, [sp, #16]
 8004b64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b66:	9203      	str	r2, [sp, #12]
 8004b68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004b6a:	9202      	str	r2, [sp, #8]
 8004b6c:	9301      	str	r3, [sp, #4]
 8004b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	4623      	mov	r3, r4
 8004b74:	4602      	mov	r2, r0
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7ff fe06 	bl	8004788 <enable_ref_spads>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004b82:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d11b      	bne.n	8004bc2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8004b8e:	f107 0312 	add.w	r3, r7, #18
 8004b92:	4619      	mov	r1, r3
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f7ff fe73 	bl	8004880 <perform_ref_signal_measurement>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8004ba0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10c      	bne.n	8004bc2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8004ba8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8004baa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d208      	bcs.n	8004bc2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8004bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8004bba:	e002      	b.n	8004bc2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bc0:	e000      	b.n	8004bc4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8004bc2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8004bc4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f040 80af 	bne.w	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8004bce:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8004bd0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	f240 80aa 	bls.w	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8004bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bda:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8004bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
 8004be8:	f107 031c 	add.w	r3, r7, #28
 8004bec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f007 ffa3 	bl	800cb3a <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8004bf4:	8a7b      	ldrh	r3, [r7, #18]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	bfb8      	it	lt
 8004c00:	425b      	neglt	r3, r3
 8004c02:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8004c04:	2300      	movs	r3, #0
 8004c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8004c0a:	e086      	b.n	8004d1a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
			get_next_good_spad(
 8004c12:	f107 0314 	add.w	r3, r7, #20
 8004c16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004c18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c1a:	f7ff fcdf 	bl	80045dc <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d103      	bne.n	8004c2e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004c26:	23ce      	movs	r3, #206	@ 0xce
 8004c28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8004c2c:	e07e      	b.n	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8004c2e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4413      	add	r3, r2
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff fd2e 	bl	8004698 <is_aperture>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	461a      	mov	r2, r3
 8004c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d003      	beq.n	8004c4e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8004c4c:	e06e      	b.n	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8004c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c50:	3301      	adds	r3, #1
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
			Status = enable_spad_bit(
 8004c5e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff fd32 	bl	80046cc <enable_spad_bit>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004c6e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10c      	bne.n	8004c90 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8004c76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c78:	3301      	adds	r3, #1
 8004c7a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
				Status = set_ref_spad_map(Dev,
 8004c82:	4619      	mov	r1, r3
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f7ff fd59 	bl	800473c <set_ref_spad_map>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8004c90:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d146      	bne.n	8004d26 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8004c98:	f107 0312 	add.w	r3, r7, #18
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f7ff fdee 	bl	8004880 <perform_ref_signal_measurement>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8004caa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d13b      	bne.n	8004d2a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8004cb2:	8a7b      	ldrh	r3, [r7, #18]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	bfb8      	it	lt
 8004cbe:	425b      	neglt	r3, r3
 8004cc0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8004cc2:	8a7b      	ldrh	r3, [r7, #18]
 8004cc4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d21c      	bcs.n	8004d04 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8004cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d914      	bls.n	8004cfc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 8004cd2:	f107 031c 	add.w	r3, r7, #28
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f7ff fd2f 	bl	800473c <set_ref_spad_map>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
					memcpy(
 8004cea:	f107 011c 	add.w	r1, r7, #28
 8004cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f007 ff22 	bl	800cb3a <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8004cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d02:	e00a      	b.n	8004d1a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
				memcpy(lastSpadArray,
 8004d0e:	f107 031c 	add.w	r3, r7, #28
 8004d12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d14:	4618      	mov	r0, r3
 8004d16:	f007 ff10 	bl	800cb3a <memcpy>
		while (!complete) {
 8004d1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f43f af74 	beq.w	8004c0c <VL53L0X_perform_ref_spad_management+0x2b8>
 8004d24:	e002      	b.n	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8004d2a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d115      	bne.n	8004d60 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d38:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8004d40:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	781a      	ldrb	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8004d60:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	375c      	adds	r7, #92	@ 0x5c
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd90      	pop	{r4, r7, pc}

08004d6c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8004d6c:	b590      	push	{r4, r7, lr}
 8004d6e:	b093      	sub	sp, #76	@ 0x4c
 8004d70:	af06      	add	r7, sp, #24
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	4613      	mov	r3, r2
 8004d78:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8004d80:	2300      	movs	r3, #0
 8004d82:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8004d84:	23b4      	movs	r3, #180	@ 0xb4
 8004d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8004d8a:	2306      	movs	r3, #6
 8004d8c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8004d8e:	232c      	movs	r3, #44	@ 0x2c
 8004d90:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004d92:	2201      	movs	r2, #1
 8004d94:	21ff      	movs	r1, #255	@ 0xff
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f003 f89a 	bl	8007ed0 <VL53L0X_WrByte>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8004da2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d107      	bne.n	8004dba <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8004daa:	2200      	movs	r2, #0
 8004dac:	214f      	movs	r1, #79	@ 0x4f
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f003 f88e 	bl	8007ed0 <VL53L0X_WrByte>
 8004db4:	4603      	mov	r3, r0
 8004db6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8004dba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d107      	bne.n	8004dd2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8004dc2:	222c      	movs	r2, #44	@ 0x2c
 8004dc4:	214e      	movs	r1, #78	@ 0x4e
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f003 f882 	bl	8007ed0 <VL53L0X_WrByte>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8004dd2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d107      	bne.n	8004dea <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004dda:	2200      	movs	r2, #0
 8004ddc:	21ff      	movs	r1, #255	@ 0xff
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f003 f876 	bl	8007ed0 <VL53L0X_WrByte>
 8004de4:	4603      	mov	r3, r0
 8004de6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8004dea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d109      	bne.n	8004e06 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8004df2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004df6:	461a      	mov	r2, r3
 8004df8:	21b6      	movs	r1, #182	@ 0xb6
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f003 f868 	bl	8007ed0 <VL53L0X_WrByte>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8004e06:	2300      	movs	r3, #0
 8004e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e0a:	e009      	b.n	8004e20 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e10:	4413      	add	r3, r2
 8004e12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004e16:	2200      	movs	r2, #0
 8004e18:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d3f1      	bcc.n	8004e0c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8004e28:	79fb      	ldrb	r3, [r7, #7]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d011      	beq.n	8004e52 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8004e2e:	e002      	b.n	8004e36 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	3301      	adds	r3, #1
 8004e34:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8004e36:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3c:	4413      	add	r3, r2
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7ff fc2a 	bl	8004698 <is_aperture>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d103      	bne.n	8004e52 <VL53L0X_set_reference_spads+0xe6>
 8004e4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d3ee      	bcc.n	8004e30 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
				Dev->Data.SpadData.RefSpadEnables,
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
	Status = enable_ref_spads(Dev,
 8004e5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e62:	79f9      	ldrb	r1, [r7, #7]
 8004e64:	f107 0214 	add.w	r2, r7, #20
 8004e68:	9204      	str	r2, [sp, #16]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	9203      	str	r2, [sp, #12]
 8004e6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e70:	9202      	str	r2, [sp, #8]
 8004e72:	9301      	str	r3, [sp, #4]
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	4623      	mov	r3, r4
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f7ff fc83 	bl	8004788 <enable_ref_spads>
 8004e82:	4603      	mov	r3, r0
 8004e84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8004e88:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10c      	bne.n	8004eaa <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	79fa      	ldrb	r2, [r7, #7]
 8004ea6:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8004eaa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3734      	adds	r7, #52	@ 0x34
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd90      	pop	{r4, r7, pc}

08004eb6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b084      	sub	sp, #16
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10a      	bne.n	8004ee4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8004ece:	78fb      	ldrb	r3, [r7, #3]
 8004ed0:	f043 0301 	orr.w	r3, r3, #1
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	2100      	movs	r1, #0
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f002 fff8 	bl	8007ed0 <VL53L0X_WrByte>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8004ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d104      	bne.n	8004ef6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f9bf 	bl	8005270 <VL53L0X_measurement_poll_for_completion>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d105      	bne.n	8004f0a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004efe:	2100      	movs	r1, #0
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7ff fab5 	bl	8004470 <VL53L0X_ClearInterruptMask>
 8004f06:	4603      	mov	r3, r0
 8004f08:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8004f12:	2200      	movs	r2, #0
 8004f14:	2100      	movs	r1, #0
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f002 ffda 	bl	8007ed0 <VL53L0X_WrByte>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8004f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	4608      	mov	r0, r1
 8004f36:	4611      	mov	r1, r2
 8004f38:	461a      	mov	r2, r3
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	70fb      	strb	r3, [r7, #3]
 8004f3e:	460b      	mov	r3, r1
 8004f40:	70bb      	strb	r3, [r7, #2]
 8004f42:	4613      	mov	r3, r2
 8004f44:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004f46:	2300      	movs	r3, #0
 8004f48:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004f4e:	2201      	movs	r2, #1
 8004f50:	21ff      	movs	r1, #255	@ 0xff
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f002 ffbc 	bl	8007ed0 <VL53L0X_WrByte>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004f62:	2200      	movs	r2, #0
 8004f64:	2100      	movs	r1, #0
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f002 ffb2 	bl	8007ed0 <VL53L0X_WrByte>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	461a      	mov	r2, r3
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004f76:	2200      	movs	r2, #0
 8004f78:	21ff      	movs	r1, #255	@ 0xff
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f002 ffa8 	bl	8007ed0 <VL53L0X_WrByte>
 8004f80:	4603      	mov	r3, r0
 8004f82:	461a      	mov	r2, r3
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d01e      	beq.n	8004fce <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8004f90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d009      	beq.n	8004fac <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	21cb      	movs	r1, #203	@ 0xcb
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f003 f84b 	bl	8008038 <VL53L0X_RdByte>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8004fac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d02a      	beq.n	800500a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8004fb4:	f107 030e 	add.w	r3, r7, #14
 8004fb8:	461a      	mov	r2, r3
 8004fba:	21ee      	movs	r1, #238	@ 0xee
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f003 f83b 	bl	8008038 <VL53L0X_RdByte>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	73fb      	strb	r3, [r7, #15]
 8004fcc:	e01d      	b.n	800500a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8004fce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00a      	beq.n	8004fec <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8004fd6:	78bb      	ldrb	r3, [r7, #2]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	21cb      	movs	r1, #203	@ 0xcb
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f002 ff77 	bl	8007ed0 <VL53L0X_WrByte>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	7bfb      	ldrb	r3, [r7, #15]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8004fec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8004ff4:	787b      	ldrb	r3, [r7, #1]
 8004ff6:	2280      	movs	r2, #128	@ 0x80
 8004ff8:	21ee      	movs	r1, #238	@ 0xee
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f002 ffe8 	bl	8007fd0 <VL53L0X_UpdateByte>
 8005000:	4603      	mov	r3, r0
 8005002:	461a      	mov	r2, r3
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	4313      	orrs	r3, r2
 8005008:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800500a:	2201      	movs	r2, #1
 800500c:	21ff      	movs	r1, #255	@ 0xff
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f002 ff5e 	bl	8007ed0 <VL53L0X_WrByte>
 8005014:	4603      	mov	r3, r0
 8005016:	461a      	mov	r2, r3
 8005018:	7bfb      	ldrb	r3, [r7, #15]
 800501a:	4313      	orrs	r3, r2
 800501c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800501e:	2201      	movs	r2, #1
 8005020:	2100      	movs	r1, #0
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f002 ff54 	bl	8007ed0 <VL53L0X_WrByte>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	4313      	orrs	r3, r2
 8005030:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005032:	2200      	movs	r2, #0
 8005034:	21ff      	movs	r1, #255	@ 0xff
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f002 ff4a 	bl	8007ed0 <VL53L0X_WrByte>
 800503c:	4603      	mov	r3, r0
 800503e:	461a      	mov	r2, r3
 8005040:	7bfb      	ldrb	r3, [r7, #15]
 8005042:	4313      	orrs	r3, r2
 8005044:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005046:	7bbb      	ldrb	r3, [r7, #14]
 8005048:	f023 0310 	bic.w	r3, r3, #16
 800504c:	b2da      	uxtb	r2, r3
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	701a      	strb	r2, [r3, #0]

	return Status;
 8005052:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b08a      	sub	sp, #40	@ 0x28
 8005062:	af04      	add	r7, sp, #16
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	4611      	mov	r1, r2
 800506a:	461a      	mov	r2, r3
 800506c:	460b      	mov	r3, r1
 800506e:	71fb      	strb	r3, [r7, #7]
 8005070:	4613      	mov	r3, r2
 8005072:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005074:	2300      	movs	r3, #0
 8005076:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005078:	2300      	movs	r3, #0
 800507a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8005084:	2300      	movs	r3, #0
 8005086:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005088:	79bb      	ldrb	r3, [r7, #6]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8005094:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005096:	2201      	movs	r2, #1
 8005098:	2101      	movs	r1, #1
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f002 ff18 	bl	8007ed0 <VL53L0X_WrByte>
 80050a0:	4603      	mov	r3, r0
 80050a2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80050a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d105      	bne.n	80050b8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80050ac:	2140      	movs	r1, #64	@ 0x40
 80050ae:	68f8      	ldr	r0, [r7, #12]
 80050b0:	f7ff ff01 	bl	8004eb6 <VL53L0X_perform_single_ref_calibration>
 80050b4:	4603      	mov	r3, r0
 80050b6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80050b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d115      	bne.n	80050ec <VL53L0X_perform_vhv_calibration+0x8e>
 80050c0:	79fb      	ldrb	r3, [r7, #7]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d112      	bne.n	80050ec <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80050c6:	7d39      	ldrb	r1, [r7, #20]
 80050c8:	7d7a      	ldrb	r2, [r7, #21]
 80050ca:	2300      	movs	r3, #0
 80050cc:	9303      	str	r3, [sp, #12]
 80050ce:	2301      	movs	r3, #1
 80050d0:	9302      	str	r3, [sp, #8]
 80050d2:	f107 0313 	add.w	r3, r7, #19
 80050d6:	9301      	str	r3, [sp, #4]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	460b      	mov	r3, r1
 80050de:	2101      	movs	r1, #1
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f7ff ff23 	bl	8004f2c <VL53L0X_ref_calibration_io>
 80050e6:	4603      	mov	r3, r0
 80050e8:	75fb      	strb	r3, [r7, #23]
 80050ea:	e002      	b.n	80050f2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2200      	movs	r2, #0
 80050f0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80050f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d112      	bne.n	8005120 <VL53L0X_perform_vhv_calibration+0xc2>
 80050fa:	79bb      	ldrb	r3, [r7, #6]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00f      	beq.n	8005120 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005100:	7dbb      	ldrb	r3, [r7, #22]
 8005102:	461a      	mov	r2, r3
 8005104:	2101      	movs	r1, #1
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f002 fee2 	bl	8007ed0 <VL53L0X_WrByte>
 800510c:	4603      	mov	r3, r0
 800510e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005110:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d103      	bne.n	8005120 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	7dba      	ldrb	r2, [r7, #22]
 800511c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 8005120:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b08a      	sub	sp, #40	@ 0x28
 8005130:	af04      	add	r7, sp, #16
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	4611      	mov	r1, r2
 8005138:	461a      	mov	r2, r3
 800513a:	460b      	mov	r3, r1
 800513c:	71fb      	strb	r3, [r7, #7]
 800513e:	4613      	mov	r3, r2
 8005140:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005142:	2300      	movs	r3, #0
 8005144:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005146:	2300      	movs	r3, #0
 8005148:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800514a:	2300      	movs	r3, #0
 800514c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800514e:	2300      	movs	r3, #0
 8005150:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005152:	79bb      	ldrb	r3, [r7, #6]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800515e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005160:	2202      	movs	r2, #2
 8005162:	2101      	movs	r1, #1
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f002 feb3 	bl	8007ed0 <VL53L0X_WrByte>
 800516a:	4603      	mov	r3, r0
 800516c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800516e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d105      	bne.n	8005182 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005176:	2100      	movs	r1, #0
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f7ff fe9c 	bl	8004eb6 <VL53L0X_perform_single_ref_calibration>
 800517e:	4603      	mov	r3, r0
 8005180:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005182:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d115      	bne.n	80051b6 <VL53L0X_perform_phase_calibration+0x8a>
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d112      	bne.n	80051b6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005190:	7d39      	ldrb	r1, [r7, #20]
 8005192:	7d7a      	ldrb	r2, [r7, #21]
 8005194:	2301      	movs	r3, #1
 8005196:	9303      	str	r3, [sp, #12]
 8005198:	2300      	movs	r3, #0
 800519a:	9302      	str	r3, [sp, #8]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	9301      	str	r3, [sp, #4]
 80051a0:	f107 0313 	add.w	r3, r7, #19
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	460b      	mov	r3, r1
 80051a8:	2101      	movs	r1, #1
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f7ff febe 	bl	8004f2c <VL53L0X_ref_calibration_io>
 80051b0:	4603      	mov	r3, r0
 80051b2:	75fb      	strb	r3, [r7, #23]
 80051b4:	e002      	b.n	80051bc <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2200      	movs	r2, #0
 80051ba:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80051bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d112      	bne.n	80051ea <VL53L0X_perform_phase_calibration+0xbe>
 80051c4:	79bb      	ldrb	r3, [r7, #6]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00f      	beq.n	80051ea <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	461a      	mov	r2, r3
 80051ce:	2101      	movs	r1, #1
 80051d0:	68f8      	ldr	r0, [r7, #12]
 80051d2:	f002 fe7d 	bl	8007ed0 <VL53L0X_WrByte>
 80051d6:	4603      	mov	r3, r0
 80051d8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80051da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d103      	bne.n	80051ea <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	7dba      	ldrb	r2, [r7, #22]
 80051e6:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 80051ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b086      	sub	sp, #24
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	60f8      	str	r0, [r7, #12]
 80051fe:	60b9      	str	r1, [r7, #8]
 8005200:	607a      	str	r2, [r7, #4]
 8005202:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005204:	2300      	movs	r3, #0
 8005206:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005208:	2300      	movs	r3, #0
 800520a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8005212:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 8005214:	78fa      	ldrb	r2, [r7, #3]
 8005216:	2300      	movs	r3, #0
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f7ff ff1f 	bl	800505e <VL53L0X_perform_vhv_calibration>
 8005220:	4603      	mov	r3, r0
 8005222:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005224:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d107      	bne.n	800523c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800522c:	78fa      	ldrb	r2, [r7, #3]
 800522e:	2300      	movs	r3, #0
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f7ff ff7a 	bl	800512c <VL53L0X_perform_phase_calibration>
 8005238:	4603      	mov	r3, r0
 800523a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800523c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10f      	bne.n	8005264 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005244:	7dbb      	ldrb	r3, [r7, #22]
 8005246:	461a      	mov	r2, r3
 8005248:	2101      	movs	r1, #1
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f002 fe40 	bl	8007ed0 <VL53L0X_WrByte>
 8005250:	4603      	mov	r3, r0
 8005252:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005254:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d103      	bne.n	8005264 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	7dba      	ldrb	r2, [r7, #22]
 8005260:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 8005264:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3718      	adds	r7, #24
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005278:	2300      	movs	r3, #0
 800527a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005284:	f107 030f 	add.w	r3, r7, #15
 8005288:	4619      	mov	r1, r3
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7fe fe0e 	bl	8003eac <VL53L0X_GetMeasurementDataReady>
 8005290:	4603      	mov	r3, r0
 8005292:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8005294:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d110      	bne.n	80052be <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800529c:	7bfb      	ldrb	r3, [r7, #15]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d00f      	beq.n	80052c2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	3301      	adds	r3, #1
 80052a6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80052ae:	d302      	bcc.n	80052b6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80052b0:	23f9      	movs	r3, #249	@ 0xf9
 80052b2:	75fb      	strb	r3, [r7, #23]
			break;
 80052b4:	e006      	b.n	80052c4 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f002 ff5a 	bl	8008170 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80052bc:	e7e2      	b.n	8005284 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80052be:	bf00      	nop
 80052c0:	e000      	b.n	80052c4 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80052c2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80052c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3718      	adds	r7, #24
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	4603      	mov	r3, r0
 80052d8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	3301      	adds	r3, #1
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b085      	sub	sp, #20
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	4603      	mov	r3, r0
 80052fe:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8005300:	2300      	movs	r3, #0
 8005302:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005304:	79fb      	ldrb	r3, [r7, #7]
 8005306:	085b      	lsrs	r3, r3, #1
 8005308:	b2db      	uxtb	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800530e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8005328:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800532c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800532e:	e002      	b.n	8005336 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	089b      	lsrs	r3, r3, #2
 8005334:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d8f8      	bhi.n	8005330 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800533e:	e017      	b.n	8005370 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	4413      	add	r3, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	429a      	cmp	r2, r3
 800534a:	d30b      	bcc.n	8005364 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4413      	add	r3, r2
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	085b      	lsrs	r3, r3, #1
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	4413      	add	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	e002      	b.n	800536a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	085b      	lsrs	r3, r3, #1
 8005368:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	089b      	lsrs	r3, r3, #2
 800536e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e4      	bne.n	8005340 <VL53L0X_isqrt+0x24>
	}

	return res;
 8005376:	68fb      	ldr	r3, [r7, #12]
}
 8005378:	4618      	mov	r0, r3
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800538c:	2300      	movs	r3, #0
 800538e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005390:	2200      	movs	r2, #0
 8005392:	2183      	movs	r1, #131	@ 0x83
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f002 fd9b 	bl	8007ed0 <VL53L0X_WrByte>
 800539a:	4603      	mov	r3, r0
 800539c:	461a      	mov	r2, r3
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 80053a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d11e      	bne.n	80053ea <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80053b0:	f107 030f 	add.w	r3, r7, #15
 80053b4:	461a      	mov	r2, r3
 80053b6:	2183      	movs	r1, #131	@ 0x83
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f002 fe3d 	bl	8008038 <VL53L0X_RdByte>
 80053be:	4603      	mov	r3, r0
 80053c0:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80053c2:	7bfb      	ldrb	r3, [r7, #15]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10a      	bne.n	80053de <VL53L0X_device_read_strobe+0x5a>
 80053c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d106      	bne.n	80053de <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	3301      	adds	r3, #1
 80053d4:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80053dc:	d3e8      	bcc.n	80053b0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80053e4:	d301      	bcc.n	80053ea <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80053e6:	23f9      	movs	r3, #249	@ 0xf9
 80053e8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80053ea:	2201      	movs	r2, #1
 80053ec:	2183      	movs	r1, #131	@ 0x83
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f002 fd6e 	bl	8007ed0 <VL53L0X_WrByte>
 80053f4:	4603      	mov	r3, r0
 80053f6:	461a      	mov	r2, r3
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80053fe:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8005402:	4618      	mov	r0, r3
 8005404:	3718      	adds	r7, #24
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b098      	sub	sp, #96	@ 0x60
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
 8005412:	460b      	mov	r3, r1
 8005414:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005416:	2300      	movs	r3, #0
 8005418:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800541c:	2300      	movs	r3, #0
 800541e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8005422:	2300      	movs	r3, #0
 8005424:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8005428:	2300      	movs	r3, #0
 800542a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8005430:	2300      	movs	r3, #0
 8005432:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800543a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800543e:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8005440:	2300      	movs	r3, #0
 8005442:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8005444:	2300      	movs	r3, #0
 8005446:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8005448:	2300      	movs	r3, #0
 800544a:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8005452:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 8005456:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800545a:	2b07      	cmp	r3, #7
 800545c:	f000 8408 	beq.w	8005c70 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005460:	2201      	movs	r2, #1
 8005462:	2180      	movs	r1, #128	@ 0x80
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f002 fd33 	bl	8007ed0 <VL53L0X_WrByte>
 800546a:	4603      	mov	r3, r0
 800546c:	461a      	mov	r2, r3
 800546e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005472:	4313      	orrs	r3, r2
 8005474:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005478:	2201      	movs	r2, #1
 800547a:	21ff      	movs	r1, #255	@ 0xff
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f002 fd27 	bl	8007ed0 <VL53L0X_WrByte>
 8005482:	4603      	mov	r3, r0
 8005484:	461a      	mov	r2, r3
 8005486:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800548a:	4313      	orrs	r3, r2
 800548c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005490:	2200      	movs	r2, #0
 8005492:	2100      	movs	r1, #0
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f002 fd1b 	bl	8007ed0 <VL53L0X_WrByte>
 800549a:	4603      	mov	r3, r0
 800549c:	461a      	mov	r2, r3
 800549e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80054a2:	4313      	orrs	r3, r2
 80054a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80054a8:	2206      	movs	r2, #6
 80054aa:	21ff      	movs	r1, #255	@ 0xff
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f002 fd0f 	bl	8007ed0 <VL53L0X_WrByte>
 80054b2:	4603      	mov	r3, r0
 80054b4:	461a      	mov	r2, r3
 80054b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80054c0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80054c4:	461a      	mov	r2, r3
 80054c6:	2183      	movs	r1, #131	@ 0x83
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f002 fdb5 	bl	8008038 <VL53L0X_RdByte>
 80054ce:	4603      	mov	r3, r0
 80054d0:	461a      	mov	r2, r3
 80054d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80054dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80054e0:	f043 0304 	orr.w	r3, r3, #4
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	461a      	mov	r2, r3
 80054e8:	2183      	movs	r1, #131	@ 0x83
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f002 fcf0 	bl	8007ed0 <VL53L0X_WrByte>
 80054f0:	4603      	mov	r3, r0
 80054f2:	461a      	mov	r2, r3
 80054f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80054f8:	4313      	orrs	r3, r2
 80054fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80054fe:	2207      	movs	r2, #7
 8005500:	21ff      	movs	r1, #255	@ 0xff
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f002 fce4 	bl	8007ed0 <VL53L0X_WrByte>
 8005508:	4603      	mov	r3, r0
 800550a:	461a      	mov	r2, r3
 800550c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005510:	4313      	orrs	r3, r2
 8005512:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005516:	2201      	movs	r2, #1
 8005518:	2181      	movs	r1, #129	@ 0x81
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f002 fcd8 	bl	8007ed0 <VL53L0X_WrByte>
 8005520:	4603      	mov	r3, r0
 8005522:	461a      	mov	r2, r3
 8005524:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005528:	4313      	orrs	r3, r2
 800552a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f002 fe1e 	bl	8008170 <VL53L0X_PollingDelay>
 8005534:	4603      	mov	r3, r0
 8005536:	461a      	mov	r2, r3
 8005538:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800553c:	4313      	orrs	r3, r2
 800553e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005542:	2201      	movs	r2, #1
 8005544:	2180      	movs	r1, #128	@ 0x80
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f002 fcc2 	bl	8007ed0 <VL53L0X_WrByte>
 800554c:	4603      	mov	r3, r0
 800554e:	461a      	mov	r2, r3
 8005550:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005554:	4313      	orrs	r3, r2
 8005556:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800555a:	78fb      	ldrb	r3, [r7, #3]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 8098 	beq.w	8005696 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8005566:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800556a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800556e:	2b00      	cmp	r3, #0
 8005570:	f040 8091 	bne.w	8005696 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8005574:	226b      	movs	r2, #107	@ 0x6b
 8005576:	2194      	movs	r1, #148	@ 0x94
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f002 fca9 	bl	8007ed0 <VL53L0X_WrByte>
 800557e:	4603      	mov	r3, r0
 8005580:	461a      	mov	r2, r3
 8005582:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005586:	4313      	orrs	r3, r2
 8005588:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f7ff fef9 	bl	8005384 <VL53L0X_device_read_strobe>
 8005592:	4603      	mov	r3, r0
 8005594:	461a      	mov	r2, r3
 8005596:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800559a:	4313      	orrs	r3, r2
 800559c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80055a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055a4:	461a      	mov	r2, r3
 80055a6:	2190      	movs	r1, #144	@ 0x90
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f002 fda5 	bl	80080f8 <VL53L0X_RdDWord>
 80055ae:	4603      	mov	r3, r0
 80055b0:	461a      	mov	r2, r3
 80055b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80055bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055be:	0a1b      	lsrs	r3, r3, #8
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055c6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80055ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055cc:	0bdb      	lsrs	r3, r3, #15
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80055d8:	2224      	movs	r2, #36	@ 0x24
 80055da:	2194      	movs	r1, #148	@ 0x94
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f002 fc77 	bl	8007ed0 <VL53L0X_WrByte>
 80055e2:	4603      	mov	r3, r0
 80055e4:	461a      	mov	r2, r3
 80055e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fec7 	bl	8005384 <VL53L0X_device_read_strobe>
 80055f6:	4603      	mov	r3, r0
 80055f8:	461a      	mov	r2, r3
 80055fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80055fe:	4313      	orrs	r3, r2
 8005600:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005604:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005608:	461a      	mov	r2, r3
 800560a:	2190      	movs	r1, #144	@ 0x90
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f002 fd73 	bl	80080f8 <VL53L0X_RdDWord>
 8005612:	4603      	mov	r3, r0
 8005614:	461a      	mov	r2, r3
 8005616:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800561a:	4313      	orrs	r3, r2
 800561c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8005620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005622:	0e1b      	lsrs	r3, r3, #24
 8005624:	b2db      	uxtb	r3, r3
 8005626:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8005628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562a:	0c1b      	lsrs	r3, r3, #16
 800562c:	b2db      	uxtb	r3, r3
 800562e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	0a1b      	lsrs	r3, r3, #8
 8005634:	b2db      	uxtb	r3, r3
 8005636:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8005638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563a:	b2db      	uxtb	r3, r3
 800563c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800563e:	2225      	movs	r2, #37	@ 0x25
 8005640:	2194      	movs	r1, #148	@ 0x94
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f002 fc44 	bl	8007ed0 <VL53L0X_WrByte>
 8005648:	4603      	mov	r3, r0
 800564a:	461a      	mov	r2, r3
 800564c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005650:	4313      	orrs	r3, r2
 8005652:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7ff fe94 	bl	8005384 <VL53L0X_device_read_strobe>
 800565c:	4603      	mov	r3, r0
 800565e:	461a      	mov	r2, r3
 8005660:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005664:	4313      	orrs	r3, r2
 8005666:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800566a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800566e:	461a      	mov	r2, r3
 8005670:	2190      	movs	r1, #144	@ 0x90
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f002 fd40 	bl	80080f8 <VL53L0X_RdDWord>
 8005678:	4603      	mov	r3, r0
 800567a:	461a      	mov	r2, r3
 800567c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005680:	4313      	orrs	r3, r2
 8005682:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	0e1b      	lsrs	r3, r3, #24
 800568a:	b2db      	uxtb	r3, r3
 800568c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800568e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005690:	0c1b      	lsrs	r3, r3, #16
 8005692:	b2db      	uxtb	r3, r3
 8005694:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8005696:	78fb      	ldrb	r3, [r7, #3]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	f000 8189 	beq.w	80059b4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80056a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80056a6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 8182 	bne.w	80059b4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80056b0:	2202      	movs	r2, #2
 80056b2:	2194      	movs	r1, #148	@ 0x94
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f002 fc0b 	bl	8007ed0 <VL53L0X_WrByte>
 80056ba:	4603      	mov	r3, r0
 80056bc:	461a      	mov	r2, r3
 80056be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80056c2:	4313      	orrs	r3, r2
 80056c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7ff fe5b 	bl	8005384 <VL53L0X_device_read_strobe>
 80056ce:	4603      	mov	r3, r0
 80056d0:	461a      	mov	r2, r3
 80056d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80056dc:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80056e0:	461a      	mov	r2, r3
 80056e2:	2190      	movs	r1, #144	@ 0x90
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f002 fca7 	bl	8008038 <VL53L0X_RdByte>
 80056ea:	4603      	mov	r3, r0
 80056ec:	461a      	mov	r2, r3
 80056ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80056f8:	227b      	movs	r2, #123	@ 0x7b
 80056fa:	2194      	movs	r1, #148	@ 0x94
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f002 fbe7 	bl	8007ed0 <VL53L0X_WrByte>
 8005702:	4603      	mov	r3, r0
 8005704:	461a      	mov	r2, r3
 8005706:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800570a:	4313      	orrs	r3, r2
 800570c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff fe37 	bl	8005384 <VL53L0X_device_read_strobe>
 8005716:	4603      	mov	r3, r0
 8005718:	461a      	mov	r2, r3
 800571a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800571e:	4313      	orrs	r3, r2
 8005720:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005724:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8005728:	461a      	mov	r2, r3
 800572a:	2190      	movs	r1, #144	@ 0x90
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f002 fc83 	bl	8008038 <VL53L0X_RdByte>
 8005732:	4603      	mov	r3, r0
 8005734:	461a      	mov	r2, r3
 8005736:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800573a:	4313      	orrs	r3, r2
 800573c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8005740:	2277      	movs	r2, #119	@ 0x77
 8005742:	2194      	movs	r1, #148	@ 0x94
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f002 fbc3 	bl	8007ed0 <VL53L0X_WrByte>
 800574a:	4603      	mov	r3, r0
 800574c:	461a      	mov	r2, r3
 800574e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005752:	4313      	orrs	r3, r2
 8005754:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7ff fe13 	bl	8005384 <VL53L0X_device_read_strobe>
 800575e:	4603      	mov	r3, r0
 8005760:	461a      	mov	r2, r3
 8005762:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005766:	4313      	orrs	r3, r2
 8005768:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800576c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005770:	461a      	mov	r2, r3
 8005772:	2190      	movs	r1, #144	@ 0x90
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f002 fcbf 	bl	80080f8 <VL53L0X_RdDWord>
 800577a:	4603      	mov	r3, r0
 800577c:	461a      	mov	r2, r3
 800577e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005782:	4313      	orrs	r3, r2
 8005784:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	0e5b      	lsrs	r3, r3, #25
 800578c:	b2db      	uxtb	r3, r3
 800578e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005792:	b2db      	uxtb	r3, r3
 8005794:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8005796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005798:	0c9b      	lsrs	r3, r3, #18
 800579a:	b2db      	uxtb	r3, r3
 800579c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	0adb      	lsrs	r3, r3, #11
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80057c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057d2:	2278      	movs	r2, #120	@ 0x78
 80057d4:	2194      	movs	r1, #148	@ 0x94
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f002 fb7a 	bl	8007ed0 <VL53L0X_WrByte>
 80057dc:	4603      	mov	r3, r0
 80057de:	461a      	mov	r2, r3
 80057e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80057e4:	4313      	orrs	r3, r2
 80057e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7ff fdca 	bl	8005384 <VL53L0X_device_read_strobe>
 80057f0:	4603      	mov	r3, r0
 80057f2:	461a      	mov	r2, r3
 80057f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80057f8:	4313      	orrs	r3, r2
 80057fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80057fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005802:	461a      	mov	r2, r3
 8005804:	2190      	movs	r1, #144	@ 0x90
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f002 fc76 	bl	80080f8 <VL53L0X_RdDWord>
 800580c:	4603      	mov	r3, r0
 800580e:	461a      	mov	r2, r3
 8005810:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005814:	4313      	orrs	r3, r2
 8005816:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581c:	0f5b      	lsrs	r3, r3, #29
 800581e:	b2db      	uxtb	r3, r3
 8005820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005824:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8005826:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800582a:	4413      	add	r3, r2
 800582c:	b2db      	uxtb	r3, r3
 800582e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	0d9b      	lsrs	r3, r3, #22
 8005834:	b2db      	uxtb	r3, r3
 8005836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800583a:	b2db      	uxtb	r3, r3
 800583c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	0bdb      	lsrs	r3, r3, #15
 8005842:	b2db      	uxtb	r3, r3
 8005844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005848:	b2db      	uxtb	r3, r3
 800584a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800584c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584e:	0a1b      	lsrs	r3, r3, #8
 8005850:	b2db      	uxtb	r3, r3
 8005852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005856:	b2db      	uxtb	r3, r3
 8005858:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	085b      	lsrs	r3, r3, #1
 800585e:	b2db      	uxtb	r3, r3
 8005860:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005864:	b2db      	uxtb	r3, r3
 8005866:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586a:	b2db      	uxtb	r3, r3
 800586c:	019b      	lsls	r3, r3, #6
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005874:	b2db      	uxtb	r3, r3
 8005876:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800587a:	2279      	movs	r2, #121	@ 0x79
 800587c:	2194      	movs	r1, #148	@ 0x94
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f002 fb26 	bl	8007ed0 <VL53L0X_WrByte>
 8005884:	4603      	mov	r3, r0
 8005886:	461a      	mov	r2, r3
 8005888:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800588c:	4313      	orrs	r3, r2
 800588e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7ff fd76 	bl	8005384 <VL53L0X_device_read_strobe>
 8005898:	4603      	mov	r3, r0
 800589a:	461a      	mov	r2, r3
 800589c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80058a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80058aa:	461a      	mov	r2, r3
 80058ac:	2190      	movs	r1, #144	@ 0x90
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f002 fc22 	bl	80080f8 <VL53L0X_RdDWord>
 80058b4:	4603      	mov	r3, r0
 80058b6:	461a      	mov	r2, r3
 80058b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80058bc:	4313      	orrs	r3, r2
 80058be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80058c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c4:	0e9b      	lsrs	r3, r3, #26
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058cc:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80058ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80058d2:	4413      	add	r3, r2
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80058d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058da:	0cdb      	lsrs	r3, r3, #19
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80058e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e8:	0b1b      	lsrs	r3, r3, #12
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80058f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f6:	095b      	lsrs	r3, r3, #5
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8005902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005904:	b2db      	uxtb	r3, r3
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	b2db      	uxtb	r3, r3
 800590a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800590e:	b2db      	uxtb	r3, r3
 8005910:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005914:	227a      	movs	r2, #122	@ 0x7a
 8005916:	2194      	movs	r1, #148	@ 0x94
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f002 fad9 	bl	8007ed0 <VL53L0X_WrByte>
 800591e:	4603      	mov	r3, r0
 8005920:	461a      	mov	r2, r3
 8005922:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005926:	4313      	orrs	r3, r2
 8005928:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff fd29 	bl	8005384 <VL53L0X_device_read_strobe>
 8005932:	4603      	mov	r3, r0
 8005934:	461a      	mov	r2, r3
 8005936:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800593a:	4313      	orrs	r3, r2
 800593c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005940:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005944:	461a      	mov	r2, r3
 8005946:	2190      	movs	r1, #144	@ 0x90
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f002 fbd5 	bl	80080f8 <VL53L0X_RdDWord>
 800594e:	4603      	mov	r3, r0
 8005950:	461a      	mov	r2, r3
 8005952:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005956:	4313      	orrs	r3, r2
 8005958:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800595c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595e:	0f9b      	lsrs	r3, r3, #30
 8005960:	b2db      	uxtb	r3, r3
 8005962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005966:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8005968:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800596c:	4413      	add	r3, r2
 800596e:	b2db      	uxtb	r3, r3
 8005970:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	0ddb      	lsrs	r3, r3, #23
 8005976:	b2db      	uxtb	r3, r3
 8005978:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800597c:	b2db      	uxtb	r3, r3
 800597e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	0c1b      	lsrs	r3, r3, #16
 8005984:	b2db      	uxtb	r3, r3
 8005986:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800598a:	b2db      	uxtb	r3, r3
 800598c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	0a5b      	lsrs	r3, r3, #9
 8005992:	b2db      	uxtb	r3, r3
 8005994:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	089b      	lsrs	r3, r3, #2
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 80059ae:	2300      	movs	r3, #0
 80059b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	f003 0304 	and.w	r3, r3, #4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 80f1 	beq.w	8005ba2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80059c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80059c4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f040 80ea 	bne.w	8005ba2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80059ce:	227b      	movs	r2, #123	@ 0x7b
 80059d0:	2194      	movs	r1, #148	@ 0x94
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f002 fa7c 	bl	8007ed0 <VL53L0X_WrByte>
 80059d8:	4603      	mov	r3, r0
 80059da:	461a      	mov	r2, r3
 80059dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80059e0:	4313      	orrs	r3, r2
 80059e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7ff fccc 	bl	8005384 <VL53L0X_device_read_strobe>
 80059ec:	4603      	mov	r3, r0
 80059ee:	461a      	mov	r2, r3
 80059f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80059f4:	4313      	orrs	r3, r2
 80059f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80059fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80059fe:	461a      	mov	r2, r3
 8005a00:	2190      	movs	r1, #144	@ 0x90
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f002 fb78 	bl	80080f8 <VL53L0X_RdDWord>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a10:	4313      	orrs	r3, r2
 8005a12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8005a16:	227c      	movs	r2, #124	@ 0x7c
 8005a18:	2194      	movs	r1, #148	@ 0x94
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f002 fa58 	bl	8007ed0 <VL53L0X_WrByte>
 8005a20:	4603      	mov	r3, r0
 8005a22:	461a      	mov	r2, r3
 8005a24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff fca8 	bl	8005384 <VL53L0X_device_read_strobe>
 8005a34:	4603      	mov	r3, r0
 8005a36:	461a      	mov	r2, r3
 8005a38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8005a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a46:	461a      	mov	r2, r3
 8005a48:	2190      	movs	r1, #144	@ 0x90
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f002 fb54 	bl	80080f8 <VL53L0X_RdDWord>
 8005a50:	4603      	mov	r3, r0
 8005a52:	461a      	mov	r2, r3
 8005a54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8005a5e:	2273      	movs	r2, #115	@ 0x73
 8005a60:	2194      	movs	r1, #148	@ 0x94
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f002 fa34 	bl	8007ed0 <VL53L0X_WrByte>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a70:	4313      	orrs	r3, r2
 8005a72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff fc84 	bl	8005384 <VL53L0X_device_read_strobe>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005a84:	4313      	orrs	r3, r2
 8005a86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005a8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005a8e:	461a      	mov	r2, r3
 8005a90:	2190      	movs	r1, #144	@ 0x90
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f002 fb30 	bl	80080f8 <VL53L0X_RdDWord>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005aae:	2274      	movs	r2, #116	@ 0x74
 8005ab0:	2194      	movs	r1, #148	@ 0x94
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f002 fa0c 	bl	8007ed0 <VL53L0X_WrByte>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	461a      	mov	r2, r3
 8005abc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7ff fc5c 	bl	8005384 <VL53L0X_device_read_strobe>
 8005acc:	4603      	mov	r3, r0
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005ada:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005ade:	461a      	mov	r2, r3
 8005ae0:	2190      	movs	r1, #144	@ 0x90
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f002 fb08 	bl	80080f8 <VL53L0X_RdDWord>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	461a      	mov	r2, r3
 8005aec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005af0:	4313      	orrs	r3, r2
 8005af2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8005afa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005afc:	4313      	orrs	r3, r2
 8005afe:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8005b00:	2275      	movs	r2, #117	@ 0x75
 8005b02:	2194      	movs	r1, #148	@ 0x94
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f002 f9e3 	bl	8007ed0 <VL53L0X_WrByte>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f7ff fc33 	bl	8005384 <VL53L0X_device_read_strobe>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	461a      	mov	r2, r3
 8005b22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b26:	4313      	orrs	r3, r2
 8005b28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005b2c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b30:	461a      	mov	r2, r3
 8005b32:	2190      	movs	r1, #144	@ 0x90
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f002 fadf 	bl	80080f8 <VL53L0X_RdDWord>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b42:	4313      	orrs	r3, r2
 8005b44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8005b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8005b50:	2276      	movs	r2, #118	@ 0x76
 8005b52:	2194      	movs	r1, #148	@ 0x94
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f002 f9bb 	bl	8007ed0 <VL53L0X_WrByte>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b62:	4313      	orrs	r3, r2
 8005b64:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7ff fc0b 	bl	8005384 <VL53L0X_device_read_strobe>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	461a      	mov	r2, r3
 8005b72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b76:	4313      	orrs	r3, r2
 8005b78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005b7c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b80:	461a      	mov	r2, r3
 8005b82:	2190      	movs	r1, #144	@ 0x90
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f002 fab7 	bl	80080f8 <VL53L0X_RdDWord>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005b92:	4313      	orrs	r3, r2
 8005b94:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8005b9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2181      	movs	r1, #129	@ 0x81
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f002 f992 	bl	8007ed0 <VL53L0X_WrByte>
 8005bac:	4603      	mov	r3, r0
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005bba:	2206      	movs	r2, #6
 8005bbc:	21ff      	movs	r1, #255	@ 0xff
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f002 f986 	bl	8007ed0 <VL53L0X_WrByte>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005bd2:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	2183      	movs	r1, #131	@ 0x83
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f002 fa2c 	bl	8008038 <VL53L0X_RdByte>
 8005be0:	4603      	mov	r3, r0
 8005be2:	461a      	mov	r2, r3
 8005be4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005be8:	4313      	orrs	r3, r2
 8005bea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005bee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bf2:	f023 0304 	bic.w	r3, r3, #4
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	2183      	movs	r1, #131	@ 0x83
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f002 f967 	bl	8007ed0 <VL53L0X_WrByte>
 8005c02:	4603      	mov	r3, r0
 8005c04:	461a      	mov	r2, r3
 8005c06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c10:	2201      	movs	r2, #1
 8005c12:	21ff      	movs	r1, #255	@ 0xff
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f002 f95b 	bl	8007ed0 <VL53L0X_WrByte>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005c22:	4313      	orrs	r3, r2
 8005c24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005c28:	2201      	movs	r2, #1
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f002 f94f 	bl	8007ed0 <VL53L0X_WrByte>
 8005c32:	4603      	mov	r3, r0
 8005c34:	461a      	mov	r2, r3
 8005c36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005c40:	2200      	movs	r2, #0
 8005c42:	21ff      	movs	r1, #255	@ 0xff
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f002 f943 	bl	8007ed0 <VL53L0X_WrByte>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005c52:	4313      	orrs	r3, r2
 8005c54:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2180      	movs	r1, #128	@ 0x80
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f002 f937 	bl	8007ed0 <VL53L0X_WrByte>
 8005c62:	4603      	mov	r3, r0
 8005c64:	461a      	mov	r2, r3
 8005c66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005c70:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f040 8090 	bne.w	8005d9a <VL53L0X_get_info_from_device+0x990>
 8005c7a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005c7e:	2b07      	cmp	r3, #7
 8005c80:	f000 808b 	beq.w	8005d9a <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d024      	beq.n	8005cd8 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8005c8e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005c92:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d11e      	bne.n	8005cd8 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8005ca0:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8005caa:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005cae:	2300      	movs	r3, #0
 8005cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cb2:	e00e      	b.n	8005cd2 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8005cb4:	f107 0208 	add.w	r2, r7, #8
 8005cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cba:	4413      	add	r3, r2
 8005cbc:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f503 73ab 	add.w	r3, r3, #342	@ 0x156
 8005cc8:	460a      	mov	r2, r1
 8005cca:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cce:	3301      	adds	r3, #1
 8005cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd4:	2b05      	cmp	r3, #5
 8005cd6:	dded      	ble.n	8005cb4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8005cd8:	78fb      	ldrb	r3, [r7, #3]
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d019      	beq.n	8005d16 <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8005ce2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005ce6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d113      	bne.n	8005d16 <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005cee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005cf8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f203 131f 	addw	r3, r3, #287	@ 0x11f
 8005d08:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8005d0a:	f107 0310 	add.w	r3, r7, #16
 8005d0e:	4619      	mov	r1, r3
 8005d10:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005d12:	f006 ff0a 	bl	800cb2a <strcpy>

		}

		if (((option & 4) == 4) &&
 8005d16:	78fb      	ldrb	r3, [r7, #3]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d030      	beq.n	8005d82 <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8005d20:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005d24:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d12a      	bne.n	8005d82 <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005d2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8005d3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d3e:	025b      	lsls	r3, r3, #9
 8005d40:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d46:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8005d50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d011      	beq.n	8005d7a <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 8005d56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8005d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d64:	fb02 f303 	mul.w	r3, r2, r3
 8005d68:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 8005d6a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
				OffsetMicroMeters *= -1;
 8005d6e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8005d72:	425b      	negs	r3, r3
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8005d7a:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8005d82:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8005d90:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005d9a:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3760      	adds	r7, #96	@ 0x60
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 8005da6:	b480      	push	{r7}
 8005da8:	b087      	sub	sp, #28
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
 8005dae:	460b      	mov	r3, r1
 8005db0:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 8005db2:	f240 6277 	movw	r2, #1655	@ 0x677
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8005dbe:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8005dc2:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8005dc4:	78fb      	ldrb	r3, [r7, #3]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8005dd4:	68bb      	ldr	r3, [r7, #8]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	371c      	adds	r7, #28
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b087      	sub	sp, #28
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8005dee:	2300      	movs	r3, #0
 8005df0:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8005df2:	2300      	movs	r3, #0
 8005df4:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d015      	beq.n	8005e28 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8005e02:	e005      	b.n	8005e10 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	085b      	lsrs	r3, r3, #1
 8005e08:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8005e0a:	89fb      	ldrh	r3, [r7, #14]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	2bff      	cmp	r3, #255	@ 0xff
 8005e14:	d8f6      	bhi.n	8005e04 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8005e16:	89fb      	ldrh	r3, [r7, #14]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8005e24:	4413      	add	r3, r2
 8005e26:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8005e28:	8afb      	ldrh	r3, [r7, #22]

}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	371c      	adds	r7, #28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr

08005e36 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8005e36:	b480      	push	{r7}
 8005e38:	b085      	sub	sp, #20
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8005e44:	88fb      	ldrh	r3, [r7, #6]
 8005e46:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8005e48:	88fa      	ldrh	r2, [r7, #6]
 8005e4a:	0a12      	lsrs	r2, r2, #8
 8005e4c:	b292      	uxth	r2, r2
 8005e4e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8005e50:	3301      	adds	r3, #1
 8005e52:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8005e54:	68fb      	ldr	r3, [r7, #12]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3714      	adds	r7, #20
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
	...

08005e64 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b088      	sub	sp, #32
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8005e72:	2300      	movs	r3, #0
 8005e74:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8005e76:	79fb      	ldrb	r3, [r7, #7]
 8005e78:	4619      	mov	r1, r3
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f7ff ff93 	bl	8005da6 <VL53L0X_calc_macro_period_ps>
 8005e80:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005e88:	4a0a      	ldr	r2, [pc, #40]	@ (8005eb4 <VL53L0X_calc_timeout_mclks+0x50>)
 8005e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8e:	099b      	lsrs	r3, r3, #6
 8005e90:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e98:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	085b      	lsrs	r3, r3, #1
 8005ea0:	441a      	add	r2, r3
	timeout_period_mclks =
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8005eaa:	69fb      	ldr	r3, [r7, #28]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3720      	adds	r7, #32
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	10624dd3 	.word	0x10624dd3

08005eb8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	807b      	strh	r3, [r7, #2]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8005ecc:	787b      	ldrb	r3, [r7, #1]
 8005ece:	4619      	mov	r1, r3
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7ff ff68 	bl	8005da6 <VL53L0X_calc_macro_period_ps>
 8005ed6:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005ede:	4a0a      	ldr	r2, [pc, #40]	@ (8005f08 <VL53L0X_calc_timeout_us+0x50>)
 8005ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee4:	099b      	lsrs	r3, r3, #6
 8005ee6:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8005ee8:	887b      	ldrh	r3, [r7, #2]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	fb02 f303 	mul.w	r3, r2, r3
 8005ef0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8005ef4:	4a04      	ldr	r2, [pc, #16]	@ (8005f08 <VL53L0X_calc_timeout_us+0x50>)
 8005ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8005efa:	099b      	lsrs	r3, r3, #6
 8005efc:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8005efe:	697b      	ldr	r3, [r7, #20]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	10624dd3 	.word	0x10624dd3

08005f0c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08c      	sub	sp, #48	@ 0x30
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	460b      	mov	r3, r1
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8005f26:	2300      	movs	r3, #0
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8005f32:	7afb      	ldrb	r3, [r7, #11]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d005      	beq.n	8005f44 <get_sequence_step_timeout+0x38>
 8005f38:	7afb      	ldrb	r3, [r7, #11]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d002      	beq.n	8005f44 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8005f3e:	7afb      	ldrb	r3, [r7, #11]
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d127      	bne.n	8005f94 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005f44:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8005f48:	461a      	mov	r2, r3
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f7fd f9cb 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8005f52:	4603      	mov	r3, r0
 8005f54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8005f58:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d109      	bne.n	8005f74 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8005f60:	f107 0320 	add.w	r3, r7, #32
 8005f64:	461a      	mov	r2, r3
 8005f66:	2146      	movs	r1, #70	@ 0x46
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f002 f865 	bl	8008038 <VL53L0X_RdByte>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8005f74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7ff ff5c 	bl	8005e36 <VL53L0X_decode_timeout>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005f82:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8005f86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005f88:	4619      	mov	r1, r3
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f7ff ff94 	bl	8005eb8 <VL53L0X_calc_timeout_us>
 8005f90:	62b8      	str	r0, [r7, #40]	@ 0x28
 8005f92:	e092      	b.n	80060ba <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8005f94:	7afb      	ldrb	r3, [r7, #11]
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d135      	bne.n	8006006 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005f9a:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f7fd f9a0 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8005fae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 8081 	bne.w	80060ba <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005fb8:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f7fd f991 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8005fcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d109      	bne.n	8005fe8 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 8005fd4:	f107 031e 	add.w	r3, r7, #30
 8005fd8:	461a      	mov	r2, r3
 8005fda:	2151      	movs	r1, #81	@ 0x51
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f002 f855 	bl	800808c <VL53L0X_RdWord>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005fe8:	8bfb      	ldrh	r3, [r7, #30]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff ff23 	bl	8005e36 <VL53L0X_decode_timeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005ff4:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8005ff8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f7ff ff5b 	bl	8005eb8 <VL53L0X_calc_timeout_us>
 8006002:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006004:	e059      	b.n	80060ba <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006006:	7afb      	ldrb	r3, [r7, #11]
 8006008:	2b04      	cmp	r3, #4
 800600a:	d156      	bne.n	80060ba <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800600c:	f107 0314 	add.w	r3, r7, #20
 8006010:	4619      	mov	r1, r3
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f7fd fa72 	bl	80034fc <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8006018:	2300      	movs	r3, #0
 800601a:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800601c:	7dfb      	ldrb	r3, [r7, #23]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d01d      	beq.n	800605e <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006022:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8006026:	461a      	mov	r2, r3
 8006028:	2100      	movs	r1, #0
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f7fd f95c 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006030:	4603      	mov	r3, r0
 8006032:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006036:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800603a:	2b00      	cmp	r3, #0
 800603c:	d10f      	bne.n	800605e <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800603e:	f107 031e 	add.w	r3, r7, #30
 8006042:	461a      	mov	r2, r3
 8006044:	2151      	movs	r1, #81	@ 0x51
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f002 f820 	bl	800808c <VL53L0X_RdWord>
 800604c:	4603      	mov	r3, r0
 800604e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006052:	8bfb      	ldrh	r3, [r7, #30]
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff feee 	bl	8005e36 <VL53L0X_decode_timeout>
 800605a:	4603      	mov	r3, r0
 800605c:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800605e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006062:	2b00      	cmp	r3, #0
 8006064:	d109      	bne.n	800607a <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006066:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800606a:	461a      	mov	r2, r3
 800606c:	2101      	movs	r1, #1
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f7fd f93a 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006074:	4603      	mov	r3, r0
 8006076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800607a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800607e:	2b00      	cmp	r3, #0
 8006080:	d10f      	bne.n	80060a2 <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 8006082:	f107 031c 	add.w	r3, r7, #28
 8006086:	461a      	mov	r2, r3
 8006088:	2171      	movs	r1, #113	@ 0x71
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f001 fffe 	bl	800808c <VL53L0X_RdWord>
 8006090:	4603      	mov	r3, r0
 8006092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006096:	8bbb      	ldrh	r3, [r7, #28]
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fecc 	bl	8005e36 <VL53L0X_decode_timeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80060a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80060a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80060aa:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80060ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060b0:	4619      	mov	r1, r3
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f7ff ff00 	bl	8005eb8 <VL53L0X_calc_timeout_us>
 80060b8:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060be:	601a      	str	r2, [r3, #0]

	return Status;
 80060c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3730      	adds	r7, #48	@ 0x30
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b08a      	sub	sp, #40	@ 0x28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	460b      	mov	r3, r1
 80060d6:	607a      	str	r2, [r7, #4]
 80060d8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060da:	2300      	movs	r3, #0
 80060dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80060e0:	7afb      	ldrb	r3, [r7, #11]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d005      	beq.n	80060f2 <set_sequence_step_timeout+0x26>
 80060e6:	7afb      	ldrb	r3, [r7, #11]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d002      	beq.n	80060f2 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80060ec:	7afb      	ldrb	r3, [r7, #11]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d138      	bne.n	8006164 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80060f2:	f107 031b 	add.w	r3, r7, #27
 80060f6:	461a      	mov	r2, r3
 80060f8:	2100      	movs	r1, #0
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f7fd f8f4 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006100:	4603      	mov	r3, r0
 8006102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006106:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800610a:	2b00      	cmp	r3, #0
 800610c:	d11a      	bne.n	8006144 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800610e:	7efb      	ldrb	r3, [r7, #27]
 8006110:	461a      	mov	r2, r3
 8006112:	6879      	ldr	r1, [r7, #4]
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f7ff fea5 	bl	8005e64 <VL53L0X_calc_timeout_mclks>
 800611a:	4603      	mov	r3, r0
 800611c:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800611e:	8bbb      	ldrh	r3, [r7, #28]
 8006120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006124:	d903      	bls.n	800612e <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8006126:	23ff      	movs	r3, #255	@ 0xff
 8006128:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800612c:	e004      	b.n	8006138 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800612e:	8bbb      	ldrh	r3, [r7, #28]
 8006130:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8006132:	3b01      	subs	r3, #1
 8006134:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006138:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006144:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006148:	2b00      	cmp	r3, #0
 800614a:	f040 80ab 	bne.w	80062a4 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800614e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006152:	461a      	mov	r2, r3
 8006154:	2146      	movs	r1, #70	@ 0x46
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f001 feba 	bl	8007ed0 <VL53L0X_WrByte>
 800615c:	4603      	mov	r3, r0
 800615e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8006162:	e09f      	b.n	80062a4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006164:	7afb      	ldrb	r3, [r7, #11]
 8006166:	2b03      	cmp	r3, #3
 8006168:	d135      	bne.n	80061d6 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800616a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800616e:	2b00      	cmp	r3, #0
 8006170:	d11b      	bne.n	80061aa <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006172:	f107 031b 	add.w	r3, r7, #27
 8006176:	461a      	mov	r2, r3
 8006178:	2100      	movs	r1, #0
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f7fd f8b4 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006180:	4603      	mov	r3, r0
 8006182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006186:	7efb      	ldrb	r3, [r7, #27]
 8006188:	461a      	mov	r2, r3
 800618a:	6879      	ldr	r1, [r7, #4]
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f7ff fe69 	bl	8005e64 <VL53L0X_calc_timeout_mclks>
 8006192:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8006194:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006196:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006198:	4618      	mov	r0, r3
 800619a:	f7ff fe22 	bl	8005de2 <VL53L0X_encode_timeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80061a2:	8b3a      	ldrh	r2, [r7, #24]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80061aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d108      	bne.n	80061c4 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 80061b2:	8b3b      	ldrh	r3, [r7, #24]
 80061b4:	461a      	mov	r2, r3
 80061b6:	2151      	movs	r1, #81	@ 0x51
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f001 fead 	bl	8007f18 <VL53L0X_WrWord>
 80061be:	4603      	mov	r3, r0
 80061c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80061c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d16b      	bne.n	80062a4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
 80061d4:	e066      	b.n	80062a4 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80061d6:	7afb      	ldrb	r3, [r7, #11]
 80061d8:	2b04      	cmp	r3, #4
 80061da:	d160      	bne.n	800629e <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80061dc:	f107 0310 	add.w	r3, r7, #16
 80061e0:	4619      	mov	r1, r3
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f7fd f98a 	bl	80034fc <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 80061ec:	7cfb      	ldrb	r3, [r7, #19]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d01d      	beq.n	800622e <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80061f2:	f107 031b 	add.w	r3, r7, #27
 80061f6:	461a      	mov	r2, r3
 80061f8:	2100      	movs	r1, #0
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f7fd f874 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006200:	4603      	mov	r3, r0
 8006202:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 8006206:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10f      	bne.n	800622e <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800620e:	f107 0318 	add.w	r3, r7, #24
 8006212:	461a      	mov	r2, r3
 8006214:	2151      	movs	r1, #81	@ 0x51
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f001 ff38 	bl	800808c <VL53L0X_RdWord>
 800621c:	4603      	mov	r3, r0
 800621e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8006222:	8b3b      	ldrh	r3, [r7, #24]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff fe06 	bl	8005e36 <VL53L0X_decode_timeout>
 800622a:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800622c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800622e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006232:	2b00      	cmp	r3, #0
 8006234:	d109      	bne.n	800624a <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006236:	f107 031b 	add.w	r3, r7, #27
 800623a:	461a      	mov	r2, r3
 800623c:	2101      	movs	r1, #1
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f7fd f852 	bl	80032e8 <VL53L0X_GetVcselPulsePeriod>
 8006244:	4603      	mov	r3, r0
 8006246:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800624a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800624e:	2b00      	cmp	r3, #0
 8006250:	d128      	bne.n	80062a4 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006252:	7efb      	ldrb	r3, [r7, #27]
 8006254:	461a      	mov	r2, r3
 8006256:	6879      	ldr	r1, [r7, #4]
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f7ff fe03 	bl	8005e64 <VL53L0X_calc_timeout_mclks>
 800625e:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8006260:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006262:	6a3a      	ldr	r2, [r7, #32]
 8006264:	4413      	add	r3, r2
 8006266:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8006268:	6a38      	ldr	r0, [r7, #32]
 800626a:	f7ff fdba 	bl	8005de2 <VL53L0X_encode_timeout>
 800626e:	4603      	mov	r3, r0
 8006270:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8006272:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006276:	2b00      	cmp	r3, #0
 8006278:	d108      	bne.n	800628c <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800627a:	8bfb      	ldrh	r3, [r7, #30]
 800627c:	461a      	mov	r2, r3
 800627e:	2171      	movs	r1, #113	@ 0x71
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f001 fe49 	bl	8007f18 <VL53L0X_WrWord>
 8006286:	4603      	mov	r3, r0
 8006288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800628c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006290:	2b00      	cmp	r3, #0
 8006292:	d107      	bne.n	80062a4 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 800629c:	e002      	b.n	80062a4 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800629e:	23fc      	movs	r3, #252	@ 0xfc
 80062a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 80062a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3728      	adds	r7, #40	@ 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08a      	sub	sp, #40	@ 0x28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	460b      	mov	r3, r1
 80062ba:	70fb      	strb	r3, [r7, #3]
 80062bc:	4613      	mov	r3, r2
 80062be:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062c0:	2300      	movs	r3, #0
 80062c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 80062c6:	230c      	movs	r3, #12
 80062c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 80062cc:	2312      	movs	r3, #18
 80062ce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 80062d2:	2308      	movs	r3, #8
 80062d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 80062d8:	230e      	movs	r3, #14
 80062da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 80062de:	2300      	movs	r3, #0
 80062e0:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 80062e2:	78bb      	ldrb	r3, [r7, #2]
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80062ee:	23fc      	movs	r3, #252	@ 0xfc
 80062f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80062f4:	e020      	b.n	8006338 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 80062f6:	78fb      	ldrb	r3, [r7, #3]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10d      	bne.n	8006318 <VL53L0X_set_vcsel_pulse_period+0x68>
 80062fc:	78ba      	ldrb	r2, [r7, #2]
 80062fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006302:	429a      	cmp	r2, r3
 8006304:	d304      	bcc.n	8006310 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8006306:	78ba      	ldrb	r2, [r7, #2]
 8006308:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800630c:	429a      	cmp	r2, r3
 800630e:	d903      	bls.n	8006318 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006310:	23fc      	movs	r3, #252	@ 0xfc
 8006312:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006316:	e00f      	b.n	8006338 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d10c      	bne.n	8006338 <VL53L0X_set_vcsel_pulse_period+0x88>
 800631e:	78ba      	ldrb	r2, [r7, #2]
 8006320:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006324:	429a      	cmp	r2, r3
 8006326:	d304      	bcc.n	8006332 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8006328:	78ba      	ldrb	r2, [r7, #2]
 800632a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800632e:	429a      	cmp	r2, r3
 8006330:	d902      	bls.n	8006338 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006332:	23fc      	movs	r3, #252	@ 0xfc
 8006334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8006338:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8006340:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006344:	e237      	b.n	80067b6 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8006346:	78fb      	ldrb	r3, [r7, #3]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d150      	bne.n	80063ee <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800634c:	78bb      	ldrb	r3, [r7, #2]
 800634e:	2b0c      	cmp	r3, #12
 8006350:	d110      	bne.n	8006374 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8006352:	2218      	movs	r2, #24
 8006354:	2157      	movs	r1, #87	@ 0x57
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f001 fdba 	bl	8007ed0 <VL53L0X_WrByte>
 800635c:	4603      	mov	r3, r0
 800635e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8006362:	2208      	movs	r2, #8
 8006364:	2156      	movs	r1, #86	@ 0x56
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f001 fdb2 	bl	8007ed0 <VL53L0X_WrByte>
 800636c:	4603      	mov	r3, r0
 800636e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006372:	e17f      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006374:	78bb      	ldrb	r3, [r7, #2]
 8006376:	2b0e      	cmp	r3, #14
 8006378:	d110      	bne.n	800639c <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800637a:	2230      	movs	r2, #48	@ 0x30
 800637c:	2157      	movs	r1, #87	@ 0x57
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f001 fda6 	bl	8007ed0 <VL53L0X_WrByte>
 8006384:	4603      	mov	r3, r0
 8006386:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800638a:	2208      	movs	r2, #8
 800638c:	2156      	movs	r1, #86	@ 0x56
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f001 fd9e 	bl	8007ed0 <VL53L0X_WrByte>
 8006394:	4603      	mov	r3, r0
 8006396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800639a:	e16b      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800639c:	78bb      	ldrb	r3, [r7, #2]
 800639e:	2b10      	cmp	r3, #16
 80063a0:	d110      	bne.n	80063c4 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 80063a2:	2240      	movs	r2, #64	@ 0x40
 80063a4:	2157      	movs	r1, #87	@ 0x57
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f001 fd92 	bl	8007ed0 <VL53L0X_WrByte>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 80063b2:	2208      	movs	r2, #8
 80063b4:	2156      	movs	r1, #86	@ 0x56
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f001 fd8a 	bl	8007ed0 <VL53L0X_WrByte>
 80063bc:	4603      	mov	r3, r0
 80063be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80063c2:	e157      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 80063c4:	78bb      	ldrb	r3, [r7, #2]
 80063c6:	2b12      	cmp	r3, #18
 80063c8:	f040 8154 	bne.w	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 80063cc:	2250      	movs	r2, #80	@ 0x50
 80063ce:	2157      	movs	r1, #87	@ 0x57
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f001 fd7d 	bl	8007ed0 <VL53L0X_WrByte>
 80063d6:	4603      	mov	r3, r0
 80063d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 80063dc:	2208      	movs	r2, #8
 80063de:	2156      	movs	r1, #86	@ 0x56
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f001 fd75 	bl	8007ed0 <VL53L0X_WrByte>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80063ec:	e142      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	f040 813f 	bne.w	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 80063f6:	78bb      	ldrb	r3, [r7, #2]
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	d14c      	bne.n	8006496 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 80063fc:	2210      	movs	r2, #16
 80063fe:	2148      	movs	r1, #72	@ 0x48
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f001 fd65 	bl	8007ed0 <VL53L0X_WrByte>
 8006406:	4603      	mov	r3, r0
 8006408:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800640c:	2208      	movs	r2, #8
 800640e:	2147      	movs	r1, #71	@ 0x47
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f001 fd5d 	bl	8007ed0 <VL53L0X_WrByte>
 8006416:	4603      	mov	r3, r0
 8006418:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800641c:	2202      	movs	r2, #2
 800641e:	2132      	movs	r1, #50	@ 0x32
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f001 fd55 	bl	8007ed0 <VL53L0X_WrByte>
 8006426:	4603      	mov	r3, r0
 8006428:	461a      	mov	r2, r3
 800642a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800642e:	4313      	orrs	r3, r2
 8006430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8006434:	220c      	movs	r2, #12
 8006436:	2130      	movs	r1, #48	@ 0x30
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f001 fd49 	bl	8007ed0 <VL53L0X_WrByte>
 800643e:	4603      	mov	r3, r0
 8006440:	461a      	mov	r2, r3
 8006442:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006446:	4313      	orrs	r3, r2
 8006448:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800644c:	2201      	movs	r2, #1
 800644e:	21ff      	movs	r1, #255	@ 0xff
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f001 fd3d 	bl	8007ed0 <VL53L0X_WrByte>
 8006456:	4603      	mov	r3, r0
 8006458:	461a      	mov	r2, r3
 800645a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800645e:	4313      	orrs	r3, r2
 8006460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006464:	2230      	movs	r2, #48	@ 0x30
 8006466:	2130      	movs	r1, #48	@ 0x30
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f001 fd31 	bl	8007ed0 <VL53L0X_WrByte>
 800646e:	4603      	mov	r3, r0
 8006470:	461a      	mov	r2, r3
 8006472:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006476:	4313      	orrs	r3, r2
 8006478:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800647c:	2200      	movs	r2, #0
 800647e:	21ff      	movs	r1, #255	@ 0xff
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f001 fd25 	bl	8007ed0 <VL53L0X_WrByte>
 8006486:	4603      	mov	r3, r0
 8006488:	461a      	mov	r2, r3
 800648a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800648e:	4313      	orrs	r3, r2
 8006490:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006494:	e0ee      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8006496:	78bb      	ldrb	r3, [r7, #2]
 8006498:	2b0a      	cmp	r3, #10
 800649a:	d14c      	bne.n	8006536 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800649c:	2228      	movs	r2, #40	@ 0x28
 800649e:	2148      	movs	r1, #72	@ 0x48
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f001 fd15 	bl	8007ed0 <VL53L0X_WrByte>
 80064a6:	4603      	mov	r3, r0
 80064a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 80064ac:	2208      	movs	r2, #8
 80064ae:	2147      	movs	r1, #71	@ 0x47
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f001 fd0d 	bl	8007ed0 <VL53L0X_WrByte>
 80064b6:	4603      	mov	r3, r0
 80064b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80064bc:	2203      	movs	r2, #3
 80064be:	2132      	movs	r1, #50	@ 0x32
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f001 fd05 	bl	8007ed0 <VL53L0X_WrByte>
 80064c6:	4603      	mov	r3, r0
 80064c8:	461a      	mov	r2, r3
 80064ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064ce:	4313      	orrs	r3, r2
 80064d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80064d4:	2209      	movs	r2, #9
 80064d6:	2130      	movs	r1, #48	@ 0x30
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f001 fcf9 	bl	8007ed0 <VL53L0X_WrByte>
 80064de:	4603      	mov	r3, r0
 80064e0:	461a      	mov	r2, r3
 80064e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064e6:	4313      	orrs	r3, r2
 80064e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80064ec:	2201      	movs	r2, #1
 80064ee:	21ff      	movs	r1, #255	@ 0xff
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f001 fced 	bl	8007ed0 <VL53L0X_WrByte>
 80064f6:	4603      	mov	r3, r0
 80064f8:	461a      	mov	r2, r3
 80064fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064fe:	4313      	orrs	r3, r2
 8006500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006504:	2220      	movs	r2, #32
 8006506:	2130      	movs	r1, #48	@ 0x30
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f001 fce1 	bl	8007ed0 <VL53L0X_WrByte>
 800650e:	4603      	mov	r3, r0
 8006510:	461a      	mov	r2, r3
 8006512:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006516:	4313      	orrs	r3, r2
 8006518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800651c:	2200      	movs	r2, #0
 800651e:	21ff      	movs	r1, #255	@ 0xff
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 fcd5 	bl	8007ed0 <VL53L0X_WrByte>
 8006526:	4603      	mov	r3, r0
 8006528:	461a      	mov	r2, r3
 800652a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800652e:	4313      	orrs	r3, r2
 8006530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006534:	e09e      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8006536:	78bb      	ldrb	r3, [r7, #2]
 8006538:	2b0c      	cmp	r3, #12
 800653a:	d14c      	bne.n	80065d6 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800653c:	2238      	movs	r2, #56	@ 0x38
 800653e:	2148      	movs	r1, #72	@ 0x48
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f001 fcc5 	bl	8007ed0 <VL53L0X_WrByte>
 8006546:	4603      	mov	r3, r0
 8006548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800654c:	2208      	movs	r2, #8
 800654e:	2147      	movs	r1, #71	@ 0x47
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f001 fcbd 	bl	8007ed0 <VL53L0X_WrByte>
 8006556:	4603      	mov	r3, r0
 8006558:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800655c:	2203      	movs	r2, #3
 800655e:	2132      	movs	r1, #50	@ 0x32
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f001 fcb5 	bl	8007ed0 <VL53L0X_WrByte>
 8006566:	4603      	mov	r3, r0
 8006568:	461a      	mov	r2, r3
 800656a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800656e:	4313      	orrs	r3, r2
 8006570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006574:	2208      	movs	r2, #8
 8006576:	2130      	movs	r1, #48	@ 0x30
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f001 fca9 	bl	8007ed0 <VL53L0X_WrByte>
 800657e:	4603      	mov	r3, r0
 8006580:	461a      	mov	r2, r3
 8006582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006586:	4313      	orrs	r3, r2
 8006588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800658c:	2201      	movs	r2, #1
 800658e:	21ff      	movs	r1, #255	@ 0xff
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 fc9d 	bl	8007ed0 <VL53L0X_WrByte>
 8006596:	4603      	mov	r3, r0
 8006598:	461a      	mov	r2, r3
 800659a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800659e:	4313      	orrs	r3, r2
 80065a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 80065a4:	2220      	movs	r2, #32
 80065a6:	2130      	movs	r1, #48	@ 0x30
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 fc91 	bl	8007ed0 <VL53L0X_WrByte>
 80065ae:	4603      	mov	r3, r0
 80065b0:	461a      	mov	r2, r3
 80065b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065b6:	4313      	orrs	r3, r2
 80065b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80065bc:	2200      	movs	r2, #0
 80065be:	21ff      	movs	r1, #255	@ 0xff
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f001 fc85 	bl	8007ed0 <VL53L0X_WrByte>
 80065c6:	4603      	mov	r3, r0
 80065c8:	461a      	mov	r2, r3
 80065ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80065d4:	e04e      	b.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 80065d6:	78bb      	ldrb	r3, [r7, #2]
 80065d8:	2b0e      	cmp	r3, #14
 80065da:	d14b      	bne.n	8006674 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 80065dc:	2248      	movs	r2, #72	@ 0x48
 80065de:	2148      	movs	r1, #72	@ 0x48
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f001 fc75 	bl	8007ed0 <VL53L0X_WrByte>
 80065e6:	4603      	mov	r3, r0
 80065e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 80065ec:	2208      	movs	r2, #8
 80065ee:	2147      	movs	r1, #71	@ 0x47
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f001 fc6d 	bl	8007ed0 <VL53L0X_WrByte>
 80065f6:	4603      	mov	r3, r0
 80065f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80065fc:	2203      	movs	r2, #3
 80065fe:	2132      	movs	r1, #50	@ 0x32
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f001 fc65 	bl	8007ed0 <VL53L0X_WrByte>
 8006606:	4603      	mov	r3, r0
 8006608:	461a      	mov	r2, r3
 800660a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800660e:	4313      	orrs	r3, r2
 8006610:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006614:	2207      	movs	r2, #7
 8006616:	2130      	movs	r1, #48	@ 0x30
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f001 fc59 	bl	8007ed0 <VL53L0X_WrByte>
 800661e:	4603      	mov	r3, r0
 8006620:	461a      	mov	r2, r3
 8006622:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006626:	4313      	orrs	r3, r2
 8006628:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800662c:	2201      	movs	r2, #1
 800662e:	21ff      	movs	r1, #255	@ 0xff
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f001 fc4d 	bl	8007ed0 <VL53L0X_WrByte>
 8006636:	4603      	mov	r3, r0
 8006638:	461a      	mov	r2, r3
 800663a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800663e:	4313      	orrs	r3, r2
 8006640:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006644:	2220      	movs	r2, #32
 8006646:	2130      	movs	r1, #48	@ 0x30
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f001 fc41 	bl	8007ed0 <VL53L0X_WrByte>
 800664e:	4603      	mov	r3, r0
 8006650:	461a      	mov	r2, r3
 8006652:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006656:	4313      	orrs	r3, r2
 8006658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800665c:	2200      	movs	r2, #0
 800665e:	21ff      	movs	r1, #255	@ 0xff
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f001 fc35 	bl	8007ed0 <VL53L0X_WrByte>
 8006666:	4603      	mov	r3, r0
 8006668:	461a      	mov	r2, r3
 800666a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800666e:	4313      	orrs	r3, r2
 8006670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8006674:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006678:	2b00      	cmp	r3, #0
 800667a:	d17e      	bne.n	800677a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800667c:	78bb      	ldrb	r3, [r7, #2]
 800667e:	4618      	mov	r0, r3
 8006680:	f7fe fe39 	bl	80052f6 <VL53L0X_encode_vcsel_period>
 8006684:	4603      	mov	r3, r0
 8006686:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d002      	beq.n	8006696 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8006690:	2b01      	cmp	r3, #1
 8006692:	d045      	beq.n	8006720 <VL53L0X_set_vcsel_pulse_period+0x470>
 8006694:	e06e      	b.n	8006774 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8006696:	f107 0314 	add.w	r3, r7, #20
 800669a:	461a      	mov	r2, r3
 800669c:	2103      	movs	r1, #3
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff fc34 	bl	8005f0c <get_sequence_step_timeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80066aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d109      	bne.n	80066c6 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 80066b2:	f107 0310 	add.w	r3, r7, #16
 80066b6:	461a      	mov	r2, r3
 80066b8:	2102      	movs	r1, #2
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f7ff fc26 	bl	8005f0c <get_sequence_step_timeout>
 80066c0:	4603      	mov	r3, r0
 80066c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80066c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d109      	bne.n	80066e2 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 80066ce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80066d2:	461a      	mov	r2, r3
 80066d4:	2150      	movs	r1, #80	@ 0x50
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f001 fbfa 	bl	8007ed0 <VL53L0X_WrByte>
 80066dc:	4603      	mov	r3, r0
 80066de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80066e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d108      	bne.n	80066fc <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	461a      	mov	r2, r3
 80066ee:	2103      	movs	r1, #3
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f7ff fceb 	bl	80060cc <set_sequence_step_timeout>
 80066f6:	4603      	mov	r3, r0
 80066f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80066fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006700:	2b00      	cmp	r3, #0
 8006702:	d108      	bne.n	8006716 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	461a      	mov	r2, r3
 8006708:	2102      	movs	r1, #2
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff fcde 	bl	80060cc <set_sequence_step_timeout>
 8006710:	4603      	mov	r3, r0
 8006712:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	78ba      	ldrb	r2, [r7, #2]
 800671a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800671e:	e02c      	b.n	800677a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8006720:	f107 0318 	add.w	r3, r7, #24
 8006724:	461a      	mov	r2, r3
 8006726:	2104      	movs	r1, #4
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f7ff fbef 	bl	8005f0c <get_sequence_step_timeout>
 800672e:	4603      	mov	r3, r0
 8006730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8006734:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006738:	2b00      	cmp	r3, #0
 800673a:	d109      	bne.n	8006750 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800673c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006740:	461a      	mov	r2, r3
 8006742:	2170      	movs	r1, #112	@ 0x70
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f001 fbc3 	bl	8007ed0 <VL53L0X_WrByte>
 800674a:	4603      	mov	r3, r0
 800674c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8006750:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006754:	2b00      	cmp	r3, #0
 8006756:	d108      	bne.n	800676a <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	461a      	mov	r2, r3
 800675c:	2104      	movs	r1, #4
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff fcb4 	bl	80060cc <set_sequence_step_timeout>
 8006764:	4603      	mov	r3, r0
 8006766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	78ba      	ldrb	r2, [r7, #2]
 800676e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8006772:	e002      	b.n	800677a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006774:	23fc      	movs	r3, #252	@ 0xfc
 8006776:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800677a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006788:	69f9      	ldr	r1, [r7, #28]
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f7fc fd6e 	bl	800326c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8006790:	4603      	mov	r3, r0
 8006792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006796:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800679a:	2b00      	cmp	r3, #0
 800679c:	d109      	bne.n	80067b2 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800679e:	f107 010f 	add.w	r1, r7, #15
 80067a2:	2301      	movs	r3, #1
 80067a4:	2200      	movs	r2, #0
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f7fe fcc0 	bl	800512c <VL53L0X_perform_phase_calibration>
 80067ac:	4603      	mov	r3, r0
 80067ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 80067b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3728      	adds	r7, #40	@ 0x28
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80067be:	b580      	push	{r7, lr}
 80067c0:	b086      	sub	sp, #24
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	60f8      	str	r0, [r7, #12]
 80067c6:	460b      	mov	r3, r1
 80067c8:	607a      	str	r2, [r7, #4]
 80067ca:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067cc:	2300      	movs	r3, #0
 80067ce:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80067d0:	7afb      	ldrb	r3, [r7, #11]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <VL53L0X_get_vcsel_pulse_period+0x1e>
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d00a      	beq.n	80067f0 <VL53L0X_get_vcsel_pulse_period+0x32>
 80067da:	e013      	b.n	8006804 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80067dc:	f107 0316 	add.w	r3, r7, #22
 80067e0:	461a      	mov	r2, r3
 80067e2:	2150      	movs	r1, #80	@ 0x50
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f001 fc27 	bl	8008038 <VL53L0X_RdByte>
 80067ea:	4603      	mov	r3, r0
 80067ec:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80067ee:	e00b      	b.n	8006808 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80067f0:	f107 0316 	add.w	r3, r7, #22
 80067f4:	461a      	mov	r2, r3
 80067f6:	2170      	movs	r1, #112	@ 0x70
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f001 fc1d 	bl	8008038 <VL53L0X_RdByte>
 80067fe:	4603      	mov	r3, r0
 8006800:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8006802:	e001      	b.n	8006808 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006804:	23fc      	movs	r3, #252	@ 0xfc
 8006806:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006808:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d107      	bne.n	8006820 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8006810:	7dbb      	ldrb	r3, [r7, #22]
 8006812:	4618      	mov	r0, r3
 8006814:	f7fe fd5c 	bl	80052d0 <VL53L0X_decode_vcsel_period>
 8006818:	4603      	mov	r3, r0
 800681a:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	701a      	strb	r2, [r3, #0]

	return Status;
 8006820:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3718      	adds	r7, #24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b090      	sub	sp, #64	@ 0x40
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006836:	2300      	movs	r3, #0
 8006838:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800683c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8006840:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8006842:	f240 7376 	movw	r3, #1910	@ 0x776
 8006846:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 8006848:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800684c:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800684e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8006852:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 8006854:	f240 234e 	movw	r3, #590	@ 0x24e
 8006858:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 800685a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800685e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8006860:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8006864:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8006866:	f240 2326 	movw	r3, #550	@ 0x226
 800686a:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800686c:	2300      	movs	r3, #0
 800686e:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 8006870:	2300      	movs	r3, #0
 8006872:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8006874:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	63bb      	str	r3, [r7, #56]	@ 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006880:	f107 0310 	add.w	r3, r7, #16
 8006884:	4619      	mov	r1, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7fc fe38 	bl	80034fc <VL53L0X_GetSequenceStepEnables>
 800688c:	4603      	mov	r3, r0
 800688e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 8006892:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006896:	2b00      	cmp	r3, #0
 8006898:	d15b      	bne.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 800689a:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 800689c:	2b00      	cmp	r3, #0
 800689e:	d105      	bne.n	80068ac <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80068a0:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d102      	bne.n	80068ac <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 80068a6:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d052      	beq.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80068ac:	f107 030c 	add.w	r3, r7, #12
 80068b0:	461a      	mov	r2, r3
 80068b2:	2102      	movs	r1, #2
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f7ff fb29 	bl	8005f0c <get_sequence_step_timeout>
 80068ba:	4603      	mov	r3, r0
 80068bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 80068c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 80068c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80068cc:	e07d      	b.n	80069ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80068ce:	7c3b      	ldrb	r3, [r7, #16]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00f      	beq.n	80068f4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80068d4:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80068d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068d8:	4413      	add	r3, r2
 80068da:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d204      	bcs.n	80068ee <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80068e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068ec:	e002      	b.n	80068f4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80068ee:	23fc      	movs	r3, #252	@ 0xfc
 80068f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80068f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 80068fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006900:	e063      	b.n	80069ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8006902:	7cbb      	ldrb	r3, [r7, #18]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d011      	beq.n	800692c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	4413      	add	r3, r2
 800690e:	005b      	lsls	r3, r3, #1
 8006910:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	429a      	cmp	r2, r3
 8006918:	d204      	bcs.n	8006924 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800691a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006922:	e016      	b.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006924:	23fc      	movs	r3, #252	@ 0xfc
 8006926:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800692a:	e012      	b.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800692c:	7c7b      	ldrb	r3, [r7, #17]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00f      	beq.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006936:	4413      	add	r3, r2
 8006938:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	429a      	cmp	r2, r3
 8006940:	d204      	bcs.n	800694c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8006942:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800694a:	e002      	b.n	8006952 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800694c:	23fc      	movs	r3, #252	@ 0xfc
 800694e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8006952:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006956:	2b00      	cmp	r3, #0
 8006958:	d002      	beq.n	8006960 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 800695a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800695e:	e034      	b.n	80069ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8006960:	7cfb      	ldrb	r3, [r7, #19]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d019      	beq.n	800699a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8006966:	f107 0308 	add.w	r3, r7, #8
 800696a:	461a      	mov	r2, r3
 800696c:	2103      	movs	r1, #3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7ff facc 	bl	8005f0c <get_sequence_step_timeout>
 8006974:	4603      	mov	r3, r0
 8006976:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	6a3a      	ldr	r2, [r7, #32]
 800697e:	4413      	add	r3, r2
 8006980:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006986:	429a      	cmp	r2, r3
 8006988:	d204      	bcs.n	8006994 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800698a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006992:	e002      	b.n	800699a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006994:	23fc      	movs	r3, #252	@ 0xfc
 8006996:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800699a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d111      	bne.n	80069c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 80069a2:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00e      	beq.n	80069c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 80069a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	63bb      	str	r3, [r7, #56]	@ 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80069b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069b2:	2104      	movs	r1, #4
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff fb89 	bl	80060cc <set_sequence_step_timeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80069c6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3740      	adds	r7, #64	@ 0x40
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b090      	sub	sp, #64	@ 0x40
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069dc:	2300      	movs	r3, #0
 80069de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80069e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80069e6:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80069e8:	f240 7376 	movw	r3, #1910	@ 0x776
 80069ec:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80069ee:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80069f2:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80069f4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80069f8:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80069fa:	f240 234e 	movw	r3, #590	@ 0x24e
 80069fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8006a00:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8006a04:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8006a06:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8006a0a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8006a0c:	f240 2326 	movw	r3, #550	@ 0x226
 8006a10:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8006a16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1a:	441a      	add	r2, r3
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006a20:	f107 0318 	add.w	r3, r7, #24
 8006a24:	4619      	mov	r1, r3
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fc fd68 	bl	80034fc <VL53L0X_GetSequenceStepEnables>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8006a32:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8006a3a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006a3e:	e075      	b.n	8006b2c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8006a40:	7e3b      	ldrb	r3, [r7, #24]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d105      	bne.n	8006a52 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8006a46:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d102      	bne.n	8006a52 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8006a4c:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d030      	beq.n	8006ab4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8006a52:	f107 0310 	add.w	r3, r7, #16
 8006a56:	461a      	mov	r2, r3
 8006a58:	2102      	movs	r1, #2
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff fa56 	bl	8005f0c <get_sequence_step_timeout>
 8006a60:	4603      	mov	r3, r0
 8006a62:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8006a66:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d122      	bne.n	8006ab4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8006a6e:	7e3b      	ldrb	r3, [r7, #24]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d007      	beq.n	8006a84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8006a78:	6939      	ldr	r1, [r7, #16]
 8006a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8006a7e:	441a      	add	r2, r3
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8006a84:	7ebb      	ldrb	r3, [r7, #26]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d009      	beq.n	8006a9e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8006a8e:	6939      	ldr	r1, [r7, #16]
 8006a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a92:	440b      	add	r3, r1
 8006a94:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8006a96:	441a      	add	r2, r3
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	e00a      	b.n	8006ab4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8006a9e:	7e7b      	ldrb	r3, [r7, #25]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d007      	beq.n	8006ab4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8006aa8:	6939      	ldr	r1, [r7, #16]
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8006aae:	441a      	add	r2, r3
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ab4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d114      	bne.n	8006ae6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8006abc:	7efb      	ldrb	r3, [r7, #27]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d011      	beq.n	8006ae6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 8006ac2:	f107 030c 	add.w	r3, r7, #12
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	2103      	movs	r1, #3
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f7ff fa1e 	bl	8005f0c <get_sequence_step_timeout>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8006ada:	68f9      	ldr	r1, [r7, #12]
 8006adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ade:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8006ae0:	441a      	add	r2, r3
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ae6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d114      	bne.n	8006b18 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8006aee:	7f3b      	ldrb	r3, [r7, #28]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d011      	beq.n	8006b18 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8006af4:	f107 0314 	add.w	r3, r7, #20
 8006af8:	461a      	mov	r2, r3
 8006afa:	2104      	movs	r1, #4
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7ff fa05 	bl	8005f0c <get_sequence_step_timeout>
 8006b02:	4603      	mov	r3, r0
 8006b04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8006b0c:	6979      	ldr	r1, [r7, #20]
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8006b12:	441a      	add	r2, r3
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006b18:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d103      	bne.n	8006b28 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006b28:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3740      	adds	r7, #64	@ 0x40
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8006b42:	2300      	movs	r3, #0
 8006b44:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006b46:	e0c6      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	74fb      	strb	r3, [r7, #19]
		Index++;
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	3301      	adds	r3, #1
 8006b56:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8006b58:	7cfb      	ldrb	r3, [r7, #19]
 8006b5a:	2bff      	cmp	r3, #255	@ 0xff
 8006b5c:	f040 808d 	bne.w	8006c7a <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	747b      	strb	r3, [r7, #17]
			Index++;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8006b70:	7c7b      	ldrb	r3, [r7, #17]
 8006b72:	2b03      	cmp	r3, #3
 8006b74:	d87e      	bhi.n	8006c74 <VL53L0X_load_tuning_settings+0x140>
 8006b76:	a201      	add	r2, pc, #4	@ (adr r2, 8006b7c <VL53L0X_load_tuning_settings+0x48>)
 8006b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b7c:	08006b8d 	.word	0x08006b8d
 8006b80:	08006bc7 	.word	0x08006bc7
 8006b84:	08006c01 	.word	0x08006c01
 8006b88:	08006c3b 	.word	0x08006c3b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	4413      	add	r3, r2
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	743b      	strb	r3, [r7, #16]
				Index++;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006bac:	7c3b      	ldrb	r3, [r7, #16]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	021b      	lsls	r3, r3, #8
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	7bfb      	ldrb	r3, [r7, #15]
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	4413      	add	r3, r2
 8006bba:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	89ba      	ldrh	r2, [r7, #12]
 8006bc0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
				break;
 8006bc4:	e087      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	4413      	add	r3, r2
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	743b      	strb	r3, [r7, #16]
				Index++;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	683a      	ldr	r2, [r7, #0]
 8006bda:	4413      	add	r3, r2
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	3301      	adds	r3, #1
 8006be4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006be6:	7c3b      	ldrb	r3, [r7, #16]
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	021b      	lsls	r3, r3, #8
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	4413      	add	r3, r2
 8006bf4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	89ba      	ldrh	r2, [r7, #12]
 8006bfa:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
					Temp16);
				break;
 8006bfe:	e06a      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	4413      	add	r3, r2
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	743b      	strb	r3, [r7, #16]
				Index++;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	4413      	add	r3, r2
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006c20:	7c3b      	ldrb	r3, [r7, #16]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	021b      	lsls	r3, r3, #8
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	4413      	add	r3, r2
 8006c2e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	89ba      	ldrh	r2, [r7, #12]
 8006c34:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164
				break;
 8006c38:	e04d      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	4413      	add	r3, r2
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	743b      	strb	r3, [r7, #16]
				Index++;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	3301      	adds	r3, #1
 8006c48:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	4413      	add	r3, r2
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	3301      	adds	r3, #1
 8006c58:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006c5a:	7c3b      	ldrb	r3, [r7, #16]
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	021b      	lsls	r3, r3, #8
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	7bfb      	ldrb	r3, [r7, #15]
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	4413      	add	r3, r2
 8006c68:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	89ba      	ldrh	r2, [r7, #12]
 8006c6e:	f8a3 2168 	strh.w	r2, [r3, #360]	@ 0x168
				break;
 8006c72:	e030      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006c74:	23fc      	movs	r3, #252	@ 0xfc
 8006c76:	77fb      	strb	r3, [r7, #31]
 8006c78:	e02d      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8006c7a:	7cfb      	ldrb	r3, [r7, #19]
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	d828      	bhi.n	8006cd2 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	4413      	add	r3, r2
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	74bb      	strb	r3, [r7, #18]
			Index++;
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8006c90:	2300      	movs	r3, #0
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	e00f      	b.n	8006cb6 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	683a      	ldr	r2, [r7, #0]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	7819      	ldrb	r1, [r3, #0]
 8006c9e:	f107 0208 	add.w	r2, r7, #8
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	460a      	mov	r2, r1
 8006ca8:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	3301      	adds	r3, #1
 8006cae:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	61bb      	str	r3, [r7, #24]
 8006cb6:	7cfb      	ldrb	r3, [r7, #19]
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	dbeb      	blt.n	8006c96 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8006cbe:	7cfb      	ldrb	r3, [r7, #19]
 8006cc0:	f107 0208 	add.w	r2, r7, #8
 8006cc4:	7cb9      	ldrb	r1, [r7, #18]
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f001 f8a6 	bl	8007e18 <VL53L0X_WriteMulti>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	77fb      	strb	r3, [r7, #31]
 8006cd0:	e001      	b.n	8006cd6 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006cd2:	23fc      	movs	r3, #252	@ 0xfc
 8006cd4:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	683a      	ldr	r2, [r7, #0]
 8006cda:	4413      	add	r3, r2
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d004      	beq.n	8006cec <VL53L0X_load_tuning_settings+0x1b8>
 8006ce2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f43f af2e 	beq.w	8006b48 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006cec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3720      	adds	r7, #32
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b088      	sub	sp, #32
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d04:	2300      	movs	r3, #0
 8006d06:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8006d0e:	f107 0313 	add.w	r3, r7, #19
 8006d12:	4619      	mov	r1, r3
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7fc fcb1 	bl	800367c <VL53L0X_GetXTalkCompensationEnable>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8006d1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d111      	bne.n	8006d4a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8006d26:	7cfb      	ldrb	r3, [r7, #19]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00e      	beq.n	8006d4a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	8a9b      	ldrh	r3, [r3, #20]
 8006d36:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	fb02 f303 	mul.w	r3, r2, r3
 8006d3e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	3380      	adds	r3, #128	@ 0x80
 8006d44:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8006d4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3720      	adds	r7, #32
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8006d56:	b580      	push	{r7, lr}
 8006d58:	b086      	sub	sp, #24
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	60f8      	str	r0, [r7, #12]
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d62:	2300      	movs	r3, #0
 8006d64:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8006d6e:	f107 0310 	add.w	r3, r7, #16
 8006d72:	461a      	mov	r2, r3
 8006d74:	68b9      	ldr	r1, [r7, #8]
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f7ff ffbe 	bl	8006cf8 <VL53L0X_get_total_xtalk_rate>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8006d80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d105      	bne.n	8006d94 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	441a      	add	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	601a      	str	r2, [r3, #0]

	return Status;
 8006d94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 8006da0:	b084      	sub	sp, #16
 8006da2:	b480      	push	{r7}
 8006da4:	b085      	sub	sp, #20
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	f107 0c18 	add.w	ip, r7, #24
 8006dac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006db0:	2300      	movs	r3, #0
 8006db2:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	60bb      	str	r3, [r7, #8]
	int index = 0;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	607b      	str	r3, [r7, #4]
 8006dc4:	e00d      	b.n	8006de2 <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f107 0218 	add.w	r2, r7, #24
 8006dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d802      	bhi.n	8006ddc <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	60bb      	str	r3, [r7, #8]
			break;
 8006dda:	e006      	b.n	8006dea <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	3301      	adds	r3, #1
 8006de0:	607b      	str	r3, [r7, #4]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d8ed      	bhi.n	8006dc6 <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 8006dea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d105      	bne.n	8006dfe <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 8006df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006df4:	3b01      	subs	r3, #1
 8006df6:	60bb      	str	r3, [r7, #8]
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	e008      	b.n	8006e10 <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d102      	bne.n	8006e0a <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 8006e04:	2300      	movs	r3, #0
 8006e06:	60fb      	str	r3, [r7, #12]
 8006e08:	e002      	b.n	8006e10 <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e14:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e1a:	601a      	str	r2, [r3, #0]

	return Status;
 8006e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	b004      	add	sp, #16
 8006e2c:	4770      	bx	lr

08006e2e <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 8006e2e:	b5b0      	push	{r4, r5, r7, lr}
 8006e30:	b0ba      	sub	sp, #232	@ 0xe8
 8006e32:	af0e      	add	r7, sp, #56	@ 0x38
 8006e34:	60f8      	str	r0, [r7, #12]
 8006e36:	60b9      	str	r1, [r7, #8]
 8006e38:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 8006e44:	2300      	movs	r3, #0
 8006e46:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006e48:	f107 031c 	add.w	r3, r7, #28
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f7fc f8f8 	bl	8003044 <VL53L0X_GetDeviceParameters>
 8006e54:	4603      	mov	r3, r0
 8006e56:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 8006e5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d803      	bhi.n	8006e6a <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 8006e62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e68:	e07c      	b.n	8006f64 <VL53L0X_calc_dmax+0x136>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 8006e6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
	} else if (ambRateMeas >=
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d304      	bcc.n	8006e7c <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 8006e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e7a:	e073      	b.n	8006f64 <VL53L0X_calc_dmax+0x136>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 8006e7c:	f107 0314 	add.w	r3, r7, #20
 8006e80:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e82:	f107 0318 	add.w	r3, r7, #24
 8006e86:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e8c:	2307      	movs	r3, #7
 8006e8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e90:	466d      	mov	r5, sp
 8006e92:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8006e96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006ea2:	e885 0003 	stmia.w	r5, {r0, r1}
 8006ea6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006eaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006eac:	f7ff ff78 	bl	8006da0 <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 8006eb0:	69ba      	ldr	r2, [r7, #24]
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d109      	bne.n	8006ecc <VL53L0X_calc_dmax+0x9e>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	3314      	adds	r3, #20
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	33b0      	adds	r3, #176	@ 0xb0
 8006ec0:	443b      	add	r3, r7
 8006ec2:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8006ec6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006eca:	e04b      	b.n	8006f64 <VL53L0X_calc_dmax+0x136>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	330e      	adds	r3, #14
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	33b0      	adds	r3, #176	@ 0xb0
 8006ed4:	443b      	add	r3, r7
 8006ed6:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8006eda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	330e      	adds	r3, #14
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	33b0      	adds	r3, #176	@ 0xb0
 8006ee6:	443b      	add	r3, r7
 8006ee8:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8006eec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	3314      	adds	r3, #20
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	33b0      	adds	r3, #176	@ 0xb0
 8006ef8:	443b      	add	r3, r7
 8006efa:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8006efe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	3314      	adds	r3, #20
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	33b0      	adds	r3, #176	@ 0xb0
 8006f0a:	443b      	add	r3, r7
 8006f0c:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8006f10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if ((amb1 - amb0) != 0) {
 8006f14:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8006f18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d01d      	beq.n	8006f5c <VL53L0X_calc_dmax+0x12e>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 8006f20:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8006f24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f28:	1ad2      	subs	r2, r2, r3
 8006f2a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8006f2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006f32:	1acb      	subs	r3, r1, r3
 8006f34:	0a1b      	lsrs	r3, r3, #8
 8006f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 8006f3e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 8006f46:	0a1b      	lsrs	r3, r3, #8
 8006f48:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f4c:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 8006f50:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006f54:	4413      	add	r3, r2
 8006f56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f5a:	e003      	b.n	8006f64 <VL53L0X_calc_dmax+0x136>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 8006f5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 8006f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f68:	0c1a      	lsrs	r2, r3, #16
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8006f6e:	f997 30ab 	ldrsb.w	r3, [r7, #171]	@ 0xab
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	37b0      	adds	r7, #176	@ 0xb0
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006f7c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b0b0      	sub	sp, #192	@ 0xc0
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8006f88:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8006f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8006f90:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8006f94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8006f98:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8006f9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8006fa0:	f241 235c 	movw	r3, #4700	@ 0x125c
 8006fa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8006fa8:	4b98      	ldr	r3, [pc, #608]	@ (800720c <VL53L0X_calc_sigma_estimate+0x290>)
 8006faa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8006fae:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8006fb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8006fb6:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8006fba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8006fc6:	4b92      	ldr	r3, [pc, #584]	@ (8007210 <VL53L0X_calc_sigma_estimate+0x294>)
 8006fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8006fca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fce:	67bb      	str	r3, [r7, #120]	@ 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8006fd0:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8006fd4:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 8006fd6:	f240 6377 	movw	r3, #1655	@ 0x677
 8006fda:	673b      	str	r3, [r7, #112]	@ 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006ff0:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8006ff4:	0c1b      	lsrs	r3, r3, #16
 8006ff6:	66bb      	str	r3, [r7, #104]	@ 0x68

	Status = VL53L0X_get_total_signal_rate(
 8006ff8:	f107 0314 	add.w	r3, r7, #20
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	68b9      	ldr	r1, [r7, #8]
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f7ff fea8 	bl	8006d56 <VL53L0X_get_total_signal_rate>
 8007006:	4603      	mov	r3, r0
 8007008:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800700c:	f107 0318 	add.w	r3, r7, #24
 8007010:	461a      	mov	r2, r3
 8007012:	68b9      	ldr	r1, [r7, #8]
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f7ff fe6f 	bl	8006cf8 <VL53L0X_get_total_xtalk_rate>
 800701a:	4603      	mov	r3, r0
 800701c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007026:	fb02 f303 	mul.w	r3, r2, r3
 800702a:	667b      	str	r3, [r7, #100]	@ 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800702c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800702e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007032:	0c1b      	lsrs	r3, r3, #16
 8007034:	667b      	str	r3, [r7, #100]	@ 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800703c:	fb02 f303 	mul.w	r3, r2, r3
 8007040:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8007044:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8007048:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800704a:	429a      	cmp	r2, r3
 800704c:	d902      	bls.n	8007054 <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800704e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007050:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8007054:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007058:	2b00      	cmp	r3, #0
 800705a:	d160      	bne.n	800711e <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007062:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800706c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007070:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8007074:	461a      	mov	r2, r3
 8007076:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f7fe fef2 	bl	8005e64 <VL53L0X_calc_timeout_mclks>
 8007080:	65f8      	str	r0, [r7, #92]	@ 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8007088:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007092:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007096:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800709a:	461a      	mov	r2, r3
 800709c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f7fe fedf 	bl	8005e64 <VL53L0X_calc_timeout_mclks>
 80070a6:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 80070a8:	2303      	movs	r3, #3
 80070aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		if (finalRangeVcselPCLKS == 8)
 80070ae:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80070b2:	2b08      	cmp	r3, #8
 80070b4:	d102      	bne.n	80070bc <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 80070b6:	2302      	movs	r3, #2
 80070b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 80070bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070c0:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 80070c2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80070c6:	fb02 f303 	mul.w	r3, r2, r3
 80070ca:	02db      	lsls	r3, r3, #11
 80070cc:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80070ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070d0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80070d4:	4a4f      	ldr	r2, [pc, #316]	@ (8007214 <VL53L0X_calc_sigma_estimate+0x298>)
 80070d6:	fba2 2303 	umull	r2, r3, r2, r3
 80070da:	099b      	lsrs	r3, r3, #6
 80070dc:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 80070de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070e0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80070e2:	fb02 f303 	mul.w	r3, r2, r3
 80070e6:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80070e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070ea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80070ee:	4a49      	ldr	r2, [pc, #292]	@ (8007214 <VL53L0X_calc_sigma_estimate+0x298>)
 80070f0:	fba2 2303 	umull	r2, r3, r2, r3
 80070f4:	099b      	lsrs	r3, r3, #6
 80070f6:	653b      	str	r3, [r7, #80]	@ 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	3380      	adds	r3, #128	@ 0x80
 80070fc:	0a1b      	lsrs	r3, r3, #8
 80070fe:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007104:	fb02 f303 	mul.w	r3, r2, r3
 8007108:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800710c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007110:	3380      	adds	r3, #128	@ 0x80
 8007112:	0a1b      	lsrs	r3, r3, #8
 8007114:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	021b      	lsls	r3, r3, #8
 800711c:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800711e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007122:	2b00      	cmp	r3, #0
 8007124:	d002      	beq.n	800712c <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 8007126:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800712a:	e14a      	b.n	80073c2 <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 800712c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800712e:	2b00      	cmp	r3, #0
 8007130:	d109      	bne.n	8007146 <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007138:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007140:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007144:	e13b      	b.n	80073be <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 8007146:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800714a:	2b00      	cmp	r3, #0
 800714c:	d102      	bne.n	8007154 <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 800714e:	2301      	movs	r3, #1
 8007150:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8007154:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007158:	64fb      	str	r3, [r7, #76]	@ 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800715a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800715c:	041a      	lsls	r2, r3, #16
 800715e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007160:	fbb2 f3f3 	udiv	r3, r2, r3
 8007164:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8007168:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800716c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007170:	429a      	cmp	r2, r3
 8007172:	d903      	bls.n	800717c <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8007174:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007178:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800717c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007180:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007184:	fb02 f303 	mul.w	r3, r2, r3
 8007188:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800718c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8007190:	4613      	mov	r3, r2
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	4413      	add	r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4618      	mov	r0, r3
 800719a:	f7fe f8bf 	bl	800531c <VL53L0X_isqrt>
 800719e:	4603      	mov	r3, r0
 80071a0:	005b      	lsls	r3, r3, #1
 80071a2:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	891b      	ldrh	r3, [r3, #8]
 80071a8:	461a      	mov	r2, r3
 80071aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80071ac:	fb02 f303 	mul.w	r3, r2, r3
 80071b0:	647b      	str	r3, [r7, #68]	@ 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80071b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071b4:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 80071b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071ba:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80071bc:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 80071be:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80071c2:	4a14      	ldr	r2, [pc, #80]	@ (8007214 <VL53L0X_calc_sigma_estimate+0x298>)
 80071c4:	fba2 2303 	umull	r2, r3, r2, r3
 80071c8:	099b      	lsrs	r3, r3, #6
 80071ca:	643b      	str	r3, [r7, #64]	@ 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 80071cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071ce:	041b      	lsls	r3, r3, #16
 80071d0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80071d4:	4a0f      	ldr	r2, [pc, #60]	@ (8007214 <VL53L0X_calc_sigma_estimate+0x298>)
 80071d6:	fba2 2303 	umull	r2, r3, r2, r3
 80071da:	099b      	lsrs	r3, r3, #6
 80071dc:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 80071de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	643b      	str	r3, [r7, #64]	@ 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 80071e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bfb8      	it	lt
 80071f0:	425b      	neglt	r3, r3
 80071f2:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 80071f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f6:	021b      	lsls	r3, r3, #8
 80071f8:	63bb      	str	r3, [r7, #56]	@ 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	7e1b      	ldrb	r3, [r3, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00a      	beq.n	8007218 <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 8007202:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007206:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800720a:	e032      	b.n	8007272 <VL53L0X_calc_sigma_estimate+0x2f6>
 800720c:	028f87ae 	.word	0x028f87ae
 8007210:	0006999a 	.word	0x0006999a
 8007214:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 8007218:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800721a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800721e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007222:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8007226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007228:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800722c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007230:	fb02 f303 	mul.w	r3, r2, r3
 8007234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007238:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800723c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800723e:	4413      	add	r3, r2
 8007240:	0c1b      	lsrs	r3, r3, #16
 8007242:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8007246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800724a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800724e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 8007252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007256:	085b      	lsrs	r3, r3, #1
 8007258:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800725c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007260:	fb03 f303 	mul.w	r3, r3, r3
 8007264:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8007268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800726c:	0b9b      	lsrs	r3, r3, #14
 800726e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8007272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007276:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007278:	fb02 f303 	mul.w	r3, r2, r3
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800727e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007280:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007284:	0c1b      	lsrs	r3, r3, #16
 8007286:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	fb03 f303 	mul.w	r3, r3, r3
 800728e:	637b      	str	r3, [r7, #52]	@ 0x34

		sqr2 = sigmaEstimateP2;
 8007290:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007294:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800729c:	0c1b      	lsrs	r3, r3, #16
 800729e:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	fb03 f303 	mul.w	r3, r3, r3
 80072a6:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 80072a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	4413      	add	r3, r2
 80072ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 80072b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80072b2:	f7fe f833 	bl	800531c <VL53L0X_isqrt>
 80072b6:	62b8      	str	r0, [r7, #40]	@ 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 80072b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ba:	041b      	lsls	r3, r3, #16
 80072bc:	62bb      	str	r3, [r7, #40]	@ 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 80072be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c0:	3332      	adds	r3, #50	@ 0x32
 80072c2:	4a42      	ldr	r2, [pc, #264]	@ (80073cc <VL53L0X_calc_sigma_estimate+0x450>)
 80072c4:	fba2 2303 	umull	r2, r3, r2, r3
 80072c8:	095a      	lsrs	r2, r3, #5
 80072ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 80072d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072d8:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 80072dc:	fb02 f303 	mul.w	r3, r2, r3
 80072e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 80072e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072e8:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 80072ec:	3308      	adds	r3, #8
 80072ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 80072f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072f6:	4a36      	ldr	r2, [pc, #216]	@ (80073d0 <VL53L0X_calc_sigma_estimate+0x454>)
 80072f8:	fba2 2303 	umull	r2, r3, r2, r3
 80072fc:	0b5b      	lsrs	r3, r3, #13
 80072fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8007302:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007306:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800730a:	429a      	cmp	r2, r3
 800730c:	d903      	bls.n	8007316 <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 800730e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007312:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 8007316:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800731a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800731e:	4413      	add	r3, r2
 8007320:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8007324:	4a2b      	ldr	r2, [pc, #172]	@ (80073d4 <VL53L0X_calc_sigma_estimate+0x458>)
 8007326:	fba2 2303 	umull	r2, r3, r2, r3
 800732a:	099b      	lsrs	r3, r3, #6
 800732c:	627b      	str	r3, [r7, #36]	@ 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800732e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007330:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8007332:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007336:	441a      	add	r2, r3
 8007338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733a:	fbb2 f3f3 	udiv	r3, r2, r3
 800733e:	4618      	mov	r0, r3
 8007340:	f7fd ffec 	bl	800531c <VL53L0X_isqrt>
 8007344:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8007346:	6a3b      	ldr	r3, [r7, #32]
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007352:	4a20      	ldr	r2, [pc, #128]	@ (80073d4 <VL53L0X_calc_sigma_estimate+0x458>)
 8007354:	fba2 2303 	umull	r2, r3, r2, r3
 8007358:	099b      	lsrs	r3, r3, #6
 800735a:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800735c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007360:	fb03 f303 	mul.w	r3, r3, r3
 8007364:	637b      	str	r3, [r7, #52]	@ 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8007366:	6a3b      	ldr	r3, [r7, #32]
 8007368:	fb03 f303 	mul.w	r3, r3, r3
 800736c:	633b      	str	r3, [r7, #48]	@ 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800736e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007372:	4413      	add	r3, r2
 8007374:	4618      	mov	r0, r3
 8007376:	f7fd ffd1 	bl	800531c <VL53L0X_isqrt>
 800737a:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007382:	fb02 f303 	mul.w	r3, r2, r3
 8007386:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800738a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800738c:	2b00      	cmp	r3, #0
 800738e:	d009      	beq.n	80073a4 <VL53L0X_calc_sigma_estimate+0x428>
 8007390:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <VL53L0X_calc_sigma_estimate+0x428>
 8007398:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800739c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d903      	bls.n	80073ac <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 80073a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80073b2:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80073be:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	37c0      	adds	r7, #192	@ 0xc0
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	51eb851f 	.word	0x51eb851f
 80073d0:	d1b71759 	.word	0xd1b71759
 80073d4:	10624dd3 	.word	0x10624dd3

080073d8 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b090      	sub	sp, #64	@ 0x40
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	607a      	str	r2, [r7, #4]
 80073e2:	461a      	mov	r2, r3
 80073e4:	460b      	mov	r3, r1
 80073e6:	72fb      	strb	r3, [r7, #11]
 80073e8:	4613      	mov	r3, r2
 80073ea:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073ec:	2300      	movs	r3, #0
 80073ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 80073f2:	2300      	movs	r3, #0
 80073f4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 80073f8:	2300      	movs	r3, #0
 80073fa:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 80073fe:	2300      	movs	r3, #0
 8007400:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8007404:	2300      	movs	r3, #0
 8007406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8007410:	2300      	movs	r3, #0
 8007412:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8007416:	2300      	movs	r3, #0
 8007418:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800741c:	2300      	movs	r3, #0
 800741e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 8007422:	2300      	movs	r3, #0
 8007424:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8007426:	2300      	movs	r3, #0
 8007428:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800742a:	7afb      	ldrb	r3, [r7, #11]
 800742c:	10db      	asrs	r3, r3, #3
 800742e:	b2db      	uxtb	r3, r3
 8007430:	f003 030f 	and.w	r3, r3, #15
 8007434:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8007438:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800743c:	2b00      	cmp	r3, #0
 800743e:	d017      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
 8007440:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007444:	2b05      	cmp	r3, #5
 8007446:	d013      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8007448:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800744c:	2b07      	cmp	r3, #7
 800744e:	d00f      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8007450:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007454:	2b0c      	cmp	r3, #12
 8007456:	d00b      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8007458:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800745c:	2b0d      	cmp	r3, #13
 800745e:	d007      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8007460:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007464:	2b0e      	cmp	r3, #14
 8007466:	d003      	beq.n	8007470 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8007468:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800746c:	2b0f      	cmp	r3, #15
 800746e:	d103      	bne.n	8007478 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8007470:	2301      	movs	r3, #1
 8007472:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8007476:	e002      	b.n	800747e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8007478:	2300      	movs	r3, #0
 800747a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800747e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007482:	2b00      	cmp	r3, #0
 8007484:	d109      	bne.n	800749a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007486:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800748a:	461a      	mov	r2, r3
 800748c:	2100      	movs	r1, #0
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f7fc f9c8 	bl	8003824 <VL53L0X_GetLimitCheckEnable>
 8007494:	4603      	mov	r3, r0
 8007496:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800749a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d03c      	beq.n	800751c <VL53L0X_get_pal_range_status+0x144>
 80074a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d138      	bne.n	800751c <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 80074aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80074ae:	461a      	mov	r2, r3
 80074b0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f7ff fd62 	bl	8006f7c <VL53L0X_calc_sigma_estimate>
 80074b8:	4603      	mov	r3, r0
 80074ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 80074be:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10a      	bne.n	80074dc <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 80074c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	f107 0210 	add.w	r2, r7, #16
 80074ce:	4619      	mov	r1, r3
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff fcac 	bl	8006e2e <VL53L0X_calc_dmax>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 80074dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d103      	bne.n	80074ec <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074ea:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 80074ec:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d113      	bne.n	800751c <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 80074f4:	f107 0320 	add.w	r3, r7, #32
 80074f8:	461a      	mov	r2, r3
 80074fa:	2100      	movs	r1, #0
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f7fc fa17 	bl	8003930 <VL53L0X_GetLimitCheckValue>
 8007502:	4603      	mov	r3, r0
 8007504:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d006      	beq.n	800751c <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 800750e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007510:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8007512:	429a      	cmp	r2, r3
 8007514:	d902      	bls.n	800751c <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 8007516:	2301      	movs	r3, #1
 8007518:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800751c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007520:	2b00      	cmp	r3, #0
 8007522:	d109      	bne.n	8007538 <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007524:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8007528:	461a      	mov	r2, r3
 800752a:	2102      	movs	r1, #2
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f7fc f979 	bl	8003824 <VL53L0X_GetLimitCheckEnable>
 8007532:	4603      	mov	r3, r0
 8007534:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8007538:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800753c:	2b00      	cmp	r3, #0
 800753e:	d044      	beq.n	80075ca <VL53L0X_get_pal_range_status+0x1f2>
 8007540:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007544:	2b00      	cmp	r3, #0
 8007546:	d140      	bne.n	80075ca <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8007548:	f107 031c 	add.w	r3, r7, #28
 800754c:	461a      	mov	r2, r3
 800754e:	2102      	movs	r1, #2
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f7fc f9ed 	bl	8003930 <VL53L0X_GetLimitCheckValue>
 8007556:	4603      	mov	r3, r0
 8007558:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800755c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007560:	2b00      	cmp	r3, #0
 8007562:	d107      	bne.n	8007574 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007564:	2201      	movs	r2, #1
 8007566:	21ff      	movs	r1, #255	@ 0xff
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 fcb1 	bl	8007ed0 <VL53L0X_WrByte>
 800756e:	4603      	mov	r3, r0
 8007570:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8007574:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007578:	2b00      	cmp	r3, #0
 800757a:	d109      	bne.n	8007590 <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 800757c:	f107 0316 	add.w	r3, r7, #22
 8007580:	461a      	mov	r2, r3
 8007582:	21b6      	movs	r1, #182	@ 0xb6
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 fd81 	bl	800808c <VL53L0X_RdWord>
 800758a:	4603      	mov	r3, r0
 800758c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8007590:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007594:	2b00      	cmp	r3, #0
 8007596:	d107      	bne.n	80075a8 <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007598:	2200      	movs	r2, #0
 800759a:	21ff      	movs	r1, #255	@ 0xff
 800759c:	68f8      	ldr	r0, [r7, #12]
 800759e:	f000 fc97 	bl	8007ed0 <VL53L0X_WrByte>
 80075a2:	4603      	mov	r3, r0
 80075a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 80075a8:	8afb      	ldrh	r3, [r7, #22]
 80075aa:	025b      	lsls	r3, r3, #9
 80075ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075b2:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174

		if ((SignalRefClipValue > 0) &&
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d006      	beq.n	80075ca <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 80075bc:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 80075be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d902      	bls.n	80075ca <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 80075c4:	2301      	movs	r3, #1
 80075c6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80075ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d109      	bne.n	80075e6 <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80075d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80075d6:	461a      	mov	r2, r3
 80075d8:	2103      	movs	r1, #3
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f7fc f922 	bl	8003824 <VL53L0X_GetLimitCheckEnable>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 80075e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d023      	beq.n	8007636 <VL53L0X_get_pal_range_status+0x25e>
 80075ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d11f      	bne.n	8007636 <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 80075f6:	893b      	ldrh	r3, [r7, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d102      	bne.n	8007602 <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 80075fc:	2300      	movs	r3, #0
 80075fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007600:	e005      	b.n	800760e <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	021a      	lsls	r2, r3, #8
 8007606:	893b      	ldrh	r3, [r7, #8]
 8007608:	fbb2 f3f3 	udiv	r3, r2, r3
 800760c:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800760e:	f107 0318 	add.w	r3, r7, #24
 8007612:	461a      	mov	r2, r3
 8007614:	2103      	movs	r1, #3
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7fc f98a 	bl	8003930 <VL53L0X_GetLimitCheckValue>
 800761c:	4603      	mov	r3, r0
 800761e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d006      	beq.n	8007636 <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8007628:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800762a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800762c:	429a      	cmp	r2, r3
 800762e:	d202      	bcs.n	8007636 <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8007630:	2301      	movs	r3, #1
 8007632:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007636:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800763a:	2b00      	cmp	r3, #0
 800763c:	d14a      	bne.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 800763e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007642:	2b01      	cmp	r3, #1
 8007644:	d103      	bne.n	800764e <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 8007646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007648:	22ff      	movs	r2, #255	@ 0xff
 800764a:	701a      	strb	r2, [r3, #0]
 800764c:	e042      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 800764e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007652:	2b01      	cmp	r3, #1
 8007654:	d007      	beq.n	8007666 <VL53L0X_get_pal_range_status+0x28e>
 8007656:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800765a:	2b02      	cmp	r3, #2
 800765c:	d003      	beq.n	8007666 <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 800765e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007662:	2b03      	cmp	r3, #3
 8007664:	d103      	bne.n	800766e <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8007666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007668:	2205      	movs	r2, #5
 800766a:	701a      	strb	r2, [r3, #0]
 800766c:	e032      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 800766e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007672:	2b06      	cmp	r3, #6
 8007674:	d003      	beq.n	800767e <VL53L0X_get_pal_range_status+0x2a6>
 8007676:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800767a:	2b09      	cmp	r3, #9
 800767c:	d103      	bne.n	8007686 <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800767e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007680:	2204      	movs	r2, #4
 8007682:	701a      	strb	r2, [r3, #0]
 8007684:	e026      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 8007686:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800768a:	2b08      	cmp	r3, #8
 800768c:	d007      	beq.n	800769e <VL53L0X_get_pal_range_status+0x2c6>
 800768e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007692:	2b0a      	cmp	r3, #10
 8007694:	d003      	beq.n	800769e <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 8007696:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800769a:	2b01      	cmp	r3, #1
 800769c:	d103      	bne.n	80076a6 <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800769e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076a0:	2203      	movs	r2, #3
 80076a2:	701a      	strb	r2, [r3, #0]
 80076a4:	e016      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 80076a6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80076aa:	2b04      	cmp	r3, #4
 80076ac:	d003      	beq.n	80076b6 <VL53L0X_get_pal_range_status+0x2de>
 80076ae:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d103      	bne.n	80076be <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 80076b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076b8:	2202      	movs	r2, #2
 80076ba:	701a      	strb	r2, [r3, #0]
 80076bc:	e00a      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 80076be:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d103      	bne.n	80076ce <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 80076c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076c8:	2201      	movs	r2, #1
 80076ca:	701a      	strb	r2, [r3, #0]
 80076cc:	e002      	b.n	80076d4 <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 80076ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076d0:	2200      	movs	r2, #0
 80076d2:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80076d4:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 80076d8:	461a      	mov	r2, r3
 80076da:	2101      	movs	r1, #1
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f7fc f8a1 	bl	8003824 <VL53L0X_GetLimitCheckEnable>
 80076e2:	4603      	mov	r3, r0
 80076e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 80076e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d14f      	bne.n	8007790 <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80076f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <VL53L0X_get_pal_range_status+0x328>
 80076f8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d103      	bne.n	8007708 <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 8007700:	2301      	movs	r3, #1
 8007702:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007706:	e002      	b.n	800770e <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 8007708:	2300      	movs	r3, #0
 800770a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8007714:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8007718:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800771c:	2b04      	cmp	r3, #4
 800771e:	d003      	beq.n	8007728 <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8007720:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8007724:	2b00      	cmp	r3, #0
 8007726:	d103      	bne.n	8007730 <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 8007728:	2301      	movs	r3, #1
 800772a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800772e:	e002      	b.n	8007736 <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 8007730:	2300      	movs	r3, #0
 8007732:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800773c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8007740:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007744:	2b00      	cmp	r3, #0
 8007746:	d003      	beq.n	8007750 <VL53L0X_get_pal_range_status+0x378>
 8007748:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800774c:	2b01      	cmp	r3, #1
 800774e:	d103      	bne.n	8007758 <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8007750:	2301      	movs	r3, #1
 8007752:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007756:	e002      	b.n	800775e <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 8007758:	2300      	movs	r3, #0
 800775a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8007764:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8007768:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800776c:	2b00      	cmp	r3, #0
 800776e:	d003      	beq.n	8007778 <VL53L0X_get_pal_range_status+0x3a0>
 8007770:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8007774:	2b01      	cmp	r3, #1
 8007776:	d103      	bne.n	8007780 <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8007778:	2301      	movs	r3, #1
 800777a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800777e:	e002      	b.n	8007786 <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 8007780:	2300      	movs	r3, #0
 8007782:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800778c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007790:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 8007794:	4618      	mov	r0, r3
 8007796:	3740      	adds	r7, #64	@ 0x40
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <VL53L0X_get_pal_error_string>:
	return Status;
}

VL53L0X_Error VL53L0X_get_pal_error_string(VL53L0X_Error PalErrorCode,
		char *pPalErrorString)
{
 800779c:	b4b0      	push	{r4, r5, r7}
 800779e:	b085      	sub	sp, #20
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	4603      	mov	r3, r0
 80077a4:	6039      	str	r1, [r7, #0]
 80077a6:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077a8:	2300      	movs	r3, #0
 80077aa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	switch (PalErrorCode) {
 80077ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b0:	3363      	adds	r3, #99	@ 0x63
 80077b2:	2b63      	cmp	r3, #99	@ 0x63
 80077b4:	f200 81b9 	bhi.w	8007b2a <VL53L0X_get_pal_error_string+0x38e>
 80077b8:	a201      	add	r2, pc, #4	@ (adr r2, 80077c0 <VL53L0X_get_pal_error_string+0x24>)
 80077ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077be:	bf00      	nop
 80077c0:	08007b0f 	.word	0x08007b0f
 80077c4:	08007b2b 	.word	0x08007b2b
 80077c8:	08007b2b 	.word	0x08007b2b
 80077cc:	08007b2b 	.word	0x08007b2b
 80077d0:	08007b2b 	.word	0x08007b2b
 80077d4:	08007b2b 	.word	0x08007b2b
 80077d8:	08007b2b 	.word	0x08007b2b
 80077dc:	08007b2b 	.word	0x08007b2b
 80077e0:	08007b2b 	.word	0x08007b2b
 80077e4:	08007b2b 	.word	0x08007b2b
 80077e8:	08007b2b 	.word	0x08007b2b
 80077ec:	08007b2b 	.word	0x08007b2b
 80077f0:	08007b2b 	.word	0x08007b2b
 80077f4:	08007b2b 	.word	0x08007b2b
 80077f8:	08007b2b 	.word	0x08007b2b
 80077fc:	08007b2b 	.word	0x08007b2b
 8007800:	08007b2b 	.word	0x08007b2b
 8007804:	08007b2b 	.word	0x08007b2b
 8007808:	08007b2b 	.word	0x08007b2b
 800780c:	08007b2b 	.word	0x08007b2b
 8007810:	08007b2b 	.word	0x08007b2b
 8007814:	08007b2b 	.word	0x08007b2b
 8007818:	08007b2b 	.word	0x08007b2b
 800781c:	08007b2b 	.word	0x08007b2b
 8007820:	08007b2b 	.word	0x08007b2b
 8007824:	08007b2b 	.word	0x08007b2b
 8007828:	08007b2b 	.word	0x08007b2b
 800782c:	08007b2b 	.word	0x08007b2b
 8007830:	08007b2b 	.word	0x08007b2b
 8007834:	08007b2b 	.word	0x08007b2b
 8007838:	08007b2b 	.word	0x08007b2b
 800783c:	08007b2b 	.word	0x08007b2b
 8007840:	08007b2b 	.word	0x08007b2b
 8007844:	08007b2b 	.word	0x08007b2b
 8007848:	08007b2b 	.word	0x08007b2b
 800784c:	08007b2b 	.word	0x08007b2b
 8007850:	08007b2b 	.word	0x08007b2b
 8007854:	08007b2b 	.word	0x08007b2b
 8007858:	08007b2b 	.word	0x08007b2b
 800785c:	08007b2b 	.word	0x08007b2b
 8007860:	08007b2b 	.word	0x08007b2b
 8007864:	08007b2b 	.word	0x08007b2b
 8007868:	08007b2b 	.word	0x08007b2b
 800786c:	08007b2b 	.word	0x08007b2b
 8007870:	08007b2b 	.word	0x08007b2b
 8007874:	08007b2b 	.word	0x08007b2b
 8007878:	08007b2b 	.word	0x08007b2b
 800787c:	08007b2b 	.word	0x08007b2b
 8007880:	08007b2b 	.word	0x08007b2b
 8007884:	08007af1 	.word	0x08007af1
 8007888:	08007b2b 	.word	0x08007b2b
 800788c:	08007b2b 	.word	0x08007b2b
 8007890:	08007b2b 	.word	0x08007b2b
 8007894:	08007b2b 	.word	0x08007b2b
 8007898:	08007b2b 	.word	0x08007b2b
 800789c:	08007b2b 	.word	0x08007b2b
 80078a0:	08007b2b 	.word	0x08007b2b
 80078a4:	08007b2b 	.word	0x08007b2b
 80078a8:	08007b2b 	.word	0x08007b2b
 80078ac:	08007acf 	.word	0x08007acf
 80078b0:	08007b2b 	.word	0x08007b2b
 80078b4:	08007b2b 	.word	0x08007b2b
 80078b8:	08007b2b 	.word	0x08007b2b
 80078bc:	08007b2b 	.word	0x08007b2b
 80078c0:	08007b2b 	.word	0x08007b2b
 80078c4:	08007b2b 	.word	0x08007b2b
 80078c8:	08007b2b 	.word	0x08007b2b
 80078cc:	08007b2b 	.word	0x08007b2b
 80078d0:	08007b2b 	.word	0x08007b2b
 80078d4:	08007ab3 	.word	0x08007ab3
 80078d8:	08007b2b 	.word	0x08007b2b
 80078dc:	08007b2b 	.word	0x08007b2b
 80078e0:	08007b2b 	.word	0x08007b2b
 80078e4:	08007b2b 	.word	0x08007b2b
 80078e8:	08007b2b 	.word	0x08007b2b
 80078ec:	08007b2b 	.word	0x08007b2b
 80078f0:	08007b2b 	.word	0x08007b2b
 80078f4:	08007b2b 	.word	0x08007b2b
 80078f8:	08007b2b 	.word	0x08007b2b
 80078fc:	08007a99 	.word	0x08007a99
 8007900:	08007b2b 	.word	0x08007b2b
 8007904:	08007b2b 	.word	0x08007b2b
 8007908:	08007b2b 	.word	0x08007b2b
 800790c:	08007b2b 	.word	0x08007b2b
 8007910:	08007b2b 	.word	0x08007b2b
 8007914:	08007b2b 	.word	0x08007b2b
 8007918:	08007b2b 	.word	0x08007b2b
 800791c:	080079e5 	.word	0x080079e5
 8007920:	08007a7b 	.word	0x08007a7b
 8007924:	08007a63 	.word	0x08007a63
 8007928:	08007a4b 	.word	0x08007a4b
 800792c:	08007a2d 	.word	0x08007a2d
 8007930:	08007a13 	.word	0x08007a13
 8007934:	08007a01 	.word	0x08007a01
 8007938:	080079cd 	.word	0x080079cd
 800793c:	080079af 	.word	0x080079af
 8007940:	0800799b 	.word	0x0800799b
 8007944:	08007983 	.word	0x08007983
 8007948:	08007965 	.word	0x08007965
 800794c:	08007951 	.word	0x08007951
	case VL53L0X_ERROR_NONE:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	4980      	ldr	r1, [pc, #512]	@ (8007b54 <VL53L0X_get_pal_error_string+0x3b8>)
 8007954:	461a      	mov	r2, r3
 8007956:	460b      	mov	r3, r1
 8007958:	cb03      	ldmia	r3!, {r0, r1}
 800795a:	6010      	str	r0, [r2, #0]
 800795c:	6051      	str	r1, [r2, #4]
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	7213      	strb	r3, [r2, #8]
			VL53L0X_STRING_ERROR_NONE);
	break;
 8007962:	e0f0      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_CALIBRATION_WARNING:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	4a7c      	ldr	r2, [pc, #496]	@ (8007b58 <VL53L0X_get_pal_error_string+0x3bc>)
 8007968:	461d      	mov	r5, r3
 800796a:	4614      	mov	r4, r2
 800796c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800796e:	6028      	str	r0, [r5, #0]
 8007970:	6069      	str	r1, [r5, #4]
 8007972:	60aa      	str	r2, [r5, #8]
 8007974:	60eb      	str	r3, [r5, #12]
 8007976:	cc03      	ldmia	r4!, {r0, r1}
 8007978:	6128      	str	r0, [r5, #16]
 800797a:	6169      	str	r1, [r5, #20]
 800797c:	8823      	ldrh	r3, [r4, #0]
 800797e:	832b      	strh	r3, [r5, #24]
			VL53L0X_STRING_ERROR_CALIBRATION_WARNING);
	break;
 8007980:	e0e1      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_MIN_CLIPPED:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	4a75      	ldr	r2, [pc, #468]	@ (8007b5c <VL53L0X_get_pal_error_string+0x3c0>)
 8007986:	461d      	mov	r5, r3
 8007988:	4614      	mov	r4, r2
 800798a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800798c:	6028      	str	r0, [r5, #0]
 800798e:	6069      	str	r1, [r5, #4]
 8007990:	60aa      	str	r2, [r5, #8]
 8007992:	60eb      	str	r3, [r5, #12]
 8007994:	8823      	ldrh	r3, [r4, #0]
 8007996:	822b      	strh	r3, [r5, #16]
			VL53L0X_STRING_ERROR_MIN_CLIPPED);
	break;
 8007998:	e0d5      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_UNDEFINED:
		VL53L0X_COPYSTRING(pPalErrorString,
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	4a70      	ldr	r2, [pc, #448]	@ (8007b60 <VL53L0X_get_pal_error_string+0x3c4>)
 800799e:	461c      	mov	r4, r3
 80079a0:	4615      	mov	r5, r2
 80079a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80079a4:	6020      	str	r0, [r4, #0]
 80079a6:	6061      	str	r1, [r4, #4]
 80079a8:	60a2      	str	r2, [r4, #8]
 80079aa:	60e3      	str	r3, [r4, #12]
			VL53L0X_STRING_ERROR_UNDEFINED);
	break;
 80079ac:	e0cb      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_INVALID_PARAMS:
		VL53L0X_COPYSTRING(pPalErrorString,
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	4a6c      	ldr	r2, [pc, #432]	@ (8007b64 <VL53L0X_get_pal_error_string+0x3c8>)
 80079b2:	461d      	mov	r5, r3
 80079b4:	4614      	mov	r4, r2
 80079b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80079b8:	6028      	str	r0, [r5, #0]
 80079ba:	6069      	str	r1, [r5, #4]
 80079bc:	60aa      	str	r2, [r5, #8]
 80079be:	60eb      	str	r3, [r5, #12]
 80079c0:	cc03      	ldmia	r4!, {r0, r1}
 80079c2:	6128      	str	r0, [r5, #16]
 80079c4:	6169      	str	r1, [r5, #20]
 80079c6:	7823      	ldrb	r3, [r4, #0]
 80079c8:	762b      	strb	r3, [r5, #24]
			VL53L0X_STRING_ERROR_INVALID_PARAMS);
	break;
 80079ca:	e0bc      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_NOT_SUPPORTED:
		VL53L0X_COPYSTRING(pPalErrorString,
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	4a66      	ldr	r2, [pc, #408]	@ (8007b68 <VL53L0X_get_pal_error_string+0x3cc>)
 80079d0:	461d      	mov	r5, r3
 80079d2:	4614      	mov	r4, r2
 80079d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80079d6:	6028      	str	r0, [r5, #0]
 80079d8:	6069      	str	r1, [r5, #4]
 80079da:	60aa      	str	r2, [r5, #8]
 80079dc:	60eb      	str	r3, [r5, #12]
 80079de:	6820      	ldr	r0, [r4, #0]
 80079e0:	6128      	str	r0, [r5, #16]
			VL53L0X_STRING_ERROR_NOT_SUPPORTED);
	break;
 80079e2:	e0b0      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_INTERRUPT_NOT_CLEARED:
		VL53L0X_COPYSTRING(pPalErrorString,
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	4a61      	ldr	r2, [pc, #388]	@ (8007b6c <VL53L0X_get_pal_error_string+0x3d0>)
 80079e8:	461d      	mov	r5, r3
 80079ea:	4614      	mov	r4, r2
 80079ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80079ee:	6028      	str	r0, [r5, #0]
 80079f0:	6069      	str	r1, [r5, #4]
 80079f2:	60aa      	str	r2, [r5, #8]
 80079f4:	60eb      	str	r3, [r5, #12]
 80079f6:	6820      	ldr	r0, [r4, #0]
 80079f8:	6128      	str	r0, [r5, #16]
 80079fa:	88a3      	ldrh	r3, [r4, #4]
 80079fc:	82ab      	strh	r3, [r5, #20]
			VL53L0X_STRING_ERROR_INTERRUPT_NOT_CLEARED);
	break;
 80079fe:	e0a2      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_RANGE_ERROR:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	4a5b      	ldr	r2, [pc, #364]	@ (8007b70 <VL53L0X_get_pal_error_string+0x3d4>)
 8007a04:	461c      	mov	r4, r3
 8007a06:	4613      	mov	r3, r2
 8007a08:	cb07      	ldmia	r3!, {r0, r1, r2}
 8007a0a:	6020      	str	r0, [r4, #0]
 8007a0c:	6061      	str	r1, [r4, #4]
 8007a0e:	60a2      	str	r2, [r4, #8]
			VL53L0X_STRING_ERROR_RANGE_ERROR);
	break;
 8007a10:	e099      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_TIME_OUT:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	4a57      	ldr	r2, [pc, #348]	@ (8007b74 <VL53L0X_get_pal_error_string+0x3d8>)
 8007a16:	461c      	mov	r4, r3
 8007a18:	4613      	mov	r3, r2
 8007a1a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8007a1c:	6020      	str	r0, [r4, #0]
 8007a1e:	6061      	str	r1, [r4, #4]
 8007a20:	60a2      	str	r2, [r4, #8]
 8007a22:	881a      	ldrh	r2, [r3, #0]
 8007a24:	789b      	ldrb	r3, [r3, #2]
 8007a26:	81a2      	strh	r2, [r4, #12]
 8007a28:	73a3      	strb	r3, [r4, #14]
			VL53L0X_STRING_ERROR_TIME_OUT);
	break;
 8007a2a:	e08c      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_MODE_NOT_SUPPORTED:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	4a52      	ldr	r2, [pc, #328]	@ (8007b78 <VL53L0X_get_pal_error_string+0x3dc>)
 8007a30:	461d      	mov	r5, r3
 8007a32:	4614      	mov	r4, r2
 8007a34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a36:	6028      	str	r0, [r5, #0]
 8007a38:	6069      	str	r1, [r5, #4]
 8007a3a:	60aa      	str	r2, [r5, #8]
 8007a3c:	60eb      	str	r3, [r5, #12]
 8007a3e:	cc03      	ldmia	r4!, {r0, r1}
 8007a40:	6128      	str	r0, [r5, #16]
 8007a42:	6169      	str	r1, [r5, #20]
 8007a44:	7823      	ldrb	r3, [r4, #0]
 8007a46:	762b      	strb	r3, [r5, #24]
			VL53L0X_STRING_ERROR_MODE_NOT_SUPPORTED);
	break;
 8007a48:	e07d      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_BUFFER_TOO_SMALL:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	4a4b      	ldr	r2, [pc, #300]	@ (8007b7c <VL53L0X_get_pal_error_string+0x3e0>)
 8007a4e:	461d      	mov	r5, r3
 8007a50:	4614      	mov	r4, r2
 8007a52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a54:	6028      	str	r0, [r5, #0]
 8007a56:	6069      	str	r1, [r5, #4]
 8007a58:	60aa      	str	r2, [r5, #8]
 8007a5a:	60eb      	str	r3, [r5, #12]
 8007a5c:	7823      	ldrb	r3, [r4, #0]
 8007a5e:	742b      	strb	r3, [r5, #16]
			VL53L0X_STRING_ERROR_BUFFER_TOO_SMALL);
	break;
 8007a60:	e071      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_GPIO_NOT_EXISTING:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	4a46      	ldr	r2, [pc, #280]	@ (8007b80 <VL53L0X_get_pal_error_string+0x3e4>)
 8007a66:	461d      	mov	r5, r3
 8007a68:	4614      	mov	r4, r2
 8007a6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a6c:	6028      	str	r0, [r5, #0]
 8007a6e:	6069      	str	r1, [r5, #4]
 8007a70:	60aa      	str	r2, [r5, #8]
 8007a72:	60eb      	str	r3, [r5, #12]
 8007a74:	8823      	ldrh	r3, [r4, #0]
 8007a76:	822b      	strh	r3, [r5, #16]
			VL53L0X_STRING_ERROR_GPIO_NOT_EXISTING);
	break;
 8007a78:	e065      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	4a41      	ldr	r2, [pc, #260]	@ (8007b84 <VL53L0X_get_pal_error_string+0x3e8>)
 8007a7e:	461d      	mov	r5, r3
 8007a80:	4614      	mov	r4, r2
 8007a82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a84:	6028      	str	r0, [r5, #0]
 8007a86:	6069      	str	r1, [r5, #4]
 8007a88:	60aa      	str	r2, [r5, #8]
 8007a8a:	60eb      	str	r3, [r5, #12]
 8007a8c:	cc03      	ldmia	r4!, {r0, r1}
 8007a8e:	6128      	str	r0, [r5, #16]
 8007a90:	6169      	str	r1, [r5, #20]
 8007a92:	7823      	ldrb	r3, [r4, #0]
 8007a94:	762b      	strb	r3, [r5, #24]
			VL53L0X_STRING_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED);
	break;
 8007a96:	e056      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_CONTROL_INTERFACE:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	4a3b      	ldr	r2, [pc, #236]	@ (8007b88 <VL53L0X_get_pal_error_string+0x3ec>)
 8007a9c:	461d      	mov	r5, r3
 8007a9e:	4614      	mov	r4, r2
 8007aa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007aa2:	6028      	str	r0, [r5, #0]
 8007aa4:	6069      	str	r1, [r5, #4]
 8007aa6:	60aa      	str	r2, [r5, #8]
 8007aa8:	60eb      	str	r3, [r5, #12]
 8007aaa:	cc03      	ldmia	r4!, {r0, r1}
 8007aac:	6128      	str	r0, [r5, #16]
 8007aae:	6169      	str	r1, [r5, #20]
			VL53L0X_STRING_ERROR_CONTROL_INTERFACE);
	break;
 8007ab0:	e049      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_INVALID_COMMAND:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	4a35      	ldr	r2, [pc, #212]	@ (8007b8c <VL53L0X_get_pal_error_string+0x3f0>)
 8007ab6:	461d      	mov	r5, r3
 8007ab8:	4614      	mov	r4, r2
 8007aba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007abc:	6028      	str	r0, [r5, #0]
 8007abe:	6069      	str	r1, [r5, #4]
 8007ac0:	60aa      	str	r2, [r5, #8]
 8007ac2:	60eb      	str	r3, [r5, #12]
 8007ac4:	6820      	ldr	r0, [r4, #0]
 8007ac6:	6128      	str	r0, [r5, #16]
 8007ac8:	88a3      	ldrh	r3, [r4, #4]
 8007aca:	82ab      	strh	r3, [r5, #20]
			VL53L0X_STRING_ERROR_INVALID_COMMAND);
	break;
 8007acc:	e03b      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_DIVISION_BY_ZERO:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	4a2f      	ldr	r2, [pc, #188]	@ (8007b90 <VL53L0X_get_pal_error_string+0x3f4>)
 8007ad2:	461c      	mov	r4, r3
 8007ad4:	4615      	mov	r5, r2
 8007ad6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007ad8:	6020      	str	r0, [r4, #0]
 8007ada:	6061      	str	r1, [r4, #4]
 8007adc:	60a2      	str	r2, [r4, #8]
 8007ade:	60e3      	str	r3, [r4, #12]
 8007ae0:	6828      	ldr	r0, [r5, #0]
 8007ae2:	6120      	str	r0, [r4, #16]
 8007ae4:	88ab      	ldrh	r3, [r5, #4]
 8007ae6:	79aa      	ldrb	r2, [r5, #6]
 8007ae8:	82a3      	strh	r3, [r4, #20]
 8007aea:	4613      	mov	r3, r2
 8007aec:	75a3      	strb	r3, [r4, #22]
			VL53L0X_STRING_ERROR_DIVISION_BY_ZERO);
	break;
 8007aee:	e02a      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_REF_SPAD_INIT:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	4a28      	ldr	r2, [pc, #160]	@ (8007b94 <VL53L0X_get_pal_error_string+0x3f8>)
 8007af4:	461d      	mov	r5, r3
 8007af6:	4614      	mov	r4, r2
 8007af8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007afa:	6028      	str	r0, [r5, #0]
 8007afc:	6069      	str	r1, [r5, #4]
 8007afe:	60aa      	str	r2, [r5, #8]
 8007b00:	60eb      	str	r3, [r5, #12]
 8007b02:	cc03      	ldmia	r4!, {r0, r1}
 8007b04:	6128      	str	r0, [r5, #16]
 8007b06:	6169      	str	r1, [r5, #20]
 8007b08:	8823      	ldrh	r3, [r4, #0]
 8007b0a:	832b      	strh	r3, [r5, #24]
			VL53L0X_STRING_ERROR_REF_SPAD_INIT);
	break;
 8007b0c:	e01b      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>
	case VL53L0X_ERROR_NOT_IMPLEMENTED:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	4a21      	ldr	r2, [pc, #132]	@ (8007b98 <VL53L0X_get_pal_error_string+0x3fc>)
 8007b12:	461d      	mov	r5, r3
 8007b14:	4614      	mov	r4, r2
 8007b16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b18:	6028      	str	r0, [r5, #0]
 8007b1a:	6069      	str	r1, [r5, #4]
 8007b1c:	60aa      	str	r2, [r5, #8]
 8007b1e:	60eb      	str	r3, [r5, #12]
 8007b20:	6820      	ldr	r0, [r4, #0]
 8007b22:	6128      	str	r0, [r5, #16]
 8007b24:	88a3      	ldrh	r3, [r4, #4]
 8007b26:	82ab      	strh	r3, [r5, #20]
			VL53L0X_STRING_ERROR_NOT_IMPLEMENTED);
	break;
 8007b28:	e00d      	b.n	8007b46 <VL53L0X_get_pal_error_string+0x3aa>

	default:
		VL53L0X_COPYSTRING(pPalErrorString,
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007b9c <VL53L0X_get_pal_error_string+0x400>)
 8007b2e:	461d      	mov	r5, r3
 8007b30:	4614      	mov	r4, r2
 8007b32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b34:	6028      	str	r0, [r5, #0]
 8007b36:	6069      	str	r1, [r5, #4]
 8007b38:	60aa      	str	r2, [r5, #8]
 8007b3a:	60eb      	str	r3, [r5, #12]
 8007b3c:	8823      	ldrh	r3, [r4, #0]
 8007b3e:	78a2      	ldrb	r2, [r4, #2]
 8007b40:	822b      	strh	r3, [r5, #16]
 8007b42:	4613      	mov	r3, r2
 8007b44:	74ab      	strb	r3, [r5, #18]
				VL53L0X_STRING_UNKNOW_ERROR_CODE);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bcb0      	pop	{r4, r5, r7}
 8007b52:	4770      	bx	lr
 8007b54:	080102fc 	.word	0x080102fc
 8007b58:	08010308 	.word	0x08010308
 8007b5c:	08010324 	.word	0x08010324
 8007b60:	08010338 	.word	0x08010338
 8007b64:	08010348 	.word	0x08010348
 8007b68:	08010364 	.word	0x08010364
 8007b6c:	08010378 	.word	0x08010378
 8007b70:	08010390 	.word	0x08010390
 8007b74:	0801039c 	.word	0x0801039c
 8007b78:	080103ac 	.word	0x080103ac
 8007b7c:	080103c8 	.word	0x080103c8
 8007b80:	080103dc 	.word	0x080103dc
 8007b84:	080103f0 	.word	0x080103f0
 8007b88:	0801040c 	.word	0x0801040c
 8007b8c:	08010424 	.word	0x08010424
 8007b90:	0801043c 	.word	0x0801043c
 8007b94:	08010454 	.word	0x08010454
 8007b98:	08010470 	.word	0x08010470
 8007b9c:	08010298 	.word	0x08010298

08007ba0 <cont_lidar_init>:
	  VL53L0X_SetRangeFractionEnable( Dev, 1);

}

void cont_lidar_init(uint8_t dir, uint32_t ts)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	6039      	str	r1, [r7, #0]
 8007baa:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bac:	2300      	movs	r3, #0
 8007bae:	73fb      	strb	r3, [r7, #15]

	  Dev->I2cHandle = &hi2c1;// i2c port to be used
 8007bb0:	4b49      	ldr	r3, [pc, #292]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a49      	ldr	r2, [pc, #292]	@ (8007cdc <cont_lidar_init+0x13c>)
 8007bb6:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
	  Dev->I2cDevAddr = dir;
 8007bba:	4b47      	ldr	r3, [pc, #284]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	79fa      	ldrb	r2, [r7, #7]
 8007bc0:	f883 2184 	strb.w	r2, [r3, #388]	@ 0x184
      Dev->comms_type=1;
 8007bc4:	4b44      	ldr	r3, [pc, #272]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 2185 	strb.w	r2, [r3, #389]	@ 0x185
      Dev->comms_speed_khz=100;//  i2c a 400khz prima era 400  variato a 100
 8007bce:	4b42      	ldr	r3, [pc, #264]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2264      	movs	r2, #100	@ 0x64
 8007bd4:	f8a3 2186 	strh.w	r2, [r3, #390]	@ 0x186



      //Status = VL53L0X_WaitDeviceBooted( Dev );
      Status = VL53L0X_DataInit( Dev );
 8007bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fa ff29 	bl	8002a34 <VL53L0X_DataInit>
 8007be2:	4603      	mov	r3, r0
 8007be4:	73fb      	strb	r3, [r7, #15]
      Status = VL53L0X_StaticInit( Dev );
 8007be6:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fb f8a8 	bl	8002d40 <VL53L0X_StaticInit>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	73fb      	strb	r3, [r7, #15]

      //Status = VL53L0X_ResetDevice(Dev);
      print_pal_error(Status);
 8007bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f000 f8af 	bl	8007d5c <print_pal_error>

      HAL_Delay(100);
 8007bfe:	2064      	movs	r0, #100	@ 0x64
 8007c00:	f000 fb38 	bl	8008274 <HAL_Delay>

      Status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8007c04:	4b34      	ldr	r3, [pc, #208]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a35      	ldr	r2, [pc, #212]	@ (8007ce0 <cont_lidar_init+0x140>)
 8007c0a:	4936      	ldr	r1, [pc, #216]	@ (8007ce4 <cont_lidar_init+0x144>)
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f7fb ff83 	bl	8003b18 <VL53L0X_PerformRefCalibration>
 8007c12:	4603      	mov	r3, r0
 8007c14:	73fb      	strb	r3, [r7, #15]
      HAL_Delay(12); // delay preso dal datasheet +20%
 8007c16:	200c      	movs	r0, #12
 8007c18:	f000 fb2c 	bl	8008274 <HAL_Delay>
      Status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8007c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a31      	ldr	r2, [pc, #196]	@ (8007ce8 <cont_lidar_init+0x148>)
 8007c22:	4932      	ldr	r1, [pc, #200]	@ (8007cec <cont_lidar_init+0x14c>)
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7fc fc85 	bl	8004534 <VL53L0X_PerformRefSpadManagement>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	73fb      	strb	r3, [r7, #15]
     // Status =VL53L0X_SetRefCalibration(Dev, &VhvSettings, &PhaseCal);

      //Status =VL53L0X_GetXTalkCompensationEnable(Dev,1);
      HAL_Delay(48);
 8007c2e:	2030      	movs	r0, #48	@ 0x30
 8007c30:	f000 fb20 	bl	8008274 <HAL_Delay>

      print_pal_error(Status);
 8007c34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f000 f88f 	bl	8007d5c <print_pal_error>
      // High speed  (review del 17-05 )
      //Status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.25*65536));//0.18
      //Status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(35*65536));//35


      Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING);
 8007c3e:	4b26      	ldr	r3, [pc, #152]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2103      	movs	r1, #3
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7fb fab3 	bl	80031b0 <VL53L0X_SetDeviceMode>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	73fb      	strb	r3, [r7, #15]
      Status = VL53L0X_SetInterMeasurementPeriodMilliSeconds ( Dev, 25);//20
 8007c4e:	4b22      	ldr	r3, [pc, #136]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2119      	movs	r1, #25
 8007c54:	4618      	mov	r0, r3
 8007c56:	f7fb fca9 	bl	80035ac <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	73fb      	strb	r3, [r7, #15]
      Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 20000 ); //   33000 200000
 8007c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7fb fb00 	bl	800326c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	73fb      	strb	r3, [r7, #15]

      print_pal_error(Status);
 8007c70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c74:	4618      	mov	r0, r3
 8007c76:	f000 f871 	bl	8007d5c <print_pal_error>

      Status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8007c7a:	4b17      	ldr	r3, [pc, #92]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	2212      	movs	r2, #18
 8007c80:	2100      	movs	r1, #0
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7fb fb18 	bl	80032b8 <VL53L0X_SetVcselPulsePeriod>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	73fb      	strb	r3, [r7, #15]
      Status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8007c8c:	4b12      	ldr	r3, [pc, #72]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	220e      	movs	r2, #14
 8007c92:	2101      	movs	r1, #1
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fb fb0f 	bl	80032b8 <VL53L0X_SetVcselPulsePeriod>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	73fb      	strb	r3, [r7, #15]



      print_pal_error(Status);
 8007c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f000 f85a 	bl	8007d5c <print_pal_error>
      //Status = VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1 );
      //Status = VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1 );
     // Status = VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 1 );
     // Status = VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, (FixPoint1616_t)( 1.5 * 0.023 * 65536 ) );

      print_pal_error(Status);
 8007ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f000 f855 	bl	8007d5c <print_pal_error>

      //Status =  VL53L0X_SetGpioConfig(Dev,LidarTrigger_Pin, VL53L0X_HISTOGRAMMODE_DISABLED,VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,VL53L0X_INTERRUPTPOLARITY_HIGH);
	 // VL53L0X_SetRangeFractionEnable( Dev, 1);


      Status= VL53L0X_StartMeasurement( Dev);
 8007cb2:	4b09      	ldr	r3, [pc, #36]	@ (8007cd8 <cont_lidar_init+0x138>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7fc f836 	bl	8003d28 <VL53L0X_StartMeasurement>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	73fb      	strb	r3, [r7, #15]

      print_pal_error(Status);
 8007cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f000 f849 	bl	8007d5c <print_pal_error>


      HAL_Delay(100);
 8007cca:	2064      	movs	r0, #100	@ 0x64
 8007ccc:	f000 fad2 	bl	8008274 <HAL_Delay>
}
 8007cd0:	bf00      	nop
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	200002cc 	.word	0x200002cc
 8007cdc:	20000cf8 	.word	0x20000cf8
 8007ce0:	200010c6 	.word	0x200010c6
 8007ce4:	200010c5 	.word	0x200010c5
 8007ce8:	200010c4 	.word	0x200010c4
 8007cec:	200010c0 	.word	0x200010c0

08007cf0 <startMeasurement>:
{
	VL53L0X_ClearInterruptMask(DIR_S,1);
}

void startMeasurement()
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
	 VL53L0X_StartMeasurement( Dev);
 8007cf4:	4b03      	ldr	r3, [pc, #12]	@ (8007d04 <startMeasurement+0x14>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7fc f815 	bl	8003d28 <VL53L0X_StartMeasurement>



}
 8007cfe:	bf00      	nop
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	200002cc 	.word	0x200002cc

08007d08 <getRangeData>:
	 HAL_Delay(100);

}


uint16_t getRangeData(){
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0

	uint16_t lidarmill=0;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	80fb      	strh	r3, [r7, #6]


		Dev->I2cDevAddr = DIR_S;
 8007d12:	4b10      	ldr	r3, [pc, #64]	@ (8007d54 <getRangeData+0x4c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2252      	movs	r2, #82	@ 0x52
 8007d18:	f883 2184 	strb.w	r2, [r3, #388]	@ 0x184
		VL53L0X_GetRangingMeasurementData(Dev, &RangingData);
 8007d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8007d54 <getRangeData+0x4c>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	490d      	ldr	r1, [pc, #52]	@ (8007d58 <getRangeData+0x50>)
 8007d22:	4618      	mov	r0, r3
 8007d24:	f7fc f902 	bl	8003f2c <VL53L0X_GetRangingMeasurementData>
	    lidarmill=RangingData.RangeMilliMeter;
 8007d28:	4b0b      	ldr	r3, [pc, #44]	@ (8007d58 <getRangeData+0x50>)
 8007d2a:	891b      	ldrh	r3, [r3, #8]
 8007d2c:	80fb      	strh	r3, [r7, #6]
	   if (lidarmill>lidar_max_mm) lidarmill=lidar_max_mm;
 8007d2e:	88fb      	ldrh	r3, [r7, #6]
 8007d30:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8007d34:	d902      	bls.n	8007d3c <getRangeData+0x34>
 8007d36:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8007d3a:	80fb      	strh	r3, [r7, #6]
	    VL53L0X_ClearInterruptMask(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
 8007d3c:	4b05      	ldr	r3, [pc, #20]	@ (8007d54 <getRangeData+0x4c>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2104      	movs	r1, #4
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fc fb94 	bl	8004470 <VL53L0X_ClearInterruptMask>

	 	return(lidarmill);
 8007d48:	88fb      	ldrh	r3, [r7, #6]


}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	200002cc 	.word	0x200002cc
 8007d58:	20000f1c 	.word	0x20000f1c

08007d5c <print_pal_error>:


void print_pal_error(VL53L0X_Error Status){
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b08a      	sub	sp, #40	@ 0x28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	4603      	mov	r3, r0
 8007d64:	71fb      	strb	r3, [r7, #7]
    char buf[VL53L0X_MAX_STRING_LENGTH];
    VL53L0X_GetPalErrorString(Status, buf);
 8007d66:	f107 0208 	add.w	r2, r7, #8
 8007d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d6e:	4611      	mov	r1, r2
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7fa fe36 	bl	80029e2 <VL53L0X_GetPalErrorString>
    printf("API Status: %i : %s\n", Status, buf);
 8007d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d7a:	f107 0208 	add.w	r2, r7, #8
 8007d7e:	4619      	mov	r1, r3
 8007d80:	4803      	ldr	r0, [pc, #12]	@ (8007d90 <print_pal_error+0x34>)
 8007d82:	f004 fddd 	bl	800c940 <iprintf>
}
 8007d86:	bf00      	nop
 8007d88:	3728      	adds	r7, #40	@ 0x28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	080105a4 	.word	0x080105a4

08007d94 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b088      	sub	sp, #32
 8007d98:	af02      	add	r7, sp, #8
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	3332      	adds	r3, #50	@ 0x32
 8007da4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f8d3 0180 	ldr.w	r0, [r3, #384]	@ 0x180
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8007db2:	4619      	mov	r1, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	b29a      	uxth	r2, r3
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	f000 fe88 	bl	8008ad4 <HAL_I2C_Master_Transmit>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	613b      	str	r3, [r7, #16]

    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8007dc8:	693b      	ldr	r3, [r7, #16]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3718      	adds	r7, #24
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b088      	sub	sp, #32
 8007dd6:	af02      	add	r7, sp, #8
 8007dd8:	60f8      	str	r0, [r7, #12]
 8007dda:	60b9      	str	r1, [r7, #8]
 8007ddc:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	3332      	adds	r3, #50	@ 0x32
 8007de2:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f8d3 0180 	ldr.w	r0, [r3, #384]	@ 0x180
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8007df0:	f043 0301 	orr.w	r3, r3, #1
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	4619      	mov	r1, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	9300      	str	r3, [sp, #0]
 8007e00:	4613      	mov	r3, r2
 8007e02:	68ba      	ldr	r2, [r7, #8]
 8007e04:	f000 ff64 	bl	8008cd0 <HAL_I2C_Master_Receive>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8007e0c:	693b      	ldr	r3, [r7, #16]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
	...

08007e18 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	607a      	str	r2, [r7, #4]
 8007e22:	603b      	str	r3, [r7, #0]
 8007e24:	460b      	mov	r3, r1
 8007e26:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	2bff      	cmp	r3, #255	@ 0xff
 8007e30:	d902      	bls.n	8007e38 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8007e32:	f06f 0303 	mvn.w	r3, #3
 8007e36:	e016      	b.n	8007e66 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8007e38:	4a0d      	ldr	r2, [pc, #52]	@ (8007e70 <VL53L0X_WriteMulti+0x58>)
 8007e3a:	7afb      	ldrb	r3, [r7, #11]
 8007e3c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	6879      	ldr	r1, [r7, #4]
 8007e42:	480c      	ldr	r0, [pc, #48]	@ (8007e74 <VL53L0X_WriteMulti+0x5c>)
 8007e44:	f004 fe79 	bl	800cb3a <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	4908      	ldr	r1, [pc, #32]	@ (8007e70 <VL53L0X_WriteMulti+0x58>)
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f7ff ff9f 	bl	8007d94 <_I2CWrite>
 8007e56:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d001      	beq.n	8007e62 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007e5e:	23ec      	movs	r3, #236	@ 0xec
 8007e60:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007e62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	200010c8 	.word	0x200010c8
 8007e74:	200010c9 	.word	0x200010c9

08007e78 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	607a      	str	r2, [r7, #4]
 8007e82:	603b      	str	r3, [r7, #0]
 8007e84:	460b      	mov	r3, r1
 8007e86:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8007e8c:	f107 030b 	add.w	r3, r7, #11
 8007e90:	2201      	movs	r2, #1
 8007e92:	4619      	mov	r1, r3
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f7ff ff7d 	bl	8007d94 <_I2CWrite>
 8007e9a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007ea2:	23ec      	movs	r3, #236	@ 0xec
 8007ea4:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007ea6:	e00c      	b.n	8007ec2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8007ea8:	683a      	ldr	r2, [r7, #0]
 8007eaa:	6879      	ldr	r1, [r7, #4]
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f7ff ff90 	bl	8007dd2 <_I2CRead>
 8007eb2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d002      	beq.n	8007ec0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007eba:	23ec      	movs	r3, #236	@ 0xec
 8007ebc:	75fb      	strb	r3, [r7, #23]
 8007ebe:	e000      	b.n	8007ec2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8007ec0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8007ec2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3718      	adds	r7, #24
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
	...

08007ed0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	460b      	mov	r3, r1
 8007eda:	70fb      	strb	r3, [r7, #3]
 8007edc:	4613      	mov	r3, r2
 8007ede:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8007ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8007f14 <VL53L0X_WrByte+0x44>)
 8007ee6:	78fb      	ldrb	r3, [r7, #3]
 8007ee8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8007eea:	4a0a      	ldr	r2, [pc, #40]	@ (8007f14 <VL53L0X_WrByte+0x44>)
 8007eec:	78bb      	ldrb	r3, [r7, #2]
 8007eee:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	4908      	ldr	r1, [pc, #32]	@ (8007f14 <VL53L0X_WrByte+0x44>)
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f7ff ff4d 	bl	8007d94 <_I2CWrite>
 8007efa:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d001      	beq.n	8007f06 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007f02:	23ec      	movs	r3, #236	@ 0xec
 8007f04:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	bf00      	nop
 8007f14:	200010c8 	.word	0x200010c8

08007f18 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
 8007f24:	4613      	mov	r3, r2
 8007f26:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8007f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8007f68 <VL53L0X_WrWord+0x50>)
 8007f2e:	78fb      	ldrb	r3, [r7, #3]
 8007f30:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8007f32:	883b      	ldrh	r3, [r7, #0]
 8007f34:	0a1b      	lsrs	r3, r3, #8
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	b2da      	uxtb	r2, r3
 8007f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f68 <VL53L0X_WrWord+0x50>)
 8007f3c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8007f3e:	883b      	ldrh	r3, [r7, #0]
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	4b09      	ldr	r3, [pc, #36]	@ (8007f68 <VL53L0X_WrWord+0x50>)
 8007f44:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8007f46:	2203      	movs	r2, #3
 8007f48:	4907      	ldr	r1, [pc, #28]	@ (8007f68 <VL53L0X_WrWord+0x50>)
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7ff ff22 	bl	8007d94 <_I2CWrite>
 8007f50:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d001      	beq.n	8007f5c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007f58:	23ec      	movs	r3, #236	@ 0xec
 8007f5a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	200010c8 	.word	0x200010c8

08007f6c <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data) {
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b086      	sub	sp, #24
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	460b      	mov	r3, r1
 8007f76:	607a      	str	r2, [r7, #4]
 8007f78:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    _I2CBuffer[0] = index;
 8007f7e:	4a13      	ldr	r2, [pc, #76]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007f80:	7afb      	ldrb	r3, [r7, #11]
 8007f82:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = (data >> 24) & 0xFF;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	0e1b      	lsrs	r3, r3, #24
 8007f88:	b2da      	uxtb	r2, r3
 8007f8a:	4b10      	ldr	r3, [pc, #64]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007f8c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 16) & 0xFF;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	b2da      	uxtb	r2, r3
 8007f94:	4b0d      	ldr	r3, [pc, #52]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007f96:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 8)  & 0xFF;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007fa0:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 0 ) & 0xFF;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	b2da      	uxtb	r2, r3
 8007fa6:	4b09      	ldr	r3, [pc, #36]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007fa8:	711a      	strb	r2, [r3, #4]
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 5);
 8007faa:	2205      	movs	r2, #5
 8007fac:	4907      	ldr	r1, [pc, #28]	@ (8007fcc <VL53L0X_WrDWord+0x60>)
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f7ff fef0 	bl	8007d94 <_I2CWrite>
 8007fb4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d001      	beq.n	8007fc0 <VL53L0X_WrDWord+0x54>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007fbc:	23ec      	movs	r3, #236	@ 0xec
 8007fbe:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007fc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3718      	adds	r7, #24
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	200010c8 	.word	0x200010c8

08007fd0 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	4608      	mov	r0, r1
 8007fda:	4611      	mov	r1, r2
 8007fdc:	461a      	mov	r2, r3
 8007fde:	4603      	mov	r3, r0
 8007fe0:	70fb      	strb	r3, [r7, #3]
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	70bb      	strb	r3, [r7, #2]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fea:	2300      	movs	r3, #0
 8007fec:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8007fee:	f107 020e 	add.w	r2, r7, #14
 8007ff2:	78fb      	ldrb	r3, [r7, #3]
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f81e 	bl	8008038 <VL53L0X_RdByte>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8008000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d110      	bne.n	800802a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8008008:	7bba      	ldrb	r2, [r7, #14]
 800800a:	78bb      	ldrb	r3, [r7, #2]
 800800c:	4013      	ands	r3, r2
 800800e:	b2da      	uxtb	r2, r3
 8008010:	787b      	ldrb	r3, [r7, #1]
 8008012:	4313      	orrs	r3, r2
 8008014:	b2db      	uxtb	r3, r3
 8008016:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8008018:	7bba      	ldrb	r2, [r7, #14]
 800801a:	78fb      	ldrb	r3, [r7, #3]
 800801c:	4619      	mov	r1, r3
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7ff ff56 	bl	8007ed0 <VL53L0X_WrByte>
 8008024:	4603      	mov	r3, r0
 8008026:	73fb      	strb	r3, [r7, #15]
 8008028:	e000      	b.n	800802c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800802a:	bf00      	nop
done:
    return Status;
 800802c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	460b      	mov	r3, r1
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008046:	2300      	movs	r3, #0
 8008048:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800804a:	f107 030b 	add.w	r3, r7, #11
 800804e:	2201      	movs	r2, #1
 8008050:	4619      	mov	r1, r3
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f7ff fe9e 	bl	8007d94 <_I2CWrite>
 8008058:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d002      	beq.n	8008066 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008060:	23ec      	movs	r3, #236	@ 0xec
 8008062:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008064:	e00c      	b.n	8008080 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8008066:	2201      	movs	r2, #1
 8008068:	6879      	ldr	r1, [r7, #4]
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f7ff feb1 	bl	8007dd2 <_I2CRead>
 8008070:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d002      	beq.n	800807e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008078:	23ec      	movs	r3, #236	@ 0xec
 800807a:	75fb      	strb	r3, [r7, #23]
 800807c:	e000      	b.n	8008080 <VL53L0X_RdByte+0x48>
    }
done:
 800807e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8008080:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008084:	4618      	mov	r0, r3
 8008086:	3718      	adds	r7, #24
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	460b      	mov	r3, r1
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800809a:	2300      	movs	r3, #0
 800809c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800809e:	f107 030b 	add.w	r3, r7, #11
 80080a2:	2201      	movs	r2, #1
 80080a4:	4619      	mov	r1, r3
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f7ff fe74 	bl	8007d94 <_I2CWrite>
 80080ac:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d002      	beq.n	80080ba <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80080b4:	23ec      	movs	r3, #236	@ 0xec
 80080b6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80080b8:	e015      	b.n	80080e6 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80080ba:	2202      	movs	r2, #2
 80080bc:	490d      	ldr	r1, [pc, #52]	@ (80080f4 <VL53L0X_RdWord+0x68>)
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fe87 	bl	8007dd2 <_I2CRead>
 80080c4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80080cc:	23ec      	movs	r3, #236	@ 0xec
 80080ce:	75fb      	strb	r3, [r7, #23]
        goto done;
 80080d0:	e009      	b.n	80080e6 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80080d2:	4b08      	ldr	r3, [pc, #32]	@ (80080f4 <VL53L0X_RdWord+0x68>)
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	021b      	lsls	r3, r3, #8
 80080d8:	b29b      	uxth	r3, r3
 80080da:	4a06      	ldr	r2, [pc, #24]	@ (80080f4 <VL53L0X_RdWord+0x68>)
 80080dc:	7852      	ldrb	r2, [r2, #1]
 80080de:	4413      	add	r3, r2
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 80080e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3718      	adds	r7, #24
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	200010c8 	.word	0x200010c8

080080f8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	460b      	mov	r3, r1
 8008102:	607a      	str	r2, [r7, #4]
 8008104:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008106:	2300      	movs	r3, #0
 8008108:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800810a:	f107 030b 	add.w	r3, r7, #11
 800810e:	2201      	movs	r2, #1
 8008110:	4619      	mov	r1, r3
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f7ff fe3e 	bl	8007d94 <_I2CWrite>
 8008118:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d002      	beq.n	8008126 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008120:	23ec      	movs	r3, #236	@ 0xec
 8008122:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008124:	e01b      	b.n	800815e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8008126:	2204      	movs	r2, #4
 8008128:	4910      	ldr	r1, [pc, #64]	@ (800816c <VL53L0X_RdDWord+0x74>)
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff fe51 	bl	8007dd2 <_I2CRead>
 8008130:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008138:	23ec      	movs	r3, #236	@ 0xec
 800813a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800813c:	e00f      	b.n	800815e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800813e:	4b0b      	ldr	r3, [pc, #44]	@ (800816c <VL53L0X_RdDWord+0x74>)
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	061a      	lsls	r2, r3, #24
 8008144:	4b09      	ldr	r3, [pc, #36]	@ (800816c <VL53L0X_RdDWord+0x74>)
 8008146:	785b      	ldrb	r3, [r3, #1]
 8008148:	041b      	lsls	r3, r3, #16
 800814a:	441a      	add	r2, r3
 800814c:	4b07      	ldr	r3, [pc, #28]	@ (800816c <VL53L0X_RdDWord+0x74>)
 800814e:	789b      	ldrb	r3, [r3, #2]
 8008150:	021b      	lsls	r3, r3, #8
 8008152:	4413      	add	r3, r2
 8008154:	4a05      	ldr	r2, [pc, #20]	@ (800816c <VL53L0X_RdDWord+0x74>)
 8008156:	78d2      	ldrb	r2, [r2, #3]
 8008158:	441a      	add	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800815e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3718      	adds	r7, #24
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	200010c8 	.word	0x200010c8

08008170 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008178:	2300      	movs	r3, #0
 800817a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800817c:	2002      	movs	r0, #2
 800817e:	f000 f879 	bl	8008274 <HAL_Delay>
    return status;
 8008182:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
	...

08008190 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008194:	4b0e      	ldr	r3, [pc, #56]	@ (80081d0 <HAL_Init+0x40>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a0d      	ldr	r2, [pc, #52]	@ (80081d0 <HAL_Init+0x40>)
 800819a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800819e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80081a0:	4b0b      	ldr	r3, [pc, #44]	@ (80081d0 <HAL_Init+0x40>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a0a      	ldr	r2, [pc, #40]	@ (80081d0 <HAL_Init+0x40>)
 80081a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80081aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80081ac:	4b08      	ldr	r3, [pc, #32]	@ (80081d0 <HAL_Init+0x40>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a07      	ldr	r2, [pc, #28]	@ (80081d0 <HAL_Init+0x40>)
 80081b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80081b8:	2003      	movs	r0, #3
 80081ba:	f000 f94f 	bl	800845c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80081be:	2000      	movs	r0, #0
 80081c0:	f000 f808 	bl	80081d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80081c4:	f7fa f8d2 	bl	800236c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	40023c00 	.word	0x40023c00

080081d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80081dc:	4b12      	ldr	r3, [pc, #72]	@ (8008228 <HAL_InitTick+0x54>)
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	4b12      	ldr	r3, [pc, #72]	@ (800822c <HAL_InitTick+0x58>)
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	4619      	mov	r1, r3
 80081e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80081ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80081ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 f967 	bl	80084c6 <HAL_SYSTICK_Config>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d001      	beq.n	8008202 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e00e      	b.n	8008220 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2b0f      	cmp	r3, #15
 8008206:	d80a      	bhi.n	800821e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008208:	2200      	movs	r2, #0
 800820a:	6879      	ldr	r1, [r7, #4]
 800820c:	f04f 30ff 	mov.w	r0, #4294967295
 8008210:	f000 f92f 	bl	8008472 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008214:	4a06      	ldr	r2, [pc, #24]	@ (8008230 <HAL_InitTick+0x5c>)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	e000      	b.n	8008220 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
}
 8008220:	4618      	mov	r0, r3
 8008222:	3708      	adds	r7, #8
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}
 8008228:	2000000c 	.word	0x2000000c
 800822c:	200002d4 	.word	0x200002d4
 8008230:	200002d0 	.word	0x200002d0

08008234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008234:	b480      	push	{r7}
 8008236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008238:	4b06      	ldr	r3, [pc, #24]	@ (8008254 <HAL_IncTick+0x20>)
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	461a      	mov	r2, r3
 800823e:	4b06      	ldr	r3, [pc, #24]	@ (8008258 <HAL_IncTick+0x24>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4413      	add	r3, r2
 8008244:	4a04      	ldr	r2, [pc, #16]	@ (8008258 <HAL_IncTick+0x24>)
 8008246:	6013      	str	r3, [r2, #0]
}
 8008248:	bf00      	nop
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	200002d4 	.word	0x200002d4
 8008258:	200011c8 	.word	0x200011c8

0800825c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800825c:	b480      	push	{r7}
 800825e:	af00      	add	r7, sp, #0
  return uwTick;
 8008260:	4b03      	ldr	r3, [pc, #12]	@ (8008270 <HAL_GetTick+0x14>)
 8008262:	681b      	ldr	r3, [r3, #0]
}
 8008264:	4618      	mov	r0, r3
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	200011c8 	.word	0x200011c8

08008274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800827c:	f7ff ffee 	bl	800825c <HAL_GetTick>
 8008280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828c:	d005      	beq.n	800829a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800828e:	4b0a      	ldr	r3, [pc, #40]	@ (80082b8 <HAL_Delay+0x44>)
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	4413      	add	r3, r2
 8008298:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800829a:	bf00      	nop
 800829c:	f7ff ffde 	bl	800825c <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	429a      	cmp	r2, r3
 80082aa:	d8f7      	bhi.n	800829c <HAL_Delay+0x28>
  {
  }
}
 80082ac:	bf00      	nop
 80082ae:	bf00      	nop
 80082b0:	3710      	adds	r7, #16
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	200002d4 	.word	0x200002d4

080082bc <__NVIC_SetPriorityGrouping>:
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f003 0307 	and.w	r3, r3, #7
 80082ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80082cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008300 <__NVIC_SetPriorityGrouping+0x44>)
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80082d8:	4013      	ands	r3, r2
 80082da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80082e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80082e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80082ee:	4a04      	ldr	r2, [pc, #16]	@ (8008300 <__NVIC_SetPriorityGrouping+0x44>)
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	60d3      	str	r3, [r2, #12]
}
 80082f4:	bf00      	nop
 80082f6:	3714      	adds	r7, #20
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr
 8008300:	e000ed00 	.word	0xe000ed00

08008304 <__NVIC_GetPriorityGrouping>:
{
 8008304:	b480      	push	{r7}
 8008306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008308:	4b04      	ldr	r3, [pc, #16]	@ (800831c <__NVIC_GetPriorityGrouping+0x18>)
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	0a1b      	lsrs	r3, r3, #8
 800830e:	f003 0307 	and.w	r3, r3, #7
}
 8008312:	4618      	mov	r0, r3
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	e000ed00 	.word	0xe000ed00

08008320 <__NVIC_EnableIRQ>:
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	4603      	mov	r3, r0
 8008328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800832a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800832e:	2b00      	cmp	r3, #0
 8008330:	db0b      	blt.n	800834a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008332:	79fb      	ldrb	r3, [r7, #7]
 8008334:	f003 021f 	and.w	r2, r3, #31
 8008338:	4907      	ldr	r1, [pc, #28]	@ (8008358 <__NVIC_EnableIRQ+0x38>)
 800833a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800833e:	095b      	lsrs	r3, r3, #5
 8008340:	2001      	movs	r0, #1
 8008342:	fa00 f202 	lsl.w	r2, r0, r2
 8008346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800834a:	bf00      	nop
 800834c:	370c      	adds	r7, #12
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	e000e100 	.word	0xe000e100

0800835c <__NVIC_SetPriority>:
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	4603      	mov	r3, r0
 8008364:	6039      	str	r1, [r7, #0]
 8008366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800836c:	2b00      	cmp	r3, #0
 800836e:	db0a      	blt.n	8008386 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	b2da      	uxtb	r2, r3
 8008374:	490c      	ldr	r1, [pc, #48]	@ (80083a8 <__NVIC_SetPriority+0x4c>)
 8008376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800837a:	0112      	lsls	r2, r2, #4
 800837c:	b2d2      	uxtb	r2, r2
 800837e:	440b      	add	r3, r1
 8008380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008384:	e00a      	b.n	800839c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	b2da      	uxtb	r2, r3
 800838a:	4908      	ldr	r1, [pc, #32]	@ (80083ac <__NVIC_SetPriority+0x50>)
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	3b04      	subs	r3, #4
 8008394:	0112      	lsls	r2, r2, #4
 8008396:	b2d2      	uxtb	r2, r2
 8008398:	440b      	add	r3, r1
 800839a:	761a      	strb	r2, [r3, #24]
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr
 80083a8:	e000e100 	.word	0xe000e100
 80083ac:	e000ed00 	.word	0xe000ed00

080083b0 <NVIC_EncodePriority>:
{
 80083b0:	b480      	push	{r7}
 80083b2:	b089      	sub	sp, #36	@ 0x24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f003 0307 	and.w	r3, r3, #7
 80083c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	f1c3 0307 	rsb	r3, r3, #7
 80083ca:	2b04      	cmp	r3, #4
 80083cc:	bf28      	it	cs
 80083ce:	2304      	movcs	r3, #4
 80083d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	3304      	adds	r3, #4
 80083d6:	2b06      	cmp	r3, #6
 80083d8:	d902      	bls.n	80083e0 <NVIC_EncodePriority+0x30>
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	3b03      	subs	r3, #3
 80083de:	e000      	b.n	80083e2 <NVIC_EncodePriority+0x32>
 80083e0:	2300      	movs	r3, #0
 80083e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80083e4:	f04f 32ff 	mov.w	r2, #4294967295
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	fa02 f303 	lsl.w	r3, r2, r3
 80083ee:	43da      	mvns	r2, r3
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	401a      	ands	r2, r3
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80083f8:	f04f 31ff 	mov.w	r1, #4294967295
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008402:	43d9      	mvns	r1, r3
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008408:	4313      	orrs	r3, r2
}
 800840a:	4618      	mov	r0, r3
 800840c:	3724      	adds	r7, #36	@ 0x24
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
	...

08008418 <SysTick_Config>:
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	3b01      	subs	r3, #1
 8008424:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008428:	d301      	bcc.n	800842e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800842a:	2301      	movs	r3, #1
 800842c:	e00f      	b.n	800844e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800842e:	4a0a      	ldr	r2, [pc, #40]	@ (8008458 <SysTick_Config+0x40>)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	3b01      	subs	r3, #1
 8008434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008436:	210f      	movs	r1, #15
 8008438:	f04f 30ff 	mov.w	r0, #4294967295
 800843c:	f7ff ff8e 	bl	800835c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008440:	4b05      	ldr	r3, [pc, #20]	@ (8008458 <SysTick_Config+0x40>)
 8008442:	2200      	movs	r2, #0
 8008444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008446:	4b04      	ldr	r3, [pc, #16]	@ (8008458 <SysTick_Config+0x40>)
 8008448:	2207      	movs	r2, #7
 800844a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	e000e010 	.word	0xe000e010

0800845c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f7ff ff29 	bl	80082bc <__NVIC_SetPriorityGrouping>
}
 800846a:	bf00      	nop
 800846c:	3708      	adds	r7, #8
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008472:	b580      	push	{r7, lr}
 8008474:	b086      	sub	sp, #24
 8008476:	af00      	add	r7, sp, #0
 8008478:	4603      	mov	r3, r0
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]
 800847e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008480:	2300      	movs	r3, #0
 8008482:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008484:	f7ff ff3e 	bl	8008304 <__NVIC_GetPriorityGrouping>
 8008488:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	68b9      	ldr	r1, [r7, #8]
 800848e:	6978      	ldr	r0, [r7, #20]
 8008490:	f7ff ff8e 	bl	80083b0 <NVIC_EncodePriority>
 8008494:	4602      	mov	r2, r0
 8008496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800849a:	4611      	mov	r1, r2
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff ff5d 	bl	800835c <__NVIC_SetPriority>
}
 80084a2:	bf00      	nop
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b082      	sub	sp, #8
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	4603      	mov	r3, r0
 80084b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80084b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7ff ff31 	bl	8008320 <__NVIC_EnableIRQ>
}
 80084be:	bf00      	nop
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b082      	sub	sp, #8
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f7ff ffa2 	bl	8008418 <SysTick_Config>
 80084d4:	4603      	mov	r3, r0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
	...

080084e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b089      	sub	sp, #36	@ 0x24
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80084f2:	2300      	movs	r3, #0
 80084f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80084f6:	2300      	movs	r3, #0
 80084f8:	61fb      	str	r3, [r7, #28]
 80084fa:	e159      	b.n	80087b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80084fc:	2201      	movs	r2, #1
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	fa02 f303 	lsl.w	r3, r2, r3
 8008504:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	4013      	ands	r3, r2
 800850e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	429a      	cmp	r2, r3
 8008516:	f040 8148 	bne.w	80087aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f003 0303 	and.w	r3, r3, #3
 8008522:	2b01      	cmp	r3, #1
 8008524:	d005      	beq.n	8008532 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800852e:	2b02      	cmp	r3, #2
 8008530:	d130      	bne.n	8008594 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	005b      	lsls	r3, r3, #1
 800853c:	2203      	movs	r2, #3
 800853e:	fa02 f303 	lsl.w	r3, r2, r3
 8008542:	43db      	mvns	r3, r3
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	4013      	ands	r3, r2
 8008548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	68da      	ldr	r2, [r3, #12]
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	005b      	lsls	r3, r3, #1
 8008552:	fa02 f303 	lsl.w	r3, r2, r3
 8008556:	69ba      	ldr	r2, [r7, #24]
 8008558:	4313      	orrs	r3, r2
 800855a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	69ba      	ldr	r2, [r7, #24]
 8008560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008568:	2201      	movs	r2, #1
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	fa02 f303 	lsl.w	r3, r2, r3
 8008570:	43db      	mvns	r3, r3
 8008572:	69ba      	ldr	r2, [r7, #24]
 8008574:	4013      	ands	r3, r2
 8008576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	091b      	lsrs	r3, r3, #4
 800857e:	f003 0201 	and.w	r2, r3, #1
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	fa02 f303 	lsl.w	r3, r2, r3
 8008588:	69ba      	ldr	r2, [r7, #24]
 800858a:	4313      	orrs	r3, r2
 800858c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	f003 0303 	and.w	r3, r3, #3
 800859c:	2b03      	cmp	r3, #3
 800859e:	d017      	beq.n	80085d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	005b      	lsls	r3, r3, #1
 80085aa:	2203      	movs	r2, #3
 80085ac:	fa02 f303 	lsl.w	r3, r2, r3
 80085b0:	43db      	mvns	r3, r3
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	4013      	ands	r3, r2
 80085b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	689a      	ldr	r2, [r3, #8]
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	005b      	lsls	r3, r3, #1
 80085c0:	fa02 f303 	lsl.w	r3, r2, r3
 80085c4:	69ba      	ldr	r2, [r7, #24]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f003 0303 	and.w	r3, r3, #3
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d123      	bne.n	8008624 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	08da      	lsrs	r2, r3, #3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	3208      	adds	r2, #8
 80085e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	f003 0307 	and.w	r3, r3, #7
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	220f      	movs	r2, #15
 80085f4:	fa02 f303 	lsl.w	r3, r2, r3
 80085f8:	43db      	mvns	r3, r3
 80085fa:	69ba      	ldr	r2, [r7, #24]
 80085fc:	4013      	ands	r3, r2
 80085fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	691a      	ldr	r2, [r3, #16]
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	f003 0307 	and.w	r3, r3, #7
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	fa02 f303 	lsl.w	r3, r2, r3
 8008610:	69ba      	ldr	r2, [r7, #24]
 8008612:	4313      	orrs	r3, r2
 8008614:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	08da      	lsrs	r2, r3, #3
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	3208      	adds	r2, #8
 800861e:	69b9      	ldr	r1, [r7, #24]
 8008620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	2203      	movs	r2, #3
 8008630:	fa02 f303 	lsl.w	r3, r2, r3
 8008634:	43db      	mvns	r3, r3
 8008636:	69ba      	ldr	r2, [r7, #24]
 8008638:	4013      	ands	r3, r2
 800863a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	f003 0203 	and.w	r2, r3, #3
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	005b      	lsls	r3, r3, #1
 8008648:	fa02 f303 	lsl.w	r3, r2, r3
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	4313      	orrs	r3, r2
 8008650:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	69ba      	ldr	r2, [r7, #24]
 8008656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 80a2 	beq.w	80087aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008666:	2300      	movs	r3, #0
 8008668:	60fb      	str	r3, [r7, #12]
 800866a:	4b57      	ldr	r3, [pc, #348]	@ (80087c8 <HAL_GPIO_Init+0x2e8>)
 800866c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800866e:	4a56      	ldr	r2, [pc, #344]	@ (80087c8 <HAL_GPIO_Init+0x2e8>)
 8008670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008674:	6453      	str	r3, [r2, #68]	@ 0x44
 8008676:	4b54      	ldr	r3, [pc, #336]	@ (80087c8 <HAL_GPIO_Init+0x2e8>)
 8008678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800867a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800867e:	60fb      	str	r3, [r7, #12]
 8008680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008682:	4a52      	ldr	r2, [pc, #328]	@ (80087cc <HAL_GPIO_Init+0x2ec>)
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	089b      	lsrs	r3, r3, #2
 8008688:	3302      	adds	r3, #2
 800868a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800868e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	f003 0303 	and.w	r3, r3, #3
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	220f      	movs	r2, #15
 800869a:	fa02 f303 	lsl.w	r3, r2, r3
 800869e:	43db      	mvns	r3, r3
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	4013      	ands	r3, r2
 80086a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	4a49      	ldr	r2, [pc, #292]	@ (80087d0 <HAL_GPIO_Init+0x2f0>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d019      	beq.n	80086e2 <HAL_GPIO_Init+0x202>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	4a48      	ldr	r2, [pc, #288]	@ (80087d4 <HAL_GPIO_Init+0x2f4>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d013      	beq.n	80086de <HAL_GPIO_Init+0x1fe>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a47      	ldr	r2, [pc, #284]	@ (80087d8 <HAL_GPIO_Init+0x2f8>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d00d      	beq.n	80086da <HAL_GPIO_Init+0x1fa>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a46      	ldr	r2, [pc, #280]	@ (80087dc <HAL_GPIO_Init+0x2fc>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d007      	beq.n	80086d6 <HAL_GPIO_Init+0x1f6>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a45      	ldr	r2, [pc, #276]	@ (80087e0 <HAL_GPIO_Init+0x300>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d101      	bne.n	80086d2 <HAL_GPIO_Init+0x1f2>
 80086ce:	2304      	movs	r3, #4
 80086d0:	e008      	b.n	80086e4 <HAL_GPIO_Init+0x204>
 80086d2:	2307      	movs	r3, #7
 80086d4:	e006      	b.n	80086e4 <HAL_GPIO_Init+0x204>
 80086d6:	2303      	movs	r3, #3
 80086d8:	e004      	b.n	80086e4 <HAL_GPIO_Init+0x204>
 80086da:	2302      	movs	r3, #2
 80086dc:	e002      	b.n	80086e4 <HAL_GPIO_Init+0x204>
 80086de:	2301      	movs	r3, #1
 80086e0:	e000      	b.n	80086e4 <HAL_GPIO_Init+0x204>
 80086e2:	2300      	movs	r3, #0
 80086e4:	69fa      	ldr	r2, [r7, #28]
 80086e6:	f002 0203 	and.w	r2, r2, #3
 80086ea:	0092      	lsls	r2, r2, #2
 80086ec:	4093      	lsls	r3, r2
 80086ee:	69ba      	ldr	r2, [r7, #24]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80086f4:	4935      	ldr	r1, [pc, #212]	@ (80087cc <HAL_GPIO_Init+0x2ec>)
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	089b      	lsrs	r3, r3, #2
 80086fa:	3302      	adds	r3, #2
 80086fc:	69ba      	ldr	r2, [r7, #24]
 80086fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008702:	4b38      	ldr	r3, [pc, #224]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	43db      	mvns	r3, r3
 800870c:	69ba      	ldr	r2, [r7, #24]
 800870e:	4013      	ands	r3, r2
 8008710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d003      	beq.n	8008726 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800871e:	69ba      	ldr	r2, [r7, #24]
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	4313      	orrs	r3, r2
 8008724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008726:	4a2f      	ldr	r2, [pc, #188]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800872c:	4b2d      	ldr	r3, [pc, #180]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	43db      	mvns	r3, r3
 8008736:	69ba      	ldr	r2, [r7, #24]
 8008738:	4013      	ands	r3, r2
 800873a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d003      	beq.n	8008750 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008748:	69ba      	ldr	r2, [r7, #24]
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	4313      	orrs	r3, r2
 800874e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008750:	4a24      	ldr	r2, [pc, #144]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008756:	4b23      	ldr	r3, [pc, #140]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	43db      	mvns	r3, r3
 8008760:	69ba      	ldr	r2, [r7, #24]
 8008762:	4013      	ands	r3, r2
 8008764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008772:	69ba      	ldr	r2, [r7, #24]
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	4313      	orrs	r3, r2
 8008778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800877a:	4a1a      	ldr	r2, [pc, #104]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008780:	4b18      	ldr	r3, [pc, #96]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	43db      	mvns	r3, r3
 800878a:	69ba      	ldr	r2, [r7, #24]
 800878c:	4013      	ands	r3, r2
 800878e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d003      	beq.n	80087a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80087a4:	4a0f      	ldr	r2, [pc, #60]	@ (80087e4 <HAL_GPIO_Init+0x304>)
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	3301      	adds	r3, #1
 80087ae:	61fb      	str	r3, [r7, #28]
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	2b0f      	cmp	r3, #15
 80087b4:	f67f aea2 	bls.w	80084fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80087b8:	bf00      	nop
 80087ba:	bf00      	nop
 80087bc:	3724      	adds	r7, #36	@ 0x24
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	40023800 	.word	0x40023800
 80087cc:	40013800 	.word	0x40013800
 80087d0:	40020000 	.word	0x40020000
 80087d4:	40020400 	.word	0x40020400
 80087d8:	40020800 	.word	0x40020800
 80087dc:	40020c00 	.word	0x40020c00
 80087e0:	40021000 	.word	0x40021000
 80087e4:	40013c00 	.word	0x40013c00

080087e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	460b      	mov	r3, r1
 80087f2:	807b      	strh	r3, [r7, #2]
 80087f4:	4613      	mov	r3, r2
 80087f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80087f8:	787b      	ldrb	r3, [r7, #1]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80087fe:	887a      	ldrh	r2, [r7, #2]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008804:	e003      	b.n	800880e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008806:	887b      	ldrh	r3, [r7, #2]
 8008808:	041a      	lsls	r2, r3, #16
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	619a      	str	r2, [r3, #24]
}
 800880e:	bf00      	nop
 8008810:	370c      	adds	r7, #12
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
	...

0800881c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	4603      	mov	r3, r0
 8008824:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008826:	4b08      	ldr	r3, [pc, #32]	@ (8008848 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008828:	695a      	ldr	r2, [r3, #20]
 800882a:	88fb      	ldrh	r3, [r7, #6]
 800882c:	4013      	ands	r3, r2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d006      	beq.n	8008840 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008832:	4a05      	ldr	r2, [pc, #20]	@ (8008848 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008834:	88fb      	ldrh	r3, [r7, #6]
 8008836:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008838:	88fb      	ldrh	r3, [r7, #6]
 800883a:	4618      	mov	r0, r3
 800883c:	f7f8 fbda 	bl	8000ff4 <HAL_GPIO_EXTI_Callback>
  }
}
 8008840:	bf00      	nop
 8008842:	3708      	adds	r7, #8
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	40013c00 	.word	0x40013c00

0800884c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d101      	bne.n	800885e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e12b      	b.n	8008ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b00      	cmp	r3, #0
 8008868:	d106      	bne.n	8008878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2200      	movs	r2, #0
 800886e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7f9 fda2 	bl	80023bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2224      	movs	r2, #36	@ 0x24
 800887c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f022 0201 	bic.w	r2, r2, #1
 800888e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800889e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80088ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80088b0:	f001 fc36 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 80088b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	4a81      	ldr	r2, [pc, #516]	@ (8008ac0 <HAL_I2C_Init+0x274>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d807      	bhi.n	80088d0 <HAL_I2C_Init+0x84>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	4a80      	ldr	r2, [pc, #512]	@ (8008ac4 <HAL_I2C_Init+0x278>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	bf94      	ite	ls
 80088c8:	2301      	movls	r3, #1
 80088ca:	2300      	movhi	r3, #0
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	e006      	b.n	80088de <HAL_I2C_Init+0x92>
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	4a7d      	ldr	r2, [pc, #500]	@ (8008ac8 <HAL_I2C_Init+0x27c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	bf94      	ite	ls
 80088d8:	2301      	movls	r3, #1
 80088da:	2300      	movhi	r3, #0
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e0e7      	b.n	8008ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	4a78      	ldr	r2, [pc, #480]	@ (8008acc <HAL_I2C_Init+0x280>)
 80088ea:	fba2 2303 	umull	r2, r3, r2, r3
 80088ee:	0c9b      	lsrs	r3, r3, #18
 80088f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	430a      	orrs	r2, r1
 8008904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6a1b      	ldr	r3, [r3, #32]
 800890c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	4a6a      	ldr	r2, [pc, #424]	@ (8008ac0 <HAL_I2C_Init+0x274>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d802      	bhi.n	8008920 <HAL_I2C_Init+0xd4>
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	3301      	adds	r3, #1
 800891e:	e009      	b.n	8008934 <HAL_I2C_Init+0xe8>
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8008926:	fb02 f303 	mul.w	r3, r2, r3
 800892a:	4a69      	ldr	r2, [pc, #420]	@ (8008ad0 <HAL_I2C_Init+0x284>)
 800892c:	fba2 2303 	umull	r2, r3, r2, r3
 8008930:	099b      	lsrs	r3, r3, #6
 8008932:	3301      	adds	r3, #1
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	6812      	ldr	r2, [r2, #0]
 8008938:	430b      	orrs	r3, r1
 800893a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8008946:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	495c      	ldr	r1, [pc, #368]	@ (8008ac0 <HAL_I2C_Init+0x274>)
 8008950:	428b      	cmp	r3, r1
 8008952:	d819      	bhi.n	8008988 <HAL_I2C_Init+0x13c>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	1e59      	subs	r1, r3, #1
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	005b      	lsls	r3, r3, #1
 800895e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008962:	1c59      	adds	r1, r3, #1
 8008964:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008968:	400b      	ands	r3, r1
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <HAL_I2C_Init+0x138>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	1e59      	subs	r1, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	005b      	lsls	r3, r3, #1
 8008978:	fbb1 f3f3 	udiv	r3, r1, r3
 800897c:	3301      	adds	r3, #1
 800897e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008982:	e051      	b.n	8008a28 <HAL_I2C_Init+0x1dc>
 8008984:	2304      	movs	r3, #4
 8008986:	e04f      	b.n	8008a28 <HAL_I2C_Init+0x1dc>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d111      	bne.n	80089b4 <HAL_I2C_Init+0x168>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	1e58      	subs	r0, r3, #1
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6859      	ldr	r1, [r3, #4]
 8008998:	460b      	mov	r3, r1
 800899a:	005b      	lsls	r3, r3, #1
 800899c:	440b      	add	r3, r1
 800899e:	fbb0 f3f3 	udiv	r3, r0, r3
 80089a2:	3301      	adds	r3, #1
 80089a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	bf0c      	ite	eq
 80089ac:	2301      	moveq	r3, #1
 80089ae:	2300      	movne	r3, #0
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	e012      	b.n	80089da <HAL_I2C_Init+0x18e>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	1e58      	subs	r0, r3, #1
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6859      	ldr	r1, [r3, #4]
 80089bc:	460b      	mov	r3, r1
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	440b      	add	r3, r1
 80089c2:	0099      	lsls	r1, r3, #2
 80089c4:	440b      	add	r3, r1
 80089c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80089ca:	3301      	adds	r3, #1
 80089cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bf0c      	ite	eq
 80089d4:	2301      	moveq	r3, #1
 80089d6:	2300      	movne	r3, #0
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d001      	beq.n	80089e2 <HAL_I2C_Init+0x196>
 80089de:	2301      	movs	r3, #1
 80089e0:	e022      	b.n	8008a28 <HAL_I2C_Init+0x1dc>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10e      	bne.n	8008a08 <HAL_I2C_Init+0x1bc>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	1e58      	subs	r0, r3, #1
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6859      	ldr	r1, [r3, #4]
 80089f2:	460b      	mov	r3, r1
 80089f4:	005b      	lsls	r3, r3, #1
 80089f6:	440b      	add	r3, r1
 80089f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80089fc:	3301      	adds	r3, #1
 80089fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a06:	e00f      	b.n	8008a28 <HAL_I2C_Init+0x1dc>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	1e58      	subs	r0, r3, #1
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6859      	ldr	r1, [r3, #4]
 8008a10:	460b      	mov	r3, r1
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	440b      	add	r3, r1
 8008a16:	0099      	lsls	r1, r3, #2
 8008a18:	440b      	add	r3, r1
 8008a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a1e:	3301      	adds	r3, #1
 8008a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a28:	6879      	ldr	r1, [r7, #4]
 8008a2a:	6809      	ldr	r1, [r1, #0]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	69da      	ldr	r2, [r3, #28]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a1b      	ldr	r3, [r3, #32]
 8008a42:	431a      	orrs	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	430a      	orrs	r2, r1
 8008a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8008a56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	6911      	ldr	r1, [r2, #16]
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	68d2      	ldr	r2, [r2, #12]
 8008a62:	4311      	orrs	r1, r2
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	6812      	ldr	r2, [r2, #0]
 8008a68:	430b      	orrs	r3, r1
 8008a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	695a      	ldr	r2, [r3, #20]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	430a      	orrs	r2, r1
 8008a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f042 0201 	orr.w	r2, r2, #1
 8008a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	bf00      	nop
 8008ac0:	000186a0 	.word	0x000186a0
 8008ac4:	001e847f 	.word	0x001e847f
 8008ac8:	003d08ff 	.word	0x003d08ff
 8008acc:	431bde83 	.word	0x431bde83
 8008ad0:	10624dd3 	.word	0x10624dd3

08008ad4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b088      	sub	sp, #32
 8008ad8:	af02      	add	r7, sp, #8
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	607a      	str	r2, [r7, #4]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	817b      	strh	r3, [r7, #10]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008ae8:	f7ff fbb8 	bl	800825c <HAL_GetTick>
 8008aec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b20      	cmp	r3, #32
 8008af8:	f040 80e0 	bne.w	8008cbc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	2319      	movs	r3, #25
 8008b02:	2201      	movs	r2, #1
 8008b04:	4970      	ldr	r1, [pc, #448]	@ (8008cc8 <HAL_I2C_Master_Transmit+0x1f4>)
 8008b06:	68f8      	ldr	r0, [r7, #12]
 8008b08:	f000 fc64 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008b12:	2302      	movs	r3, #2
 8008b14:	e0d3      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d101      	bne.n	8008b24 <HAL_I2C_Master_Transmit+0x50>
 8008b20:	2302      	movs	r3, #2
 8008b22:	e0cc      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d007      	beq.n	8008b4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f042 0201 	orr.w	r2, r2, #1
 8008b48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2221      	movs	r2, #33	@ 0x21
 8008b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2210      	movs	r2, #16
 8008b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	893a      	ldrh	r2, [r7, #8]
 8008b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b80:	b29a      	uxth	r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	4a50      	ldr	r2, [pc, #320]	@ (8008ccc <HAL_I2C_Master_Transmit+0x1f8>)
 8008b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008b8c:	8979      	ldrh	r1, [r7, #10]
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	6a3a      	ldr	r2, [r7, #32]
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f000 face 	bl	8009134 <I2C_MasterRequestWrite>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d001      	beq.n	8008ba2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	e08d      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	613b      	str	r3, [r7, #16]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	613b      	str	r3, [r7, #16]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008bb8:	e066      	b.n	8008c88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	6a39      	ldr	r1, [r7, #32]
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f000 fd22 	bl	8009608 <I2C_WaitOnTXEFlagUntilTimeout>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00d      	beq.n	8008be6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d107      	bne.n	8008be2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008be0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e06b      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bea:	781a      	ldrb	r2, [r3, #0]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf6:	1c5a      	adds	r2, r3, #1
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	3b01      	subs	r3, #1
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	695b      	ldr	r3, [r3, #20]
 8008c1c:	f003 0304 	and.w	r3, r3, #4
 8008c20:	2b04      	cmp	r3, #4
 8008c22:	d11b      	bne.n	8008c5c <HAL_I2C_Master_Transmit+0x188>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d017      	beq.n	8008c5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c30:	781a      	ldrb	r2, [r3, #0]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c3c:	1c5a      	adds	r2, r3, #1
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	b29a      	uxth	r2, r3
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c54:	3b01      	subs	r3, #1
 8008c56:	b29a      	uxth	r2, r3
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	6a39      	ldr	r1, [r7, #32]
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	f000 fd19 	bl	8009698 <I2C_WaitOnBTFFlagUntilTimeout>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00d      	beq.n	8008c88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c70:	2b04      	cmp	r3, #4
 8008c72:	d107      	bne.n	8008c84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e01a      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d194      	bne.n	8008bba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	e000      	b.n	8008cbe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008cbc:	2302      	movs	r3, #2
  }
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3718      	adds	r7, #24
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	00100002 	.word	0x00100002
 8008ccc:	ffff0000 	.word	0xffff0000

08008cd0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b08c      	sub	sp, #48	@ 0x30
 8008cd4:	af02      	add	r7, sp, #8
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	607a      	str	r2, [r7, #4]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	460b      	mov	r3, r1
 8008cde:	817b      	strh	r3, [r7, #10]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008ce4:	f7ff faba 	bl	800825c <HAL_GetTick>
 8008ce8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	2b20      	cmp	r3, #32
 8008cf4:	f040 8217 	bne.w	8009126 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	2319      	movs	r3, #25
 8008cfe:	2201      	movs	r2, #1
 8008d00:	497c      	ldr	r1, [pc, #496]	@ (8008ef4 <HAL_I2C_Master_Receive+0x224>)
 8008d02:	68f8      	ldr	r0, [r7, #12]
 8008d04:	f000 fb66 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008d0e:	2302      	movs	r3, #2
 8008d10:	e20a      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d101      	bne.n	8008d20 <HAL_I2C_Master_Receive+0x50>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	e203      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0301 	and.w	r3, r3, #1
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d007      	beq.n	8008d46 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f042 0201 	orr.w	r2, r2, #1
 8008d44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008d54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2222      	movs	r2, #34	@ 0x22
 8008d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2210      	movs	r2, #16
 8008d62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	893a      	ldrh	r2, [r7, #8]
 8008d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	4a5c      	ldr	r2, [pc, #368]	@ (8008ef8 <HAL_I2C_Master_Receive+0x228>)
 8008d86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008d88:	8979      	ldrh	r1, [r7, #10]
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d8e:	68f8      	ldr	r0, [r7, #12]
 8008d90:	f000 fa52 	bl	8009238 <I2C_MasterRequestRead>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d001      	beq.n	8008d9e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e1c4      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d113      	bne.n	8008dce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008da6:	2300      	movs	r3, #0
 8008da8:	623b      	str	r3, [r7, #32]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	695b      	ldr	r3, [r3, #20]
 8008db0:	623b      	str	r3, [r7, #32]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	623b      	str	r3, [r7, #32]
 8008dba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dca:	601a      	str	r2, [r3, #0]
 8008dcc:	e198      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d11b      	bne.n	8008e0e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008de4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008de6:	2300      	movs	r3, #0
 8008de8:	61fb      	str	r3, [r7, #28]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	695b      	ldr	r3, [r3, #20]
 8008df0:	61fb      	str	r3, [r7, #28]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	699b      	ldr	r3, [r3, #24]
 8008df8:	61fb      	str	r3, [r7, #28]
 8008dfa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e0a:	601a      	str	r2, [r3, #0]
 8008e0c:	e178      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d11b      	bne.n	8008e4e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e24:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e36:	2300      	movs	r3, #0
 8008e38:	61bb      	str	r3, [r7, #24]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	695b      	ldr	r3, [r3, #20]
 8008e40:	61bb      	str	r3, [r7, #24]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	61bb      	str	r3, [r7, #24]
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	e158      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008e5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e5e:	2300      	movs	r3, #0
 8008e60:	617b      	str	r3, [r7, #20]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	617b      	str	r3, [r7, #20]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	617b      	str	r3, [r7, #20]
 8008e72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008e74:	e144      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	f200 80f1 	bhi.w	8009062 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d123      	bne.n	8008ed0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f000 fc4b 	bl	8009728 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d001      	beq.n	8008e9c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e145      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	691a      	ldr	r2, [r3, #16]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ea6:	b2d2      	uxtb	r2, r2
 8008ea8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eae:	1c5a      	adds	r2, r3, #1
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	b29a      	uxth	r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008ece:	e117      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ed4:	2b02      	cmp	r3, #2
 8008ed6:	d14e      	bne.n	8008f76 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eda:	9300      	str	r3, [sp, #0]
 8008edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ede:	2200      	movs	r2, #0
 8008ee0:	4906      	ldr	r1, [pc, #24]	@ (8008efc <HAL_I2C_Master_Receive+0x22c>)
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 fa76 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d008      	beq.n	8008f00 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e11a      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
 8008ef2:	bf00      	nop
 8008ef4:	00100002 	.word	0x00100002
 8008ef8:	ffff0000 	.word	0xffff0000
 8008efc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691a      	ldr	r2, [r3, #16]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f1a:	b2d2      	uxtb	r2, r2
 8008f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	691a      	ldr	r2, [r3, #16]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f4c:	b2d2      	uxtb	r2, r2
 8008f4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008f74:	e0c4      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	496c      	ldr	r1, [pc, #432]	@ (8009130 <HAL_I2C_Master_Receive+0x460>)
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 fa27 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d001      	beq.n	8008f90 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e0cb      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691a      	ldr	r2, [r3, #16]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008faa:	b2d2      	uxtb	r2, r2
 8008fac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	9300      	str	r3, [sp, #0]
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	2200      	movs	r2, #0
 8008fda:	4955      	ldr	r1, [pc, #340]	@ (8009130 <HAL_I2C_Master_Receive+0x460>)
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f000 f9f9 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d001      	beq.n	8008fec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e09d      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ffa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	691a      	ldr	r2, [r3, #16]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009006:	b2d2      	uxtb	r2, r2
 8009008:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800900e:	1c5a      	adds	r2, r3, #1
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009018:	3b01      	subs	r3, #1
 800901a:	b29a      	uxth	r2, r3
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009024:	b29b      	uxth	r3, r3
 8009026:	3b01      	subs	r3, #1
 8009028:	b29a      	uxth	r2, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	691a      	ldr	r2, [r3, #16]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009038:	b2d2      	uxtb	r2, r2
 800903a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009040:	1c5a      	adds	r2, r3, #1
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800904a:	3b01      	subs	r3, #1
 800904c:	b29a      	uxth	r2, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009056:	b29b      	uxth	r3, r3
 8009058:	3b01      	subs	r3, #1
 800905a:	b29a      	uxth	r2, r3
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009060:	e04e      	b.n	8009100 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009064:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	f000 fb5e 	bl	8009728 <I2C_WaitOnRXNEFlagUntilTimeout>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d001      	beq.n	8009076 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009072:	2301      	movs	r3, #1
 8009074:	e058      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	691a      	ldr	r2, [r3, #16]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009080:	b2d2      	uxtb	r2, r2
 8009082:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009092:	3b01      	subs	r3, #1
 8009094:	b29a      	uxth	r2, r3
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800909e:	b29b      	uxth	r3, r3
 80090a0:	3b01      	subs	r3, #1
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	695b      	ldr	r3, [r3, #20]
 80090ae:	f003 0304 	and.w	r3, r3, #4
 80090b2:	2b04      	cmp	r3, #4
 80090b4:	d124      	bne.n	8009100 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ba:	2b03      	cmp	r3, #3
 80090bc:	d107      	bne.n	80090ce <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	681a      	ldr	r2, [r3, #0]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090cc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	691a      	ldr	r2, [r3, #16]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d8:	b2d2      	uxtb	r2, r2
 80090da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ea:	3b01      	subs	r3, #1
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	3b01      	subs	r3, #1
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009104:	2b00      	cmp	r3, #0
 8009106:	f47f aeb6 	bne.w	8008e76 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2220      	movs	r2, #32
 800910e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009122:	2300      	movs	r3, #0
 8009124:	e000      	b.n	8009128 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8009126:	2302      	movs	r3, #2
  }
}
 8009128:	4618      	mov	r0, r3
 800912a:	3728      	adds	r7, #40	@ 0x28
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	00010004 	.word	0x00010004

08009134 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b088      	sub	sp, #32
 8009138:	af02      	add	r7, sp, #8
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	607a      	str	r2, [r7, #4]
 800913e:	603b      	str	r3, [r7, #0]
 8009140:	460b      	mov	r3, r1
 8009142:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009148:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	2b08      	cmp	r3, #8
 800914e:	d006      	beq.n	800915e <I2C_MasterRequestWrite+0x2a>
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	2b01      	cmp	r3, #1
 8009154:	d003      	beq.n	800915e <I2C_MasterRequestWrite+0x2a>
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800915c:	d108      	bne.n	8009170 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	e00b      	b.n	8009188 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009174:	2b12      	cmp	r3, #18
 8009176:	d107      	bne.n	8009188 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009186:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f000 f91d 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00d      	beq.n	80091bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091ae:	d103      	bne.n	80091b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e035      	b.n	8009228 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	691b      	ldr	r3, [r3, #16]
 80091c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091c4:	d108      	bne.n	80091d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80091c6:	897b      	ldrh	r3, [r7, #10]
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	461a      	mov	r2, r3
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80091d4:	611a      	str	r2, [r3, #16]
 80091d6:	e01b      	b.n	8009210 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80091d8:	897b      	ldrh	r3, [r7, #10]
 80091da:	11db      	asrs	r3, r3, #7
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	f003 0306 	and.w	r3, r3, #6
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	f063 030f 	orn	r3, r3, #15
 80091e8:	b2da      	uxtb	r2, r3
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	490e      	ldr	r1, [pc, #56]	@ (8009230 <I2C_MasterRequestWrite+0xfc>)
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 f966 	bl	80094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d001      	beq.n	8009206 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e010      	b.n	8009228 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009206:	897b      	ldrh	r3, [r7, #10]
 8009208:	b2da      	uxtb	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	4907      	ldr	r1, [pc, #28]	@ (8009234 <I2C_MasterRequestWrite+0x100>)
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f000 f956 	bl	80094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	e000      	b.n	8009228 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	3718      	adds	r7, #24
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	00010008 	.word	0x00010008
 8009234:	00010002 	.word	0x00010002

08009238 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b088      	sub	sp, #32
 800923c:	af02      	add	r7, sp, #8
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	607a      	str	r2, [r7, #4]
 8009242:	603b      	str	r3, [r7, #0]
 8009244:	460b      	mov	r3, r1
 8009246:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800925c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b08      	cmp	r3, #8
 8009262:	d006      	beq.n	8009272 <I2C_MasterRequestRead+0x3a>
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	2b01      	cmp	r3, #1
 8009268:	d003      	beq.n	8009272 <I2C_MasterRequestRead+0x3a>
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009270:	d108      	bne.n	8009284 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	e00b      	b.n	800929c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009288:	2b11      	cmp	r3, #17
 800928a:	d107      	bne.n	800929c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800929a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	9300      	str	r3, [sp, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f000 f893 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 80092ae:	4603      	mov	r3, r0
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00d      	beq.n	80092d0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092c2:	d103      	bne.n	80092cc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80092cc:	2303      	movs	r3, #3
 80092ce:	e079      	b.n	80093c4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80092d8:	d108      	bne.n	80092ec <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80092da:	897b      	ldrh	r3, [r7, #10]
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	f043 0301 	orr.w	r3, r3, #1
 80092e2:	b2da      	uxtb	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	611a      	str	r2, [r3, #16]
 80092ea:	e05f      	b.n	80093ac <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80092ec:	897b      	ldrh	r3, [r7, #10]
 80092ee:	11db      	asrs	r3, r3, #7
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	f003 0306 	and.w	r3, r3, #6
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	f063 030f 	orn	r3, r3, #15
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	4930      	ldr	r1, [pc, #192]	@ (80093cc <I2C_MasterRequestRead+0x194>)
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 f8dc 	bl	80094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d001      	beq.n	800931a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	e054      	b.n	80093c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800931a:	897b      	ldrh	r3, [r7, #10]
 800931c:	b2da      	uxtb	r2, r3
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	4929      	ldr	r1, [pc, #164]	@ (80093d0 <I2C_MasterRequestRead+0x198>)
 800932a:	68f8      	ldr	r0, [r7, #12]
 800932c:	f000 f8cc 	bl	80094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d001      	beq.n	800933a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	e044      	b.n	80093c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800933a:	2300      	movs	r3, #0
 800933c:	613b      	str	r3, [r7, #16]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	695b      	ldr	r3, [r3, #20]
 8009344:	613b      	str	r3, [r7, #16]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	699b      	ldr	r3, [r3, #24]
 800934c:	613b      	str	r3, [r7, #16]
 800934e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	681a      	ldr	r2, [r3, #0]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800935e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f000 f831 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00d      	beq.n	8009394 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009382:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009386:	d103      	bne.n	8009390 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800938e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8009390:	2303      	movs	r3, #3
 8009392:	e017      	b.n	80093c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009394:	897b      	ldrh	r3, [r7, #10]
 8009396:	11db      	asrs	r3, r3, #7
 8009398:	b2db      	uxtb	r3, r3
 800939a:	f003 0306 	and.w	r3, r3, #6
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	f063 030e 	orn	r3, r3, #14
 80093a4:	b2da      	uxtb	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	4907      	ldr	r1, [pc, #28]	@ (80093d0 <I2C_MasterRequestRead+0x198>)
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f000 f888 	bl	80094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e000      	b.n	80093c4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3718      	adds	r7, #24
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}
 80093cc:	00010008 	.word	0x00010008
 80093d0:	00010002 	.word	0x00010002

080093d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	603b      	str	r3, [r7, #0]
 80093e0:	4613      	mov	r3, r2
 80093e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093e4:	e048      	b.n	8009478 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ec:	d044      	beq.n	8009478 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093ee:	f7fe ff35 	bl	800825c <HAL_GetTick>
 80093f2:	4602      	mov	r2, r0
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	683a      	ldr	r2, [r7, #0]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d302      	bcc.n	8009404 <I2C_WaitOnFlagUntilTimeout+0x30>
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d139      	bne.n	8009478 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	0c1b      	lsrs	r3, r3, #16
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b01      	cmp	r3, #1
 800940c:	d10d      	bne.n	800942a <I2C_WaitOnFlagUntilTimeout+0x56>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	695b      	ldr	r3, [r3, #20]
 8009414:	43da      	mvns	r2, r3
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	4013      	ands	r3, r2
 800941a:	b29b      	uxth	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	bf0c      	ite	eq
 8009420:	2301      	moveq	r3, #1
 8009422:	2300      	movne	r3, #0
 8009424:	b2db      	uxtb	r3, r3
 8009426:	461a      	mov	r2, r3
 8009428:	e00c      	b.n	8009444 <I2C_WaitOnFlagUntilTimeout+0x70>
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	699b      	ldr	r3, [r3, #24]
 8009430:	43da      	mvns	r2, r3
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	4013      	ands	r3, r2
 8009436:	b29b      	uxth	r3, r3
 8009438:	2b00      	cmp	r3, #0
 800943a:	bf0c      	ite	eq
 800943c:	2301      	moveq	r3, #1
 800943e:	2300      	movne	r3, #0
 8009440:	b2db      	uxtb	r3, r3
 8009442:	461a      	mov	r2, r3
 8009444:	79fb      	ldrb	r3, [r7, #7]
 8009446:	429a      	cmp	r2, r3
 8009448:	d116      	bne.n	8009478 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009464:	f043 0220 	orr.w	r2, r3, #32
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e023      	b.n	80094c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	0c1b      	lsrs	r3, r3, #16
 800947c:	b2db      	uxtb	r3, r3
 800947e:	2b01      	cmp	r3, #1
 8009480:	d10d      	bne.n	800949e <I2C_WaitOnFlagUntilTimeout+0xca>
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	695b      	ldr	r3, [r3, #20]
 8009488:	43da      	mvns	r2, r3
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	4013      	ands	r3, r2
 800948e:	b29b      	uxth	r3, r3
 8009490:	2b00      	cmp	r3, #0
 8009492:	bf0c      	ite	eq
 8009494:	2301      	moveq	r3, #1
 8009496:	2300      	movne	r3, #0
 8009498:	b2db      	uxtb	r3, r3
 800949a:	461a      	mov	r2, r3
 800949c:	e00c      	b.n	80094b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	43da      	mvns	r2, r3
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	4013      	ands	r3, r2
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	bf0c      	ite	eq
 80094b0:	2301      	moveq	r3, #1
 80094b2:	2300      	movne	r3, #0
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	461a      	mov	r2, r3
 80094b8:	79fb      	ldrb	r3, [r7, #7]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d093      	beq.n	80093e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b084      	sub	sp, #16
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
 80094d4:	603b      	str	r3, [r7, #0]
	   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80094d6:	e071      	b.n	80095bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	695b      	ldr	r3, [r3, #20]
 80094de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094e6:	d123      	bne.n	8009530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009500:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2220      	movs	r2, #32
 800950c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2200      	movs	r2, #0
 8009514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800951c:	f043 0204 	orr.w	r2, r3, #4
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800952c:	2301      	movs	r3, #1
 800952e:	e067      	b.n	8009600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009536:	d041      	beq.n	80095bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009538:	f7fe fe90 	bl	800825c <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	429a      	cmp	r2, r3
 8009546:	d302      	bcc.n	800954e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d136      	bne.n	80095bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	0c1b      	lsrs	r3, r3, #16
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b01      	cmp	r3, #1
 8009556:	d10c      	bne.n	8009572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	43da      	mvns	r2, r3
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	4013      	ands	r3, r2
 8009564:	b29b      	uxth	r3, r3
 8009566:	2b00      	cmp	r3, #0
 8009568:	bf14      	ite	ne
 800956a:	2301      	movne	r3, #1
 800956c:	2300      	moveq	r3, #0
 800956e:	b2db      	uxtb	r3, r3
 8009570:	e00b      	b.n	800958a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	43da      	mvns	r2, r3
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	4013      	ands	r3, r2
 800957e:	b29b      	uxth	r3, r3
 8009580:	2b00      	cmp	r3, #0
 8009582:	bf14      	ite	ne
 8009584:	2301      	movne	r3, #1
 8009586:	2300      	moveq	r3, #0
 8009588:	b2db      	uxtb	r3, r3
 800958a:	2b00      	cmp	r3, #0
 800958c:	d016      	beq.n	80095bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2200      	movs	r2, #0
 8009592:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a8:	f043 0220 	orr.w	r2, r3, #32
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e021      	b.n	8009600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
	   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	0c1b      	lsrs	r3, r3, #16
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d10c      	bne.n	80095e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	695b      	ldr	r3, [r3, #20]
 80095cc:	43da      	mvns	r2, r3
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	4013      	ands	r3, r2
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	bf14      	ite	ne
 80095d8:	2301      	movne	r3, #1
 80095da:	2300      	moveq	r3, #0
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	e00b      	b.n	80095f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	43da      	mvns	r2, r3
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	4013      	ands	r3, r2
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	bf14      	ite	ne
 80095f2:	2301      	movne	r3, #1
 80095f4:	2300      	moveq	r3, #0
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f47f af6d 	bne.w	80094d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009614:	e034      	b.n	8009680 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f000 f8e3 	bl	80097e2 <I2C_IsAcknowledgeFailed>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d001      	beq.n	8009626 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e034      	b.n	8009690 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962c:	d028      	beq.n	8009680 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800962e:	f7fe fe15 	bl	800825c <HAL_GetTick>
 8009632:	4602      	mov	r2, r0
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	1ad3      	subs	r3, r2, r3
 8009638:	68ba      	ldr	r2, [r7, #8]
 800963a:	429a      	cmp	r2, r3
 800963c:	d302      	bcc.n	8009644 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d11d      	bne.n	8009680 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964e:	2b80      	cmp	r3, #128	@ 0x80
 8009650:	d016      	beq.n	8009680 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2200      	movs	r2, #0
 8009656:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2220      	movs	r2, #32
 800965c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966c:	f043 0220 	orr.w	r2, r3, #32
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2200      	movs	r2, #0
 8009678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e007      	b.n	8009690 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	695b      	ldr	r3, [r3, #20]
 8009686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800968a:	2b80      	cmp	r3, #128	@ 0x80
 800968c:	d1c3      	bne.n	8009616 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800968e:	2300      	movs	r3, #0
}
 8009690:	4618      	mov	r0, r3
 8009692:	3710      	adds	r7, #16
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af00      	add	r7, sp, #0
 800969e:	60f8      	str	r0, [r7, #12]
 80096a0:	60b9      	str	r1, [r7, #8]
 80096a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80096a4:	e034      	b.n	8009710 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f000 f89b 	bl	80097e2 <I2C_IsAcknowledgeFailed>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e034      	b.n	8009720 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096bc:	d028      	beq.n	8009710 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096be:	f7fe fdcd 	bl	800825c <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d302      	bcc.n	80096d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d11d      	bne.n	8009710 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	695b      	ldr	r3, [r3, #20]
 80096da:	f003 0304 	and.w	r3, r3, #4
 80096de:	2b04      	cmp	r3, #4
 80096e0:	d016      	beq.n	8009710 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2200      	movs	r2, #0
 80096e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2200      	movs	r2, #0
 80096f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096fc:	f043 0220 	orr.w	r2, r3, #32
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2200      	movs	r2, #0
 8009708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	e007      	b.n	8009720 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	695b      	ldr	r3, [r3, #20]
 8009716:	f003 0304 	and.w	r3, r3, #4
 800971a:	2b04      	cmp	r3, #4
 800971c:	d1c3      	bne.n	80096a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009734:	e049      	b.n	80097ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	695b      	ldr	r3, [r3, #20]
 800973c:	f003 0310 	and.w	r3, r3, #16
 8009740:	2b10      	cmp	r3, #16
 8009742:	d119      	bne.n	8009778 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f06f 0210 	mvn.w	r2, #16
 800974c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2220      	movs	r2, #32
 8009758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e030      	b.n	80097da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009778:	f7fe fd70 	bl	800825c <HAL_GetTick>
 800977c:	4602      	mov	r2, r0
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	429a      	cmp	r2, r3
 8009786:	d302      	bcc.n	800978e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d11d      	bne.n	80097ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	695b      	ldr	r3, [r3, #20]
 8009794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009798:	2b40      	cmp	r3, #64	@ 0x40
 800979a:	d016      	beq.n	80097ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2200      	movs	r2, #0
 80097a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2220      	movs	r2, #32
 80097a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b6:	f043 0220 	orr.w	r2, r3, #32
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e007      	b.n	80097da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	695b      	ldr	r3, [r3, #20]
 80097d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d4:	2b40      	cmp	r3, #64	@ 0x40
 80097d6:	d1ae      	bne.n	8009736 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80097d8:	2300      	movs	r3, #0
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80097e2:	b480      	push	{r7}
 80097e4:	b083      	sub	sp, #12
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	695b      	ldr	r3, [r3, #20]
 80097f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097f8:	d11b      	bne.n	8009832 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009802:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2220      	movs	r2, #32
 800980e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800981e:	f043 0204 	orr.w	r2, r3, #4
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e000      	b.n	8009834 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009832:	2300      	movs	r3, #0
}
 8009834:	4618      	mov	r0, r3
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b086      	sub	sp, #24
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e267      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0301 	and.w	r3, r3, #1
 800985a:	2b00      	cmp	r3, #0
 800985c:	d075      	beq.n	800994a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800985e:	4b88      	ldr	r3, [pc, #544]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f003 030c 	and.w	r3, r3, #12
 8009866:	2b04      	cmp	r3, #4
 8009868:	d00c      	beq.n	8009884 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800986a:	4b85      	ldr	r3, [pc, #532]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009872:	2b08      	cmp	r3, #8
 8009874:	d112      	bne.n	800989c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009876:	4b82      	ldr	r3, [pc, #520]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800987e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009882:	d10b      	bne.n	800989c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009884:	4b7e      	ldr	r3, [pc, #504]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800988c:	2b00      	cmp	r3, #0
 800988e:	d05b      	beq.n	8009948 <HAL_RCC_OscConfig+0x108>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d157      	bne.n	8009948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009898:	2301      	movs	r3, #1
 800989a:	e242      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098a4:	d106      	bne.n	80098b4 <HAL_RCC_OscConfig+0x74>
 80098a6:	4b76      	ldr	r3, [pc, #472]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a75      	ldr	r2, [pc, #468]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098b0:	6013      	str	r3, [r2, #0]
 80098b2:	e01d      	b.n	80098f0 <HAL_RCC_OscConfig+0xb0>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80098bc:	d10c      	bne.n	80098d8 <HAL_RCC_OscConfig+0x98>
 80098be:	4b70      	ldr	r3, [pc, #448]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a6f      	ldr	r2, [pc, #444]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80098c8:	6013      	str	r3, [r2, #0]
 80098ca:	4b6d      	ldr	r3, [pc, #436]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a6c      	ldr	r2, [pc, #432]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098d4:	6013      	str	r3, [r2, #0]
 80098d6:	e00b      	b.n	80098f0 <HAL_RCC_OscConfig+0xb0>
 80098d8:	4b69      	ldr	r3, [pc, #420]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a68      	ldr	r2, [pc, #416]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098e2:	6013      	str	r3, [r2, #0]
 80098e4:	4b66      	ldr	r3, [pc, #408]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a65      	ldr	r2, [pc, #404]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80098ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80098ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d013      	beq.n	8009920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80098f8:	f7fe fcb0 	bl	800825c <HAL_GetTick>
 80098fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80098fe:	e008      	b.n	8009912 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009900:	f7fe fcac 	bl	800825c <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	2b64      	cmp	r3, #100	@ 0x64
 800990c:	d901      	bls.n	8009912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e207      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009912:	4b5b      	ldr	r3, [pc, #364]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f0      	beq.n	8009900 <HAL_RCC_OscConfig+0xc0>
 800991e:	e014      	b.n	800994a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009920:	f7fe fc9c 	bl	800825c <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009926:	e008      	b.n	800993a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009928:	f7fe fc98 	bl	800825c <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b64      	cmp	r3, #100	@ 0x64
 8009934:	d901      	bls.n	800993a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e1f3      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800993a:	4b51      	ldr	r3, [pc, #324]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1f0      	bne.n	8009928 <HAL_RCC_OscConfig+0xe8>
 8009946:	e000      	b.n	800994a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f003 0302 	and.w	r3, r3, #2
 8009952:	2b00      	cmp	r3, #0
 8009954:	d063      	beq.n	8009a1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009956:	4b4a      	ldr	r3, [pc, #296]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	f003 030c 	and.w	r3, r3, #12
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00b      	beq.n	800997a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009962:	4b47      	ldr	r3, [pc, #284]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800996a:	2b08      	cmp	r3, #8
 800996c:	d11c      	bne.n	80099a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800996e:	4b44      	ldr	r3, [pc, #272]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009976:	2b00      	cmp	r3, #0
 8009978:	d116      	bne.n	80099a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800997a:	4b41      	ldr	r3, [pc, #260]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 0302 	and.w	r3, r3, #2
 8009982:	2b00      	cmp	r3, #0
 8009984:	d005      	beq.n	8009992 <HAL_RCC_OscConfig+0x152>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	2b01      	cmp	r3, #1
 800998c:	d001      	beq.n	8009992 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e1c7      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009992:	4b3b      	ldr	r3, [pc, #236]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	00db      	lsls	r3, r3, #3
 80099a0:	4937      	ldr	r1, [pc, #220]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80099a2:	4313      	orrs	r3, r2
 80099a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80099a6:	e03a      	b.n	8009a1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d020      	beq.n	80099f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80099b0:	4b34      	ldr	r3, [pc, #208]	@ (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099b2:	2201      	movs	r2, #1
 80099b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b6:	f7fe fc51 	bl	800825c <HAL_GetTick>
 80099ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099bc:	e008      	b.n	80099d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80099be:	f7fe fc4d 	bl	800825c <HAL_GetTick>
 80099c2:	4602      	mov	r2, r0
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	1ad3      	subs	r3, r2, r3
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d901      	bls.n	80099d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80099cc:	2303      	movs	r3, #3
 80099ce:	e1a8      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099d0:	4b2b      	ldr	r3, [pc, #172]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f003 0302 	and.w	r3, r3, #2
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d0f0      	beq.n	80099be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099dc:	4b28      	ldr	r3, [pc, #160]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	691b      	ldr	r3, [r3, #16]
 80099e8:	00db      	lsls	r3, r3, #3
 80099ea:	4925      	ldr	r1, [pc, #148]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 80099ec:	4313      	orrs	r3, r2
 80099ee:	600b      	str	r3, [r1, #0]
 80099f0:	e015      	b.n	8009a1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80099f2:	4b24      	ldr	r3, [pc, #144]	@ (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099f4:	2200      	movs	r2, #0
 80099f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099f8:	f7fe fc30 	bl	800825c <HAL_GetTick>
 80099fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80099fe:	e008      	b.n	8009a12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a00:	f7fe fc2c 	bl	800825c <HAL_GetTick>
 8009a04:	4602      	mov	r2, r0
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d901      	bls.n	8009a12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	e187      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a12:	4b1b      	ldr	r3, [pc, #108]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f003 0302 	and.w	r3, r3, #2
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1f0      	bne.n	8009a00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 0308 	and.w	r3, r3, #8
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d036      	beq.n	8009a98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	695b      	ldr	r3, [r3, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d016      	beq.n	8009a60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009a32:	4b15      	ldr	r3, [pc, #84]	@ (8009a88 <HAL_RCC_OscConfig+0x248>)
 8009a34:	2201      	movs	r2, #1
 8009a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a38:	f7fe fc10 	bl	800825c <HAL_GetTick>
 8009a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009a3e:	e008      	b.n	8009a52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009a40:	f7fe fc0c 	bl	800825c <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d901      	bls.n	8009a52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e167      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009a52:	4b0b      	ldr	r3, [pc, #44]	@ (8009a80 <HAL_RCC_OscConfig+0x240>)
 8009a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d0f0      	beq.n	8009a40 <HAL_RCC_OscConfig+0x200>
 8009a5e:	e01b      	b.n	8009a98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009a60:	4b09      	ldr	r3, [pc, #36]	@ (8009a88 <HAL_RCC_OscConfig+0x248>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009a66:	f7fe fbf9 	bl	800825c <HAL_GetTick>
 8009a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009a6c:	e00e      	b.n	8009a8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009a6e:	f7fe fbf5 	bl	800825c <HAL_GetTick>
 8009a72:	4602      	mov	r2, r0
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	1ad3      	subs	r3, r2, r3
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d907      	bls.n	8009a8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009a7c:	2303      	movs	r3, #3
 8009a7e:	e150      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
 8009a80:	40023800 	.word	0x40023800
 8009a84:	42470000 	.word	0x42470000
 8009a88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009a8c:	4b88      	ldr	r3, [pc, #544]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009a8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a90:	f003 0302 	and.w	r3, r3, #2
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1ea      	bne.n	8009a6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0304 	and.w	r3, r3, #4
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 8097 	beq.w	8009bd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009aaa:	4b81      	ldr	r3, [pc, #516]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10f      	bne.n	8009ad6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	60bb      	str	r3, [r7, #8]
 8009aba:	4b7d      	ldr	r3, [pc, #500]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009abe:	4a7c      	ldr	r2, [pc, #496]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8009ac6:	4b7a      	ldr	r3, [pc, #488]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ace:	60bb      	str	r3, [r7, #8]
 8009ad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ad6:	4b77      	ldr	r3, [pc, #476]	@ (8009cb4 <HAL_RCC_OscConfig+0x474>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d118      	bne.n	8009b14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ae2:	4b74      	ldr	r3, [pc, #464]	@ (8009cb4 <HAL_RCC_OscConfig+0x474>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a73      	ldr	r2, [pc, #460]	@ (8009cb4 <HAL_RCC_OscConfig+0x474>)
 8009ae8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009aee:	f7fe fbb5 	bl	800825c <HAL_GetTick>
 8009af2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009af4:	e008      	b.n	8009b08 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009af6:	f7fe fbb1 	bl	800825c <HAL_GetTick>
 8009afa:	4602      	mov	r2, r0
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	1ad3      	subs	r3, r2, r3
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	d901      	bls.n	8009b08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009b04:	2303      	movs	r3, #3
 8009b06:	e10c      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b08:	4b6a      	ldr	r3, [pc, #424]	@ (8009cb4 <HAL_RCC_OscConfig+0x474>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d0f0      	beq.n	8009af6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d106      	bne.n	8009b2a <HAL_RCC_OscConfig+0x2ea>
 8009b1c:	4b64      	ldr	r3, [pc, #400]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b20:	4a63      	ldr	r2, [pc, #396]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b22:	f043 0301 	orr.w	r3, r3, #1
 8009b26:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b28:	e01c      	b.n	8009b64 <HAL_RCC_OscConfig+0x324>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	2b05      	cmp	r3, #5
 8009b30:	d10c      	bne.n	8009b4c <HAL_RCC_OscConfig+0x30c>
 8009b32:	4b5f      	ldr	r3, [pc, #380]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b36:	4a5e      	ldr	r2, [pc, #376]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b38:	f043 0304 	orr.w	r3, r3, #4
 8009b3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b3e:	4b5c      	ldr	r3, [pc, #368]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b42:	4a5b      	ldr	r2, [pc, #364]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b44:	f043 0301 	orr.w	r3, r3, #1
 8009b48:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b4a:	e00b      	b.n	8009b64 <HAL_RCC_OscConfig+0x324>
 8009b4c:	4b58      	ldr	r3, [pc, #352]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b50:	4a57      	ldr	r2, [pc, #348]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b52:	f023 0301 	bic.w	r3, r3, #1
 8009b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b58:	4b55      	ldr	r3, [pc, #340]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b5c:	4a54      	ldr	r2, [pc, #336]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b5e:	f023 0304 	bic.w	r3, r3, #4
 8009b62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d015      	beq.n	8009b98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b6c:	f7fe fb76 	bl	800825c <HAL_GetTick>
 8009b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b72:	e00a      	b.n	8009b8a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009b74:	f7fe fb72 	bl	800825c <HAL_GetTick>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d901      	bls.n	8009b8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009b86:	2303      	movs	r3, #3
 8009b88:	e0cb      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b8a:	4b49      	ldr	r3, [pc, #292]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b8e:	f003 0302 	and.w	r3, r3, #2
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d0ee      	beq.n	8009b74 <HAL_RCC_OscConfig+0x334>
 8009b96:	e014      	b.n	8009bc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b98:	f7fe fb60 	bl	800825c <HAL_GetTick>
 8009b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009b9e:	e00a      	b.n	8009bb6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ba0:	f7fe fb5c 	bl	800825c <HAL_GetTick>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	1ad3      	subs	r3, r2, r3
 8009baa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d901      	bls.n	8009bb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	e0b5      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1ee      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009bc2:	7dfb      	ldrb	r3, [r7, #23]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d105      	bne.n	8009bd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009bc8:	4b39      	ldr	r3, [pc, #228]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bcc:	4a38      	ldr	r2, [pc, #224]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009bce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f000 80a1 	beq.w	8009d20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009bde:	4b34      	ldr	r3, [pc, #208]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f003 030c 	and.w	r3, r3, #12
 8009be6:	2b08      	cmp	r3, #8
 8009be8:	d05c      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	d141      	bne.n	8009c76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bf2:	4b31      	ldr	r3, [pc, #196]	@ (8009cb8 <HAL_RCC_OscConfig+0x478>)
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bf8:	f7fe fb30 	bl	800825c <HAL_GetTick>
 8009bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bfe:	e008      	b.n	8009c12 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009c00:	f7fe fb2c 	bl	800825c <HAL_GetTick>
 8009c04:	4602      	mov	r2, r0
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	1ad3      	subs	r3, r2, r3
 8009c0a:	2b02      	cmp	r3, #2
 8009c0c:	d901      	bls.n	8009c12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009c0e:	2303      	movs	r3, #3
 8009c10:	e087      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c12:	4b27      	ldr	r3, [pc, #156]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1f0      	bne.n	8009c00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	69da      	ldr	r2, [r3, #28]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6a1b      	ldr	r3, [r3, #32]
 8009c26:	431a      	orrs	r2, r3
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2c:	019b      	lsls	r3, r3, #6
 8009c2e:	431a      	orrs	r2, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c34:	085b      	lsrs	r3, r3, #1
 8009c36:	3b01      	subs	r3, #1
 8009c38:	041b      	lsls	r3, r3, #16
 8009c3a:	431a      	orrs	r2, r3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c40:	061b      	lsls	r3, r3, #24
 8009c42:	491b      	ldr	r1, [pc, #108]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009c44:	4313      	orrs	r3, r2
 8009c46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009c48:	4b1b      	ldr	r3, [pc, #108]	@ (8009cb8 <HAL_RCC_OscConfig+0x478>)
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c4e:	f7fe fb05 	bl	800825c <HAL_GetTick>
 8009c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c54:	e008      	b.n	8009c68 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009c56:	f7fe fb01 	bl	800825c <HAL_GetTick>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	1ad3      	subs	r3, r2, r3
 8009c60:	2b02      	cmp	r3, #2
 8009c62:	d901      	bls.n	8009c68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009c64:	2303      	movs	r3, #3
 8009c66:	e05c      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c68:	4b11      	ldr	r3, [pc, #68]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d0f0      	beq.n	8009c56 <HAL_RCC_OscConfig+0x416>
 8009c74:	e054      	b.n	8009d20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c76:	4b10      	ldr	r3, [pc, #64]	@ (8009cb8 <HAL_RCC_OscConfig+0x478>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c7c:	f7fe faee 	bl	800825c <HAL_GetTick>
 8009c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c82:	e008      	b.n	8009c96 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009c84:	f7fe faea 	bl	800825c <HAL_GetTick>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	1ad3      	subs	r3, r2, r3
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d901      	bls.n	8009c96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009c92:	2303      	movs	r3, #3
 8009c94:	e045      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c96:	4b06      	ldr	r3, [pc, #24]	@ (8009cb0 <HAL_RCC_OscConfig+0x470>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1f0      	bne.n	8009c84 <HAL_RCC_OscConfig+0x444>
 8009ca2:	e03d      	b.n	8009d20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	699b      	ldr	r3, [r3, #24]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d107      	bne.n	8009cbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009cac:	2301      	movs	r3, #1
 8009cae:	e038      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
 8009cb0:	40023800 	.word	0x40023800
 8009cb4:	40007000 	.word	0x40007000
 8009cb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8009d2c <HAL_RCC_OscConfig+0x4ec>)
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	699b      	ldr	r3, [r3, #24]
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d028      	beq.n	8009d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d121      	bne.n	8009d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d11a      	bne.n	8009d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009cec:	4013      	ands	r3, r2
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009cf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d111      	bne.n	8009d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d02:	085b      	lsrs	r3, r3, #1
 8009d04:	3b01      	subs	r3, #1
 8009d06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d107      	bne.n	8009d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d001      	beq.n	8009d20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e000      	b.n	8009d22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3718      	adds	r7, #24
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	40023800 	.word	0x40023800

08009d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b084      	sub	sp, #16
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d101      	bne.n	8009d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009d40:	2301      	movs	r3, #1
 8009d42:	e0cc      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009d44:	4b68      	ldr	r3, [pc, #416]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f003 0307 	and.w	r3, r3, #7
 8009d4c:	683a      	ldr	r2, [r7, #0]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d90c      	bls.n	8009d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d52:	4b65      	ldr	r3, [pc, #404]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009d54:	683a      	ldr	r2, [r7, #0]
 8009d56:	b2d2      	uxtb	r2, r2
 8009d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d5a:	4b63      	ldr	r3, [pc, #396]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f003 0307 	and.w	r3, r3, #7
 8009d62:	683a      	ldr	r2, [r7, #0]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d001      	beq.n	8009d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e0b8      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f003 0302 	and.w	r3, r3, #2
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d020      	beq.n	8009dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f003 0304 	and.w	r3, r3, #4
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d005      	beq.n	8009d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009d84:	4b59      	ldr	r3, [pc, #356]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	4a58      	ldr	r2, [pc, #352]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009d8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 0308 	and.w	r3, r3, #8
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d005      	beq.n	8009da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009d9c:	4b53      	ldr	r3, [pc, #332]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	4a52      	ldr	r2, [pc, #328]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009da2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009da8:	4b50      	ldr	r3, [pc, #320]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	494d      	ldr	r1, [pc, #308]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f003 0301 	and.w	r3, r3, #1
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d044      	beq.n	8009e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d107      	bne.n	8009dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dce:	4b47      	ldr	r3, [pc, #284]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d119      	bne.n	8009e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e07f      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	2b02      	cmp	r3, #2
 8009de4:	d003      	beq.n	8009dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009dea:	2b03      	cmp	r3, #3
 8009dec:	d107      	bne.n	8009dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dee:	4b3f      	ldr	r3, [pc, #252]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d109      	bne.n	8009e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e06f      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dfe:	4b3b      	ldr	r3, [pc, #236]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 0302 	and.w	r3, r3, #2
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e067      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009e0e:	4b37      	ldr	r3, [pc, #220]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	f023 0203 	bic.w	r2, r3, #3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	4934      	ldr	r1, [pc, #208]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009e20:	f7fe fa1c 	bl	800825c <HAL_GetTick>
 8009e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e26:	e00a      	b.n	8009e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e28:	f7fe fa18 	bl	800825c <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d901      	bls.n	8009e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	e04f      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e3e:	4b2b      	ldr	r3, [pc, #172]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	f003 020c 	and.w	r2, r3, #12
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	429a      	cmp	r2, r3
 8009e4e:	d1eb      	bne.n	8009e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009e50:	4b25      	ldr	r3, [pc, #148]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f003 0307 	and.w	r3, r3, #7
 8009e58:	683a      	ldr	r2, [r7, #0]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d20c      	bcs.n	8009e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e5e:	4b22      	ldr	r3, [pc, #136]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	b2d2      	uxtb	r2, r2
 8009e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e66:	4b20      	ldr	r3, [pc, #128]	@ (8009ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f003 0307 	and.w	r3, r3, #7
 8009e6e:	683a      	ldr	r2, [r7, #0]
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d001      	beq.n	8009e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	e032      	b.n	8009ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0304 	and.w	r3, r3, #4
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d008      	beq.n	8009e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009e84:	4b19      	ldr	r3, [pc, #100]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	4916      	ldr	r1, [pc, #88]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009e92:	4313      	orrs	r3, r2
 8009e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f003 0308 	and.w	r3, r3, #8
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d009      	beq.n	8009eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ea2:	4b12      	ldr	r3, [pc, #72]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	691b      	ldr	r3, [r3, #16]
 8009eae:	00db      	lsls	r3, r3, #3
 8009eb0:	490e      	ldr	r1, [pc, #56]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009eb6:	f000 f821 	bl	8009efc <HAL_RCC_GetSysClockFreq>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8009eec <HAL_RCC_ClockConfig+0x1bc>)
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	091b      	lsrs	r3, r3, #4
 8009ec2:	f003 030f 	and.w	r3, r3, #15
 8009ec6:	490a      	ldr	r1, [pc, #40]	@ (8009ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8009ec8:	5ccb      	ldrb	r3, [r1, r3]
 8009eca:	fa22 f303 	lsr.w	r3, r2, r3
 8009ece:	4a09      	ldr	r2, [pc, #36]	@ (8009ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8009ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009ed2:	4b09      	ldr	r3, [pc, #36]	@ (8009ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7fe f97c 	bl	80081d4 <HAL_InitTick>

  return HAL_OK;
 8009edc:	2300      	movs	r3, #0
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3710      	adds	r7, #16
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	40023c00 	.word	0x40023c00
 8009eec:	40023800 	.word	0x40023800
 8009ef0:	080105bc 	.word	0x080105bc
 8009ef4:	2000000c 	.word	0x2000000c
 8009ef8:	200002d0 	.word	0x200002d0

08009efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f00:	b094      	sub	sp, #80	@ 0x50
 8009f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009f04:	2300      	movs	r3, #0
 8009f06:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f08:	2300      	movs	r3, #0
 8009f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f14:	4b79      	ldr	r3, [pc, #484]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	f003 030c 	and.w	r3, r3, #12
 8009f1c:	2b08      	cmp	r3, #8
 8009f1e:	d00d      	beq.n	8009f3c <HAL_RCC_GetSysClockFreq+0x40>
 8009f20:	2b08      	cmp	r3, #8
 8009f22:	f200 80e1 	bhi.w	800a0e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d002      	beq.n	8009f30 <HAL_RCC_GetSysClockFreq+0x34>
 8009f2a:	2b04      	cmp	r3, #4
 8009f2c:	d003      	beq.n	8009f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8009f2e:	e0db      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009f30:	4b73      	ldr	r3, [pc, #460]	@ (800a100 <HAL_RCC_GetSysClockFreq+0x204>)
 8009f32:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8009f34:	e0db      	b.n	800a0ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009f36:	4b73      	ldr	r3, [pc, #460]	@ (800a104 <HAL_RCC_GetSysClockFreq+0x208>)
 8009f38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009f3a:	e0d8      	b.n	800a0ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009f3c:	4b6f      	ldr	r3, [pc, #444]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009f44:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009f46:	4b6d      	ldr	r3, [pc, #436]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d063      	beq.n	800a01a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009f52:	4b6a      	ldr	r3, [pc, #424]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	099b      	lsrs	r3, r3, #6
 8009f58:	2200      	movs	r2, #0
 8009f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f66:	2300      	movs	r3, #0
 8009f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009f6e:	4622      	mov	r2, r4
 8009f70:	462b      	mov	r3, r5
 8009f72:	f04f 0000 	mov.w	r0, #0
 8009f76:	f04f 0100 	mov.w	r1, #0
 8009f7a:	0159      	lsls	r1, r3, #5
 8009f7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009f80:	0150      	lsls	r0, r2, #5
 8009f82:	4602      	mov	r2, r0
 8009f84:	460b      	mov	r3, r1
 8009f86:	4621      	mov	r1, r4
 8009f88:	1a51      	subs	r1, r2, r1
 8009f8a:	6139      	str	r1, [r7, #16]
 8009f8c:	4629      	mov	r1, r5
 8009f8e:	eb63 0301 	sbc.w	r3, r3, r1
 8009f92:	617b      	str	r3, [r7, #20]
 8009f94:	f04f 0200 	mov.w	r2, #0
 8009f98:	f04f 0300 	mov.w	r3, #0
 8009f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009fa0:	4659      	mov	r1, fp
 8009fa2:	018b      	lsls	r3, r1, #6
 8009fa4:	4651      	mov	r1, sl
 8009fa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009faa:	4651      	mov	r1, sl
 8009fac:	018a      	lsls	r2, r1, #6
 8009fae:	4651      	mov	r1, sl
 8009fb0:	ebb2 0801 	subs.w	r8, r2, r1
 8009fb4:	4659      	mov	r1, fp
 8009fb6:	eb63 0901 	sbc.w	r9, r3, r1
 8009fba:	f04f 0200 	mov.w	r2, #0
 8009fbe:	f04f 0300 	mov.w	r3, #0
 8009fc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009fc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009fca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009fce:	4690      	mov	r8, r2
 8009fd0:	4699      	mov	r9, r3
 8009fd2:	4623      	mov	r3, r4
 8009fd4:	eb18 0303 	adds.w	r3, r8, r3
 8009fd8:	60bb      	str	r3, [r7, #8]
 8009fda:	462b      	mov	r3, r5
 8009fdc:	eb49 0303 	adc.w	r3, r9, r3
 8009fe0:	60fb      	str	r3, [r7, #12]
 8009fe2:	f04f 0200 	mov.w	r2, #0
 8009fe6:	f04f 0300 	mov.w	r3, #0
 8009fea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009fee:	4629      	mov	r1, r5
 8009ff0:	024b      	lsls	r3, r1, #9
 8009ff2:	4621      	mov	r1, r4
 8009ff4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009ff8:	4621      	mov	r1, r4
 8009ffa:	024a      	lsls	r2, r1, #9
 8009ffc:	4610      	mov	r0, r2
 8009ffe:	4619      	mov	r1, r3
 800a000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a002:	2200      	movs	r2, #0
 800a004:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a006:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a008:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a00c:	f7f6 fe44 	bl	8000c98 <__aeabi_uldivmod>
 800a010:	4602      	mov	r2, r0
 800a012:	460b      	mov	r3, r1
 800a014:	4613      	mov	r3, r2
 800a016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a018:	e058      	b.n	800a0cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a01a:	4b38      	ldr	r3, [pc, #224]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	099b      	lsrs	r3, r3, #6
 800a020:	2200      	movs	r2, #0
 800a022:	4618      	mov	r0, r3
 800a024:	4611      	mov	r1, r2
 800a026:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a02a:	623b      	str	r3, [r7, #32]
 800a02c:	2300      	movs	r3, #0
 800a02e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a030:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a034:	4642      	mov	r2, r8
 800a036:	464b      	mov	r3, r9
 800a038:	f04f 0000 	mov.w	r0, #0
 800a03c:	f04f 0100 	mov.w	r1, #0
 800a040:	0159      	lsls	r1, r3, #5
 800a042:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a046:	0150      	lsls	r0, r2, #5
 800a048:	4602      	mov	r2, r0
 800a04a:	460b      	mov	r3, r1
 800a04c:	4641      	mov	r1, r8
 800a04e:	ebb2 0a01 	subs.w	sl, r2, r1
 800a052:	4649      	mov	r1, r9
 800a054:	eb63 0b01 	sbc.w	fp, r3, r1
 800a058:	f04f 0200 	mov.w	r2, #0
 800a05c:	f04f 0300 	mov.w	r3, #0
 800a060:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a064:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a068:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a06c:	ebb2 040a 	subs.w	r4, r2, sl
 800a070:	eb63 050b 	sbc.w	r5, r3, fp
 800a074:	f04f 0200 	mov.w	r2, #0
 800a078:	f04f 0300 	mov.w	r3, #0
 800a07c:	00eb      	lsls	r3, r5, #3
 800a07e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a082:	00e2      	lsls	r2, r4, #3
 800a084:	4614      	mov	r4, r2
 800a086:	461d      	mov	r5, r3
 800a088:	4643      	mov	r3, r8
 800a08a:	18e3      	adds	r3, r4, r3
 800a08c:	603b      	str	r3, [r7, #0]
 800a08e:	464b      	mov	r3, r9
 800a090:	eb45 0303 	adc.w	r3, r5, r3
 800a094:	607b      	str	r3, [r7, #4]
 800a096:	f04f 0200 	mov.w	r2, #0
 800a09a:	f04f 0300 	mov.w	r3, #0
 800a09e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	028b      	lsls	r3, r1, #10
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a0ac:	4621      	mov	r1, r4
 800a0ae:	028a      	lsls	r2, r1, #10
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	61bb      	str	r3, [r7, #24]
 800a0ba:	61fa      	str	r2, [r7, #28]
 800a0bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a0c0:	f7f6 fdea 	bl	8000c98 <__aeabi_uldivmod>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a0cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x200>)
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	0c1b      	lsrs	r3, r3, #16
 800a0d2:	f003 0303 	and.w	r3, r3, #3
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	005b      	lsls	r3, r3, #1
 800a0da:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800a0dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a0de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a0e6:	e002      	b.n	800a0ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a0e8:	4b05      	ldr	r3, [pc, #20]	@ (800a100 <HAL_RCC_GetSysClockFreq+0x204>)
 800a0ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a0ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a0ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3750      	adds	r7, #80	@ 0x50
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0fa:	bf00      	nop
 800a0fc:	40023800 	.word	0x40023800
 800a100:	00f42400 	.word	0x00f42400
 800a104:	007a1200 	.word	0x007a1200

0800a108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a108:	b480      	push	{r7}
 800a10a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a10c:	4b03      	ldr	r3, [pc, #12]	@ (800a11c <HAL_RCC_GetHCLKFreq+0x14>)
 800a10e:	681b      	ldr	r3, [r3, #0]
}
 800a110:	4618      	mov	r0, r3
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	2000000c 	.word	0x2000000c

0800a120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a124:	f7ff fff0 	bl	800a108 <HAL_RCC_GetHCLKFreq>
 800a128:	4602      	mov	r2, r0
 800a12a:	4b05      	ldr	r3, [pc, #20]	@ (800a140 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	0a9b      	lsrs	r3, r3, #10
 800a130:	f003 0307 	and.w	r3, r3, #7
 800a134:	4903      	ldr	r1, [pc, #12]	@ (800a144 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a136:	5ccb      	ldrb	r3, [r1, r3]
 800a138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	40023800 	.word	0x40023800
 800a144:	080105cc 	.word	0x080105cc

0800a148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a14c:	f7ff ffdc 	bl	800a108 <HAL_RCC_GetHCLKFreq>
 800a150:	4602      	mov	r2, r0
 800a152:	4b05      	ldr	r3, [pc, #20]	@ (800a168 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	0b5b      	lsrs	r3, r3, #13
 800a158:	f003 0307 	and.w	r3, r3, #7
 800a15c:	4903      	ldr	r1, [pc, #12]	@ (800a16c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a15e:	5ccb      	ldrb	r3, [r1, r3]
 800a160:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a164:	4618      	mov	r0, r3
 800a166:	bd80      	pop	{r7, pc}
 800a168:	40023800 	.word	0x40023800
 800a16c:	080105cc 	.word	0x080105cc

0800a170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b082      	sub	sp, #8
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e041      	b.n	800a206 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d106      	bne.n	800a19c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7f8 fa20 	bl	80025dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2202      	movs	r2, #2
 800a1a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	f000 fd36 	bl	800ac20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a204:	2300      	movs	r3, #0
}
 800a206:	4618      	mov	r0, r3
 800a208:	3708      	adds	r7, #8
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}
	...

0800a210 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a210:	b480      	push	{r7}
 800a212:	b085      	sub	sp, #20
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	2b01      	cmp	r3, #1
 800a222:	d001      	beq.n	800a228 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e044      	b.n	800a2b2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2202      	movs	r2, #2
 800a22c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	68da      	ldr	r2, [r3, #12]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f042 0201 	orr.w	r2, r2, #1
 800a23e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a1e      	ldr	r2, [pc, #120]	@ (800a2c0 <HAL_TIM_Base_Start_IT+0xb0>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d018      	beq.n	800a27c <HAL_TIM_Base_Start_IT+0x6c>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a252:	d013      	beq.n	800a27c <HAL_TIM_Base_Start_IT+0x6c>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a1a      	ldr	r2, [pc, #104]	@ (800a2c4 <HAL_TIM_Base_Start_IT+0xb4>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d00e      	beq.n	800a27c <HAL_TIM_Base_Start_IT+0x6c>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a19      	ldr	r2, [pc, #100]	@ (800a2c8 <HAL_TIM_Base_Start_IT+0xb8>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d009      	beq.n	800a27c <HAL_TIM_Base_Start_IT+0x6c>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a17      	ldr	r2, [pc, #92]	@ (800a2cc <HAL_TIM_Base_Start_IT+0xbc>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d004      	beq.n	800a27c <HAL_TIM_Base_Start_IT+0x6c>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a16      	ldr	r2, [pc, #88]	@ (800a2d0 <HAL_TIM_Base_Start_IT+0xc0>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d111      	bne.n	800a2a0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	f003 0307 	and.w	r3, r3, #7
 800a286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2b06      	cmp	r3, #6
 800a28c:	d010      	beq.n	800a2b0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f042 0201 	orr.w	r2, r2, #1
 800a29c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a29e:	e007      	b.n	800a2b0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f042 0201 	orr.w	r2, r2, #1
 800a2ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a2b0:	2300      	movs	r3, #0
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	40010000 	.word	0x40010000
 800a2c4:	40000400 	.word	0x40000400
 800a2c8:	40000800 	.word	0x40000800
 800a2cc:	40000c00 	.word	0x40000c00
 800a2d0:	40014000 	.word	0x40014000

0800a2d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d101      	bne.n	800a2e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e041      	b.n	800a36a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d106      	bne.n	800a300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f7f8 f8fe 	bl	80024fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2202      	movs	r2, #2
 800a304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	3304      	adds	r3, #4
 800a310:	4619      	mov	r1, r3
 800a312:	4610      	mov	r0, r2
 800a314:	f000 fc84 	bl	800ac20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2201      	movs	r2, #1
 800a324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2201      	movs	r2, #1
 800a32c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2201      	movs	r2, #1
 800a334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2201      	movs	r2, #1
 800a33c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2201      	movs	r2, #1
 800a344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2201      	movs	r2, #1
 800a34c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3708      	adds	r7, #8
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
	...

0800a374 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d109      	bne.n	800a398 <HAL_TIM_PWM_Start+0x24>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a38a:	b2db      	uxtb	r3, r3
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	bf14      	ite	ne
 800a390:	2301      	movne	r3, #1
 800a392:	2300      	moveq	r3, #0
 800a394:	b2db      	uxtb	r3, r3
 800a396:	e022      	b.n	800a3de <HAL_TIM_PWM_Start+0x6a>
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	2b04      	cmp	r3, #4
 800a39c:	d109      	bne.n	800a3b2 <HAL_TIM_PWM_Start+0x3e>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	bf14      	ite	ne
 800a3aa:	2301      	movne	r3, #1
 800a3ac:	2300      	moveq	r3, #0
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	e015      	b.n	800a3de <HAL_TIM_PWM_Start+0x6a>
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	2b08      	cmp	r3, #8
 800a3b6:	d109      	bne.n	800a3cc <HAL_TIM_PWM_Start+0x58>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	bf14      	ite	ne
 800a3c4:	2301      	movne	r3, #1
 800a3c6:	2300      	moveq	r3, #0
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	e008      	b.n	800a3de <HAL_TIM_PWM_Start+0x6a>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	bf14      	ite	ne
 800a3d8:	2301      	movne	r3, #1
 800a3da:	2300      	moveq	r3, #0
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e068      	b.n	800a4b8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d104      	bne.n	800a3f6 <HAL_TIM_PWM_Start+0x82>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2202      	movs	r2, #2
 800a3f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3f4:	e013      	b.n	800a41e <HAL_TIM_PWM_Start+0xaa>
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	2b04      	cmp	r3, #4
 800a3fa:	d104      	bne.n	800a406 <HAL_TIM_PWM_Start+0x92>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2202      	movs	r2, #2
 800a400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a404:	e00b      	b.n	800a41e <HAL_TIM_PWM_Start+0xaa>
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	2b08      	cmp	r3, #8
 800a40a:	d104      	bne.n	800a416 <HAL_TIM_PWM_Start+0xa2>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2202      	movs	r2, #2
 800a410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a414:	e003      	b.n	800a41e <HAL_TIM_PWM_Start+0xaa>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2202      	movs	r2, #2
 800a41a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2201      	movs	r2, #1
 800a424:	6839      	ldr	r1, [r7, #0]
 800a426:	4618      	mov	r0, r3
 800a428:	f000 ff30 	bl	800b28c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a23      	ldr	r2, [pc, #140]	@ (800a4c0 <HAL_TIM_PWM_Start+0x14c>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d107      	bne.n	800a446 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a444:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a1d      	ldr	r2, [pc, #116]	@ (800a4c0 <HAL_TIM_PWM_Start+0x14c>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d018      	beq.n	800a482 <HAL_TIM_PWM_Start+0x10e>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a458:	d013      	beq.n	800a482 <HAL_TIM_PWM_Start+0x10e>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a19      	ldr	r2, [pc, #100]	@ (800a4c4 <HAL_TIM_PWM_Start+0x150>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d00e      	beq.n	800a482 <HAL_TIM_PWM_Start+0x10e>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a17      	ldr	r2, [pc, #92]	@ (800a4c8 <HAL_TIM_PWM_Start+0x154>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d009      	beq.n	800a482 <HAL_TIM_PWM_Start+0x10e>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a16      	ldr	r2, [pc, #88]	@ (800a4cc <HAL_TIM_PWM_Start+0x158>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d004      	beq.n	800a482 <HAL_TIM_PWM_Start+0x10e>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a14      	ldr	r2, [pc, #80]	@ (800a4d0 <HAL_TIM_PWM_Start+0x15c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d111      	bne.n	800a4a6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	f003 0307 	and.w	r3, r3, #7
 800a48c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2b06      	cmp	r3, #6
 800a492:	d010      	beq.n	800a4b6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	681a      	ldr	r2, [r3, #0]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f042 0201 	orr.w	r2, r2, #1
 800a4a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4a4:	e007      	b.n	800a4b6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f042 0201 	orr.w	r2, r2, #1
 800a4b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a4b6:	2300      	movs	r3, #0
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3710      	adds	r7, #16
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	40010000 	.word	0x40010000
 800a4c4:	40000400 	.word	0x40000400
 800a4c8:	40000800 	.word	0x40000800
 800a4cc:	40000c00 	.word	0x40000c00
 800a4d0:	40014000 	.word	0x40014000

0800a4d4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b082      	sub	sp, #8
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e041      	b.n	800a56a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d106      	bne.n	800a500 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f7f7 ffa6 	bl	800244c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2202      	movs	r2, #2
 800a504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	3304      	adds	r3, #4
 800a510:	4619      	mov	r1, r3
 800a512:	4610      	mov	r0, r2
 800a514:	f000 fb84 	bl	800ac20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3708      	adds	r7, #8
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b086      	sub	sp, #24
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d101      	bne.n	800a586 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e097      	b.n	800a6b6 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d106      	bne.n	800a5a0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7f7 ffce 	bl	800253c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2202      	movs	r2, #2
 800a5a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	6812      	ldr	r2, [r2, #0]
 800a5b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a5b6:	f023 0307 	bic.w	r3, r3, #7
 800a5ba:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	3304      	adds	r3, #4
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	4610      	mov	r0, r2
 800a5c8:	f000 fb2a 	bl	800ac20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	699b      	ldr	r3, [r3, #24]
 800a5da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	6a1b      	ldr	r3, [r3, #32]
 800a5e2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	697a      	ldr	r2, [r7, #20]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5f4:	f023 0303 	bic.w	r3, r3, #3
 800a5f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	689a      	ldr	r2, [r3, #8]
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	699b      	ldr	r3, [r3, #24]
 800a602:	021b      	lsls	r3, r3, #8
 800a604:	4313      	orrs	r3, r2
 800a606:	693a      	ldr	r2, [r7, #16]
 800a608:	4313      	orrs	r3, r2
 800a60a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a612:	f023 030c 	bic.w	r3, r3, #12
 800a616:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a61e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	68da      	ldr	r2, [r3, #12]
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	69db      	ldr	r3, [r3, #28]
 800a62c:	021b      	lsls	r3, r3, #8
 800a62e:	4313      	orrs	r3, r2
 800a630:	693a      	ldr	r2, [r7, #16]
 800a632:	4313      	orrs	r3, r2
 800a634:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	011a      	lsls	r2, r3, #4
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	6a1b      	ldr	r3, [r3, #32]
 800a640:	031b      	lsls	r3, r3, #12
 800a642:	4313      	orrs	r3, r2
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	4313      	orrs	r3, r2
 800a648:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a650:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a658:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	685a      	ldr	r2, [r3, #4]
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	695b      	ldr	r3, [r3, #20]
 800a662:	011b      	lsls	r3, r3, #4
 800a664:	4313      	orrs	r3, r2
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	4313      	orrs	r3, r2
 800a66a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	697a      	ldr	r2, [r7, #20]
 800a672:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2201      	movs	r2, #1
 800a688:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2201      	movs	r2, #1
 800a690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a6b4:	2300      	movs	r3, #0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3718      	adds	r7, #24
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b084      	sub	sp, #16
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68db      	ldr	r3, [r3, #12]
 800a6cc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	691b      	ldr	r3, [r3, #16]
 800a6d4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	f003 0302 	and.w	r3, r3, #2
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d020      	beq.n	800a722 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f003 0302 	and.w	r3, r3, #2
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d01b      	beq.n	800a722 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f06f 0202 	mvn.w	r2, #2
 800a6f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	699b      	ldr	r3, [r3, #24]
 800a700:	f003 0303 	and.w	r3, r3, #3
 800a704:	2b00      	cmp	r3, #0
 800a706:	d003      	beq.n	800a710 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f7f7 fb7b 	bl	8001e04 <HAL_TIM_IC_CaptureCallback>
 800a70e:	e005      	b.n	800a71c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fa67 	bl	800abe4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 fa6e 	bl	800abf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	f003 0304 	and.w	r3, r3, #4
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d020      	beq.n	800a76e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f003 0304 	and.w	r3, r3, #4
 800a732:	2b00      	cmp	r3, #0
 800a734:	d01b      	beq.n	800a76e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f06f 0204 	mvn.w	r2, #4
 800a73e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2202      	movs	r2, #2
 800a744:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a750:	2b00      	cmp	r3, #0
 800a752:	d003      	beq.n	800a75c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f7f7 fb55 	bl	8001e04 <HAL_TIM_IC_CaptureCallback>
 800a75a:	e005      	b.n	800a768 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f000 fa41 	bl	800abe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fa48 	bl	800abf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	f003 0308 	and.w	r3, r3, #8
 800a774:	2b00      	cmp	r3, #0
 800a776:	d020      	beq.n	800a7ba <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f003 0308 	and.w	r3, r3, #8
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d01b      	beq.n	800a7ba <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f06f 0208 	mvn.w	r2, #8
 800a78a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2204      	movs	r2, #4
 800a790:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	69db      	ldr	r3, [r3, #28]
 800a798:	f003 0303 	and.w	r3, r3, #3
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d003      	beq.n	800a7a8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f7f7 fb2f 	bl	8001e04 <HAL_TIM_IC_CaptureCallback>
 800a7a6:	e005      	b.n	800a7b4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 fa1b 	bl	800abe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 fa22 	bl	800abf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	f003 0310 	and.w	r3, r3, #16
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d020      	beq.n	800a806 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f003 0310 	and.w	r3, r3, #16
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d01b      	beq.n	800a806 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f06f 0210 	mvn.w	r2, #16
 800a7d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2208      	movs	r2, #8
 800a7dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69db      	ldr	r3, [r3, #28]
 800a7e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d003      	beq.n	800a7f4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7f7 fb09 	bl	8001e04 <HAL_TIM_IC_CaptureCallback>
 800a7f2:	e005      	b.n	800a800 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f9f5 	bl	800abe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f9fc 	bl	800abf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	f003 0301 	and.w	r3, r3, #1
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00c      	beq.n	800a82a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f003 0301 	and.w	r3, r3, #1
 800a816:	2b00      	cmp	r3, #0
 800a818:	d007      	beq.n	800a82a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f06f 0201 	mvn.w	r2, #1
 800a822:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f7f6 fbf1 	bl	800100c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a830:	2b00      	cmp	r3, #0
 800a832:	d00c      	beq.n	800a84e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d007      	beq.n	800a84e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fdbd 	bl	800b3c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a854:	2b00      	cmp	r3, #0
 800a856:	d00c      	beq.n	800a872 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d007      	beq.n	800a872 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a86a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 f9cd 	bl	800ac0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	f003 0320 	and.w	r3, r3, #32
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00c      	beq.n	800a896 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f003 0320 	and.w	r3, r3, #32
 800a882:	2b00      	cmp	r3, #0
 800a884:	d007      	beq.n	800a896 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f06f 0220 	mvn.w	r2, #32
 800a88e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 fd8f 	bl	800b3b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a896:	bf00      	nop
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b086      	sub	sp, #24
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	60f8      	str	r0, [r7, #12]
 800a8a6:	60b9      	str	r1, [r7, #8]
 800a8a8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d101      	bne.n	800a8bc <HAL_TIM_IC_ConfigChannel+0x1e>
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	e088      	b.n	800a9ce <HAL_TIM_IC_ConfigChannel+0x130>
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d11b      	bne.n	800a902 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800a8da:	f000 fbb9 	bl	800b050 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	699a      	ldr	r2, [r3, #24]
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f022 020c 	bic.w	r2, r2, #12
 800a8ec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	6999      	ldr	r1, [r3, #24]
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	689a      	ldr	r2, [r3, #8]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	430a      	orrs	r2, r1
 800a8fe:	619a      	str	r2, [r3, #24]
 800a900:	e060      	b.n	800a9c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b04      	cmp	r3, #4
 800a906:	d11c      	bne.n	800a942 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800a918:	f000 fc02 	bl	800b120 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	699a      	ldr	r2, [r3, #24]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a92a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	6999      	ldr	r1, [r3, #24]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	021a      	lsls	r2, r3, #8
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	430a      	orrs	r2, r1
 800a93e:	619a      	str	r2, [r3, #24]
 800a940:	e040      	b.n	800a9c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2b08      	cmp	r3, #8
 800a946:	d11b      	bne.n	800a980 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800a958:	f000 fc1f 	bl	800b19a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	69da      	ldr	r2, [r3, #28]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f022 020c 	bic.w	r2, r2, #12
 800a96a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	69d9      	ldr	r1, [r3, #28]
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	689a      	ldr	r2, [r3, #8]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	430a      	orrs	r2, r1
 800a97c:	61da      	str	r2, [r3, #28]
 800a97e:	e021      	b.n	800a9c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2b0c      	cmp	r3, #12
 800a984:	d11c      	bne.n	800a9c0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800a996:	f000 fc3c 	bl	800b212 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	69da      	ldr	r2, [r3, #28]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a9a8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	69d9      	ldr	r1, [r3, #28]
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	021a      	lsls	r2, r3, #8
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	430a      	orrs	r2, r1
 800a9bc:	61da      	str	r2, [r3, #28]
 800a9be:	e001      	b.n	800a9c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a9cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3718      	adds	r7, #24
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
	...

0800a9d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d101      	bne.n	800a9f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a9f2:	2302      	movs	r3, #2
 800a9f4:	e0ae      	b.n	800ab54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2b0c      	cmp	r3, #12
 800aa02:	f200 809f 	bhi.w	800ab44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800aa06:	a201      	add	r2, pc, #4	@ (adr r2, 800aa0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aa08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa0c:	0800aa41 	.word	0x0800aa41
 800aa10:	0800ab45 	.word	0x0800ab45
 800aa14:	0800ab45 	.word	0x0800ab45
 800aa18:	0800ab45 	.word	0x0800ab45
 800aa1c:	0800aa81 	.word	0x0800aa81
 800aa20:	0800ab45 	.word	0x0800ab45
 800aa24:	0800ab45 	.word	0x0800ab45
 800aa28:	0800ab45 	.word	0x0800ab45
 800aa2c:	0800aac3 	.word	0x0800aac3
 800aa30:	0800ab45 	.word	0x0800ab45
 800aa34:	0800ab45 	.word	0x0800ab45
 800aa38:	0800ab45 	.word	0x0800ab45
 800aa3c:	0800ab03 	.word	0x0800ab03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	68b9      	ldr	r1, [r7, #8]
 800aa46:	4618      	mov	r0, r3
 800aa48:	f000 f976 	bl	800ad38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	699a      	ldr	r2, [r3, #24]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f042 0208 	orr.w	r2, r2, #8
 800aa5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	699a      	ldr	r2, [r3, #24]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f022 0204 	bic.w	r2, r2, #4
 800aa6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	6999      	ldr	r1, [r3, #24]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	691a      	ldr	r2, [r3, #16]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	430a      	orrs	r2, r1
 800aa7c:	619a      	str	r2, [r3, #24]
      break;
 800aa7e:	e064      	b.n	800ab4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68b9      	ldr	r1, [r7, #8]
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 f9bc 	bl	800ae04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	699a      	ldr	r2, [r3, #24]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	699a      	ldr	r2, [r3, #24]
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aaaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6999      	ldr	r1, [r3, #24]
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	691b      	ldr	r3, [r3, #16]
 800aab6:	021a      	lsls	r2, r3, #8
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	430a      	orrs	r2, r1
 800aabe:	619a      	str	r2, [r3, #24]
      break;
 800aac0:	e043      	b.n	800ab4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	68b9      	ldr	r1, [r7, #8]
 800aac8:	4618      	mov	r0, r3
 800aaca:	f000 fa07 	bl	800aedc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	69da      	ldr	r2, [r3, #28]
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f042 0208 	orr.w	r2, r2, #8
 800aadc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	69da      	ldr	r2, [r3, #28]
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f022 0204 	bic.w	r2, r2, #4
 800aaec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	69d9      	ldr	r1, [r3, #28]
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	691a      	ldr	r2, [r3, #16]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	430a      	orrs	r2, r1
 800aafe:	61da      	str	r2, [r3, #28]
      break;
 800ab00:	e023      	b.n	800ab4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68b9      	ldr	r1, [r7, #8]
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f000 fa51 	bl	800afb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	69da      	ldr	r2, [r3, #28]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	69da      	ldr	r2, [r3, #28]
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	69d9      	ldr	r1, [r3, #28]
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	691b      	ldr	r3, [r3, #16]
 800ab38:	021a      	lsls	r2, r3, #8
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	430a      	orrs	r2, r1
 800ab40:	61da      	str	r2, [r3, #28]
      break;
 800ab42:	e002      	b.n	800ab4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ab44:	2301      	movs	r3, #1
 800ab46:	75fb      	strb	r3, [r7, #23]
      break;
 800ab48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ab52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3718      	adds	r7, #24
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800ab66:	2300      	movs	r3, #0
 800ab68:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	2b0c      	cmp	r3, #12
 800ab6e:	d831      	bhi.n	800abd4 <HAL_TIM_ReadCapturedValue+0x78>
 800ab70:	a201      	add	r2, pc, #4	@ (adr r2, 800ab78 <HAL_TIM_ReadCapturedValue+0x1c>)
 800ab72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab76:	bf00      	nop
 800ab78:	0800abad 	.word	0x0800abad
 800ab7c:	0800abd5 	.word	0x0800abd5
 800ab80:	0800abd5 	.word	0x0800abd5
 800ab84:	0800abd5 	.word	0x0800abd5
 800ab88:	0800abb7 	.word	0x0800abb7
 800ab8c:	0800abd5 	.word	0x0800abd5
 800ab90:	0800abd5 	.word	0x0800abd5
 800ab94:	0800abd5 	.word	0x0800abd5
 800ab98:	0800abc1 	.word	0x0800abc1
 800ab9c:	0800abd5 	.word	0x0800abd5
 800aba0:	0800abd5 	.word	0x0800abd5
 800aba4:	0800abd5 	.word	0x0800abd5
 800aba8:	0800abcb 	.word	0x0800abcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abb2:	60fb      	str	r3, [r7, #12]

      break;
 800abb4:	e00f      	b.n	800abd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abbc:	60fb      	str	r3, [r7, #12]

      break;
 800abbe:	e00a      	b.n	800abd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abc6:	60fb      	str	r3, [r7, #12]

      break;
 800abc8:	e005      	b.n	800abd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abd0:	60fb      	str	r3, [r7, #12]

      break;
 800abd2:	e000      	b.n	800abd6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800abd4:	bf00      	nop
  }

  return tmpreg;
 800abd6:	68fb      	ldr	r3, [r7, #12]
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800abec:	bf00      	nop
 800abee:	370c      	adds	r7, #12
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac00:	bf00      	nop
 800ac02:	370c      	adds	r7, #12
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac14:	bf00      	nop
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr

0800ac20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a3a      	ldr	r2, [pc, #232]	@ (800ad1c <TIM_Base_SetConfig+0xfc>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d00f      	beq.n	800ac58 <TIM_Base_SetConfig+0x38>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac3e:	d00b      	beq.n	800ac58 <TIM_Base_SetConfig+0x38>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	4a37      	ldr	r2, [pc, #220]	@ (800ad20 <TIM_Base_SetConfig+0x100>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d007      	beq.n	800ac58 <TIM_Base_SetConfig+0x38>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	4a36      	ldr	r2, [pc, #216]	@ (800ad24 <TIM_Base_SetConfig+0x104>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d003      	beq.n	800ac58 <TIM_Base_SetConfig+0x38>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a35      	ldr	r2, [pc, #212]	@ (800ad28 <TIM_Base_SetConfig+0x108>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d108      	bne.n	800ac6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	68fa      	ldr	r2, [r7, #12]
 800ac66:	4313      	orrs	r3, r2
 800ac68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	4a2b      	ldr	r2, [pc, #172]	@ (800ad1c <TIM_Base_SetConfig+0xfc>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d01b      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac78:	d017      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	4a28      	ldr	r2, [pc, #160]	@ (800ad20 <TIM_Base_SetConfig+0x100>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d013      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	4a27      	ldr	r2, [pc, #156]	@ (800ad24 <TIM_Base_SetConfig+0x104>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d00f      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	4a26      	ldr	r2, [pc, #152]	@ (800ad28 <TIM_Base_SetConfig+0x108>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d00b      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	4a25      	ldr	r2, [pc, #148]	@ (800ad2c <TIM_Base_SetConfig+0x10c>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d007      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	4a24      	ldr	r2, [pc, #144]	@ (800ad30 <TIM_Base_SetConfig+0x110>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d003      	beq.n	800acaa <TIM_Base_SetConfig+0x8a>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	4a23      	ldr	r2, [pc, #140]	@ (800ad34 <TIM_Base_SetConfig+0x114>)
 800aca6:	4293      	cmp	r3, r2
 800aca8:	d108      	bne.n	800acbc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800acb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	68fa      	ldr	r2, [r7, #12]
 800acb8:	4313      	orrs	r3, r2
 800acba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	695b      	ldr	r3, [r3, #20]
 800acc6:	4313      	orrs	r3, r2
 800acc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	689a      	ldr	r2, [r3, #8]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	4a0e      	ldr	r2, [pc, #56]	@ (800ad1c <TIM_Base_SetConfig+0xfc>)
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d103      	bne.n	800acf0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	691a      	ldr	r2, [r3, #16]
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	f003 0301 	and.w	r3, r3, #1
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d105      	bne.n	800ad0e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	f023 0201 	bic.w	r2, r3, #1
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	611a      	str	r2, [r3, #16]
  }
}
 800ad0e:	bf00      	nop
 800ad10:	3714      	adds	r7, #20
 800ad12:	46bd      	mov	sp, r7
 800ad14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad18:	4770      	bx	lr
 800ad1a:	bf00      	nop
 800ad1c:	40010000 	.word	0x40010000
 800ad20:	40000400 	.word	0x40000400
 800ad24:	40000800 	.word	0x40000800
 800ad28:	40000c00 	.word	0x40000c00
 800ad2c:	40014000 	.word	0x40014000
 800ad30:	40014400 	.word	0x40014400
 800ad34:	40014800 	.word	0x40014800

0800ad38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b087      	sub	sp, #28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6a1b      	ldr	r3, [r3, #32]
 800ad46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6a1b      	ldr	r3, [r3, #32]
 800ad4c:	f023 0201 	bic.w	r2, r3, #1
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	685b      	ldr	r3, [r3, #4]
 800ad58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	699b      	ldr	r3, [r3, #24]
 800ad5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f023 0303 	bic.w	r3, r3, #3
 800ad6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	68fa      	ldr	r2, [r7, #12]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f023 0302 	bic.w	r3, r3, #2
 800ad80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	697a      	ldr	r2, [r7, #20]
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a1c      	ldr	r2, [pc, #112]	@ (800ae00 <TIM_OC1_SetConfig+0xc8>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d10c      	bne.n	800adae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	f023 0308 	bic.w	r3, r3, #8
 800ad9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	697a      	ldr	r2, [r7, #20]
 800ada2:	4313      	orrs	r3, r2
 800ada4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	f023 0304 	bic.w	r3, r3, #4
 800adac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a13      	ldr	r2, [pc, #76]	@ (800ae00 <TIM_OC1_SetConfig+0xc8>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d111      	bne.n	800adda <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800adbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800adc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	695b      	ldr	r3, [r3, #20]
 800adca:	693a      	ldr	r2, [r7, #16]
 800adcc:	4313      	orrs	r3, r2
 800adce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	699b      	ldr	r3, [r3, #24]
 800add4:	693a      	ldr	r2, [r7, #16]
 800add6:	4313      	orrs	r3, r2
 800add8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	685a      	ldr	r2, [r3, #4]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	697a      	ldr	r2, [r7, #20]
 800adf2:	621a      	str	r2, [r3, #32]
}
 800adf4:	bf00      	nop
 800adf6:	371c      	adds	r7, #28
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr
 800ae00:	40010000 	.word	0x40010000

0800ae04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b087      	sub	sp, #28
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6a1b      	ldr	r3, [r3, #32]
 800ae12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6a1b      	ldr	r3, [r3, #32]
 800ae18:	f023 0210 	bic.w	r2, r3, #16
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	699b      	ldr	r3, [r3, #24]
 800ae2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	021b      	lsls	r3, r3, #8
 800ae42:	68fa      	ldr	r2, [r7, #12]
 800ae44:	4313      	orrs	r3, r2
 800ae46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	f023 0320 	bic.w	r3, r3, #32
 800ae4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	011b      	lsls	r3, r3, #4
 800ae56:	697a      	ldr	r2, [r7, #20]
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4a1e      	ldr	r2, [pc, #120]	@ (800aed8 <TIM_OC2_SetConfig+0xd4>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d10d      	bne.n	800ae80 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	68db      	ldr	r3, [r3, #12]
 800ae70:	011b      	lsls	r3, r3, #4
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	4313      	orrs	r3, r2
 800ae76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	4a15      	ldr	r2, [pc, #84]	@ (800aed8 <TIM_OC2_SetConfig+0xd4>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d113      	bne.n	800aeb0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	695b      	ldr	r3, [r3, #20]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	693a      	ldr	r2, [r7, #16]
 800aea0:	4313      	orrs	r3, r2
 800aea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	699b      	ldr	r3, [r3, #24]
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	693a      	ldr	r2, [r7, #16]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68fa      	ldr	r2, [r7, #12]
 800aeba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	685a      	ldr	r2, [r3, #4]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	697a      	ldr	r2, [r7, #20]
 800aec8:	621a      	str	r2, [r3, #32]
}
 800aeca:	bf00      	nop
 800aecc:	371c      	adds	r7, #28
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop
 800aed8:	40010000 	.word	0x40010000

0800aedc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aedc:	b480      	push	{r7}
 800aede:	b087      	sub	sp, #28
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6a1b      	ldr	r3, [r3, #32]
 800aef0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	69db      	ldr	r3, [r3, #28]
 800af02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f023 0303 	bic.w	r3, r3, #3
 800af12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	68fa      	ldr	r2, [r7, #12]
 800af1a:	4313      	orrs	r3, r2
 800af1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	689b      	ldr	r3, [r3, #8]
 800af2a:	021b      	lsls	r3, r3, #8
 800af2c:	697a      	ldr	r2, [r7, #20]
 800af2e:	4313      	orrs	r3, r2
 800af30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4a1d      	ldr	r2, [pc, #116]	@ (800afac <TIM_OC3_SetConfig+0xd0>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d10d      	bne.n	800af56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	021b      	lsls	r3, r3, #8
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	4313      	orrs	r3, r2
 800af4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4a14      	ldr	r2, [pc, #80]	@ (800afac <TIM_OC3_SetConfig+0xd0>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d113      	bne.n	800af86 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	695b      	ldr	r3, [r3, #20]
 800af72:	011b      	lsls	r3, r3, #4
 800af74:	693a      	ldr	r2, [r7, #16]
 800af76:	4313      	orrs	r3, r2
 800af78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	699b      	ldr	r3, [r3, #24]
 800af7e:	011b      	lsls	r3, r3, #4
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	4313      	orrs	r3, r2
 800af84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	693a      	ldr	r2, [r7, #16]
 800af8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	685a      	ldr	r2, [r3, #4]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	697a      	ldr	r2, [r7, #20]
 800af9e:	621a      	str	r2, [r3, #32]
}
 800afa0:	bf00      	nop
 800afa2:	371c      	adds	r7, #28
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	40010000 	.word	0x40010000

0800afb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b087      	sub	sp, #28
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6a1b      	ldr	r3, [r3, #32]
 800afbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6a1b      	ldr	r3, [r3, #32]
 800afc4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	69db      	ldr	r3, [r3, #28]
 800afd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800affa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	031b      	lsls	r3, r3, #12
 800b002:	693a      	ldr	r2, [r7, #16]
 800b004:	4313      	orrs	r3, r2
 800b006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a10      	ldr	r2, [pc, #64]	@ (800b04c <TIM_OC4_SetConfig+0x9c>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d109      	bne.n	800b024 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b016:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	695b      	ldr	r3, [r3, #20]
 800b01c:	019b      	lsls	r3, r3, #6
 800b01e:	697a      	ldr	r2, [r7, #20]
 800b020:	4313      	orrs	r3, r2
 800b022:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	697a      	ldr	r2, [r7, #20]
 800b028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	68fa      	ldr	r2, [r7, #12]
 800b02e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	685a      	ldr	r2, [r3, #4]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	693a      	ldr	r2, [r7, #16]
 800b03c:	621a      	str	r2, [r3, #32]
}
 800b03e:	bf00      	nop
 800b040:	371c      	adds	r7, #28
 800b042:	46bd      	mov	sp, r7
 800b044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop
 800b04c:	40010000 	.word	0x40010000

0800b050 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b050:	b480      	push	{r7}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
 800b05c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	6a1b      	ldr	r3, [r3, #32]
 800b062:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	6a1b      	ldr	r3, [r3, #32]
 800b068:	f023 0201 	bic.w	r2, r3, #1
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	699b      	ldr	r3, [r3, #24]
 800b074:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	4a24      	ldr	r2, [pc, #144]	@ (800b10c <TIM_TI1_SetConfig+0xbc>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d013      	beq.n	800b0a6 <TIM_TI1_SetConfig+0x56>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b084:	d00f      	beq.n	800b0a6 <TIM_TI1_SetConfig+0x56>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	4a21      	ldr	r2, [pc, #132]	@ (800b110 <TIM_TI1_SetConfig+0xc0>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d00b      	beq.n	800b0a6 <TIM_TI1_SetConfig+0x56>
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	4a20      	ldr	r2, [pc, #128]	@ (800b114 <TIM_TI1_SetConfig+0xc4>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d007      	beq.n	800b0a6 <TIM_TI1_SetConfig+0x56>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	4a1f      	ldr	r2, [pc, #124]	@ (800b118 <TIM_TI1_SetConfig+0xc8>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d003      	beq.n	800b0a6 <TIM_TI1_SetConfig+0x56>
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	4a1e      	ldr	r2, [pc, #120]	@ (800b11c <TIM_TI1_SetConfig+0xcc>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d101      	bne.n	800b0aa <TIM_TI1_SetConfig+0x5a>
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	e000      	b.n	800b0ac <TIM_TI1_SetConfig+0x5c>
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d008      	beq.n	800b0c2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f023 0303 	bic.w	r3, r3, #3
 800b0b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b0b8:	697a      	ldr	r2, [r7, #20]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	617b      	str	r3, [r7, #20]
 800b0c0:	e003      	b.n	800b0ca <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	f043 0301 	orr.w	r3, r3, #1
 800b0c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b0d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	011b      	lsls	r3, r3, #4
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	697a      	ldr	r2, [r7, #20]
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	f023 030a 	bic.w	r3, r3, #10
 800b0e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	f003 030a 	and.w	r3, r3, #10
 800b0ec:	693a      	ldr	r2, [r7, #16]
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	697a      	ldr	r2, [r7, #20]
 800b0f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	693a      	ldr	r2, [r7, #16]
 800b0fc:	621a      	str	r2, [r3, #32]
}
 800b0fe:	bf00      	nop
 800b100:	371c      	adds	r7, #28
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	40010000 	.word	0x40010000
 800b110:	40000400 	.word	0x40000400
 800b114:	40000800 	.word	0x40000800
 800b118:	40000c00 	.word	0x40000c00
 800b11c:	40014000 	.word	0x40014000

0800b120 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b120:	b480      	push	{r7}
 800b122:	b087      	sub	sp, #28
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	607a      	str	r2, [r7, #4]
 800b12c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	6a1b      	ldr	r3, [r3, #32]
 800b132:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	f023 0210 	bic.w	r2, r3, #16
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b14c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	021b      	lsls	r3, r3, #8
 800b152:	693a      	ldr	r2, [r7, #16]
 800b154:	4313      	orrs	r3, r2
 800b156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b15e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	031b      	lsls	r3, r3, #12
 800b164:	b29b      	uxth	r3, r3
 800b166:	693a      	ldr	r2, [r7, #16]
 800b168:	4313      	orrs	r3, r2
 800b16a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b172:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	011b      	lsls	r3, r3, #4
 800b178:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b17c:	697a      	ldr	r2, [r7, #20]
 800b17e:	4313      	orrs	r3, r2
 800b180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	697a      	ldr	r2, [r7, #20]
 800b18c:	621a      	str	r2, [r3, #32]
}
 800b18e:	bf00      	nop
 800b190:	371c      	adds	r7, #28
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr

0800b19a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b19a:	b480      	push	{r7}
 800b19c:	b087      	sub	sp, #28
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	60f8      	str	r0, [r7, #12]
 800b1a2:	60b9      	str	r1, [r7, #8]
 800b1a4:	607a      	str	r2, [r7, #4]
 800b1a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	6a1b      	ldr	r3, [r3, #32]
 800b1ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6a1b      	ldr	r3, [r3, #32]
 800b1b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	69db      	ldr	r3, [r3, #28]
 800b1be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	f023 0303 	bic.w	r3, r3, #3
 800b1c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800b1c8:	693a      	ldr	r2, [r7, #16]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b1d6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	011b      	lsls	r3, r3, #4
 800b1dc:	b2db      	uxtb	r3, r3
 800b1de:	693a      	ldr	r2, [r7, #16]
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800b1ea:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	021b      	lsls	r3, r3, #8
 800b1f0:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800b1f4:	697a      	ldr	r2, [r7, #20]
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	693a      	ldr	r2, [r7, #16]
 800b1fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	697a      	ldr	r2, [r7, #20]
 800b204:	621a      	str	r2, [r3, #32]
}
 800b206:	bf00      	nop
 800b208:	371c      	adds	r7, #28
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b212:	b480      	push	{r7}
 800b214:	b087      	sub	sp, #28
 800b216:	af00      	add	r7, sp, #0
 800b218:	60f8      	str	r0, [r7, #12]
 800b21a:	60b9      	str	r1, [r7, #8]
 800b21c:	607a      	str	r2, [r7, #4]
 800b21e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6a1b      	ldr	r3, [r3, #32]
 800b224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6a1b      	ldr	r3, [r3, #32]
 800b22a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	69db      	ldr	r3, [r3, #28]
 800b236:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b23e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	021b      	lsls	r3, r3, #8
 800b244:	693a      	ldr	r2, [r7, #16]
 800b246:	4313      	orrs	r3, r2
 800b248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b250:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	031b      	lsls	r3, r3, #12
 800b256:	b29b      	uxth	r3, r3
 800b258:	693a      	ldr	r2, [r7, #16]
 800b25a:	4313      	orrs	r3, r2
 800b25c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800b264:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	031b      	lsls	r3, r3, #12
 800b26a:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800b26e:	697a      	ldr	r2, [r7, #20]
 800b270:	4313      	orrs	r3, r2
 800b272:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	697a      	ldr	r2, [r7, #20]
 800b27e:	621a      	str	r2, [r3, #32]
}
 800b280:	bf00      	nop
 800b282:	371c      	adds	r7, #28
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b087      	sub	sp, #28
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	60b9      	str	r1, [r7, #8]
 800b296:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	f003 031f 	and.w	r3, r3, #31
 800b29e:	2201      	movs	r2, #1
 800b2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6a1a      	ldr	r2, [r3, #32]
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	43db      	mvns	r3, r3
 800b2ae:	401a      	ands	r2, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6a1a      	ldr	r2, [r3, #32]
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	f003 031f 	and.w	r3, r3, #31
 800b2be:	6879      	ldr	r1, [r7, #4]
 800b2c0:	fa01 f303 	lsl.w	r3, r1, r3
 800b2c4:	431a      	orrs	r2, r3
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	621a      	str	r2, [r3, #32]
}
 800b2ca:	bf00      	nop
 800b2cc:	371c      	adds	r7, #28
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
	...

0800b2d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b2e8:	2b01      	cmp	r3, #1
 800b2ea:	d101      	bne.n	800b2f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b2ec:	2302      	movs	r3, #2
 800b2ee:	e050      	b.n	800b392 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2202      	movs	r2, #2
 800b2fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	689b      	ldr	r3, [r3, #8]
 800b30e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b316:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	68fa      	ldr	r2, [r7, #12]
 800b31e:	4313      	orrs	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a1c      	ldr	r2, [pc, #112]	@ (800b3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d018      	beq.n	800b366 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b33c:	d013      	beq.n	800b366 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	4a18      	ldr	r2, [pc, #96]	@ (800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d00e      	beq.n	800b366 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4a16      	ldr	r2, [pc, #88]	@ (800b3a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d009      	beq.n	800b366 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a15      	ldr	r2, [pc, #84]	@ (800b3ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d004      	beq.n	800b366 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a13      	ldr	r2, [pc, #76]	@ (800b3b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d10c      	bne.n	800b380 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b36c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	68ba      	ldr	r2, [r7, #8]
 800b374:	4313      	orrs	r3, r2
 800b376:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b390:	2300      	movs	r3, #0
}
 800b392:	4618      	mov	r0, r3
 800b394:	3714      	adds	r7, #20
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop
 800b3a0:	40010000 	.word	0x40010000
 800b3a4:	40000400 	.word	0x40000400
 800b3a8:	40000800 	.word	0x40000800
 800b3ac:	40000c00 	.word	0x40000c00
 800b3b0:	40014000 	.word	0x40014000

0800b3b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b083      	sub	sp, #12
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b3bc:	bf00      	nop
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b3d0:	bf00      	nop
 800b3d2:	370c      	adds	r7, #12
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e042      	b.n	800b474 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d106      	bne.n	800b408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f7f7 f94a 	bl	800269c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2224      	movs	r2, #36	@ 0x24
 800b40c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	68da      	ldr	r2, [r3, #12]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b41e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 f82b 	bl	800b47c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	691a      	ldr	r2, [r3, #16]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	695a      	ldr	r2, [r3, #20]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68da      	ldr	r2, [r3, #12]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2220      	movs	r2, #32
 800b460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2220      	movs	r2, #32
 800b468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b472:	2300      	movs	r3, #0
}
 800b474:	4618      	mov	r0, r3
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b47c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b480:	b0c0      	sub	sp, #256	@ 0x100
 800b482:	af00      	add	r7, sp, #0
 800b484:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	691b      	ldr	r3, [r3, #16]
 800b490:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b498:	68d9      	ldr	r1, [r3, #12]
 800b49a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	ea40 0301 	orr.w	r3, r0, r1
 800b4a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b4a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4aa:	689a      	ldr	r2, [r3, #8]
 800b4ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4b8:	695b      	ldr	r3, [r3, #20]
 800b4ba:	431a      	orrs	r2, r3
 800b4bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4c0:	69db      	ldr	r3, [r3, #28]
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b4c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b4d4:	f021 010c 	bic.w	r1, r1, #12
 800b4d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b4e2:	430b      	orrs	r3, r1
 800b4e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b4e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	695b      	ldr	r3, [r3, #20]
 800b4ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b4f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4f6:	6999      	ldr	r1, [r3, #24]
 800b4f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4fc:	681a      	ldr	r2, [r3, #0]
 800b4fe:	ea40 0301 	orr.w	r3, r0, r1
 800b502:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	4b8f      	ldr	r3, [pc, #572]	@ (800b748 <UART_SetConfig+0x2cc>)
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d005      	beq.n	800b51c <UART_SetConfig+0xa0>
 800b510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	4b8d      	ldr	r3, [pc, #564]	@ (800b74c <UART_SetConfig+0x2d0>)
 800b518:	429a      	cmp	r2, r3
 800b51a:	d104      	bne.n	800b526 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b51c:	f7fe fe14 	bl	800a148 <HAL_RCC_GetPCLK2Freq>
 800b520:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b524:	e003      	b.n	800b52e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b526:	f7fe fdfb 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 800b52a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b52e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b532:	69db      	ldr	r3, [r3, #28]
 800b534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b538:	f040 810c 	bne.w	800b754 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b53c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b540:	2200      	movs	r2, #0
 800b542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b546:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b54a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b54e:	4622      	mov	r2, r4
 800b550:	462b      	mov	r3, r5
 800b552:	1891      	adds	r1, r2, r2
 800b554:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b556:	415b      	adcs	r3, r3
 800b558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b55a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b55e:	4621      	mov	r1, r4
 800b560:	eb12 0801 	adds.w	r8, r2, r1
 800b564:	4629      	mov	r1, r5
 800b566:	eb43 0901 	adc.w	r9, r3, r1
 800b56a:	f04f 0200 	mov.w	r2, #0
 800b56e:	f04f 0300 	mov.w	r3, #0
 800b572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b57a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b57e:	4690      	mov	r8, r2
 800b580:	4699      	mov	r9, r3
 800b582:	4623      	mov	r3, r4
 800b584:	eb18 0303 	adds.w	r3, r8, r3
 800b588:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b58c:	462b      	mov	r3, r5
 800b58e:	eb49 0303 	adc.w	r3, r9, r3
 800b592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	2200      	movs	r2, #0
 800b59e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b5a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b5a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b5aa:	460b      	mov	r3, r1
 800b5ac:	18db      	adds	r3, r3, r3
 800b5ae:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	eb42 0303 	adc.w	r3, r2, r3
 800b5b6:	657b      	str	r3, [r7, #84]	@ 0x54
 800b5b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b5bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b5c0:	f7f5 fb6a 	bl	8000c98 <__aeabi_uldivmod>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	4b61      	ldr	r3, [pc, #388]	@ (800b750 <UART_SetConfig+0x2d4>)
 800b5ca:	fba3 2302 	umull	r2, r3, r3, r2
 800b5ce:	095b      	lsrs	r3, r3, #5
 800b5d0:	011c      	lsls	r4, r3, #4
 800b5d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b5dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b5e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b5e4:	4642      	mov	r2, r8
 800b5e6:	464b      	mov	r3, r9
 800b5e8:	1891      	adds	r1, r2, r2
 800b5ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b5ec:	415b      	adcs	r3, r3
 800b5ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b5f4:	4641      	mov	r1, r8
 800b5f6:	eb12 0a01 	adds.w	sl, r2, r1
 800b5fa:	4649      	mov	r1, r9
 800b5fc:	eb43 0b01 	adc.w	fp, r3, r1
 800b600:	f04f 0200 	mov.w	r2, #0
 800b604:	f04f 0300 	mov.w	r3, #0
 800b608:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b60c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b610:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b614:	4692      	mov	sl, r2
 800b616:	469b      	mov	fp, r3
 800b618:	4643      	mov	r3, r8
 800b61a:	eb1a 0303 	adds.w	r3, sl, r3
 800b61e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b622:	464b      	mov	r3, r9
 800b624:	eb4b 0303 	adc.w	r3, fp, r3
 800b628:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b630:	685b      	ldr	r3, [r3, #4]
 800b632:	2200      	movs	r2, #0
 800b634:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b638:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b63c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b640:	460b      	mov	r3, r1
 800b642:	18db      	adds	r3, r3, r3
 800b644:	643b      	str	r3, [r7, #64]	@ 0x40
 800b646:	4613      	mov	r3, r2
 800b648:	eb42 0303 	adc.w	r3, r2, r3
 800b64c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b64e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b652:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b656:	f7f5 fb1f 	bl	8000c98 <__aeabi_uldivmod>
 800b65a:	4602      	mov	r2, r0
 800b65c:	460b      	mov	r3, r1
 800b65e:	4611      	mov	r1, r2
 800b660:	4b3b      	ldr	r3, [pc, #236]	@ (800b750 <UART_SetConfig+0x2d4>)
 800b662:	fba3 2301 	umull	r2, r3, r3, r1
 800b666:	095b      	lsrs	r3, r3, #5
 800b668:	2264      	movs	r2, #100	@ 0x64
 800b66a:	fb02 f303 	mul.w	r3, r2, r3
 800b66e:	1acb      	subs	r3, r1, r3
 800b670:	00db      	lsls	r3, r3, #3
 800b672:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b676:	4b36      	ldr	r3, [pc, #216]	@ (800b750 <UART_SetConfig+0x2d4>)
 800b678:	fba3 2302 	umull	r2, r3, r3, r2
 800b67c:	095b      	lsrs	r3, r3, #5
 800b67e:	005b      	lsls	r3, r3, #1
 800b680:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b684:	441c      	add	r4, r3
 800b686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b68a:	2200      	movs	r2, #0
 800b68c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b690:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b694:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b698:	4642      	mov	r2, r8
 800b69a:	464b      	mov	r3, r9
 800b69c:	1891      	adds	r1, r2, r2
 800b69e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b6a0:	415b      	adcs	r3, r3
 800b6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b6a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b6a8:	4641      	mov	r1, r8
 800b6aa:	1851      	adds	r1, r2, r1
 800b6ac:	6339      	str	r1, [r7, #48]	@ 0x30
 800b6ae:	4649      	mov	r1, r9
 800b6b0:	414b      	adcs	r3, r1
 800b6b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6b4:	f04f 0200 	mov.w	r2, #0
 800b6b8:	f04f 0300 	mov.w	r3, #0
 800b6bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b6c0:	4659      	mov	r1, fp
 800b6c2:	00cb      	lsls	r3, r1, #3
 800b6c4:	4651      	mov	r1, sl
 800b6c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b6ca:	4651      	mov	r1, sl
 800b6cc:	00ca      	lsls	r2, r1, #3
 800b6ce:	4610      	mov	r0, r2
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	4642      	mov	r2, r8
 800b6d6:	189b      	adds	r3, r3, r2
 800b6d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b6dc:	464b      	mov	r3, r9
 800b6de:	460a      	mov	r2, r1
 800b6e0:	eb42 0303 	adc.w	r3, r2, r3
 800b6e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b6f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b6f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	18db      	adds	r3, r3, r3
 800b700:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b702:	4613      	mov	r3, r2
 800b704:	eb42 0303 	adc.w	r3, r2, r3
 800b708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b70a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b70e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b712:	f7f5 fac1 	bl	8000c98 <__aeabi_uldivmod>
 800b716:	4602      	mov	r2, r0
 800b718:	460b      	mov	r3, r1
 800b71a:	4b0d      	ldr	r3, [pc, #52]	@ (800b750 <UART_SetConfig+0x2d4>)
 800b71c:	fba3 1302 	umull	r1, r3, r3, r2
 800b720:	095b      	lsrs	r3, r3, #5
 800b722:	2164      	movs	r1, #100	@ 0x64
 800b724:	fb01 f303 	mul.w	r3, r1, r3
 800b728:	1ad3      	subs	r3, r2, r3
 800b72a:	00db      	lsls	r3, r3, #3
 800b72c:	3332      	adds	r3, #50	@ 0x32
 800b72e:	4a08      	ldr	r2, [pc, #32]	@ (800b750 <UART_SetConfig+0x2d4>)
 800b730:	fba2 2303 	umull	r2, r3, r2, r3
 800b734:	095b      	lsrs	r3, r3, #5
 800b736:	f003 0207 	and.w	r2, r3, #7
 800b73a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4422      	add	r2, r4
 800b742:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b744:	e106      	b.n	800b954 <UART_SetConfig+0x4d8>
 800b746:	bf00      	nop
 800b748:	40011000 	.word	0x40011000
 800b74c:	40011400 	.word	0x40011400
 800b750:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b758:	2200      	movs	r2, #0
 800b75a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b75e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b762:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b766:	4642      	mov	r2, r8
 800b768:	464b      	mov	r3, r9
 800b76a:	1891      	adds	r1, r2, r2
 800b76c:	6239      	str	r1, [r7, #32]
 800b76e:	415b      	adcs	r3, r3
 800b770:	627b      	str	r3, [r7, #36]	@ 0x24
 800b772:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b776:	4641      	mov	r1, r8
 800b778:	1854      	adds	r4, r2, r1
 800b77a:	4649      	mov	r1, r9
 800b77c:	eb43 0501 	adc.w	r5, r3, r1
 800b780:	f04f 0200 	mov.w	r2, #0
 800b784:	f04f 0300 	mov.w	r3, #0
 800b788:	00eb      	lsls	r3, r5, #3
 800b78a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b78e:	00e2      	lsls	r2, r4, #3
 800b790:	4614      	mov	r4, r2
 800b792:	461d      	mov	r5, r3
 800b794:	4643      	mov	r3, r8
 800b796:	18e3      	adds	r3, r4, r3
 800b798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b79c:	464b      	mov	r3, r9
 800b79e:	eb45 0303 	adc.w	r3, r5, r3
 800b7a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b7a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b7b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b7b6:	f04f 0200 	mov.w	r2, #0
 800b7ba:	f04f 0300 	mov.w	r3, #0
 800b7be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b7c2:	4629      	mov	r1, r5
 800b7c4:	008b      	lsls	r3, r1, #2
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	008a      	lsls	r2, r1, #2
 800b7d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b7d4:	f7f5 fa60 	bl	8000c98 <__aeabi_uldivmod>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	4b60      	ldr	r3, [pc, #384]	@ (800b960 <UART_SetConfig+0x4e4>)
 800b7de:	fba3 2302 	umull	r2, r3, r3, r2
 800b7e2:	095b      	lsrs	r3, r3, #5
 800b7e4:	011c      	lsls	r4, r3, #4
 800b7e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b7f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b7f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b7f8:	4642      	mov	r2, r8
 800b7fa:	464b      	mov	r3, r9
 800b7fc:	1891      	adds	r1, r2, r2
 800b7fe:	61b9      	str	r1, [r7, #24]
 800b800:	415b      	adcs	r3, r3
 800b802:	61fb      	str	r3, [r7, #28]
 800b804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b808:	4641      	mov	r1, r8
 800b80a:	1851      	adds	r1, r2, r1
 800b80c:	6139      	str	r1, [r7, #16]
 800b80e:	4649      	mov	r1, r9
 800b810:	414b      	adcs	r3, r1
 800b812:	617b      	str	r3, [r7, #20]
 800b814:	f04f 0200 	mov.w	r2, #0
 800b818:	f04f 0300 	mov.w	r3, #0
 800b81c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b820:	4659      	mov	r1, fp
 800b822:	00cb      	lsls	r3, r1, #3
 800b824:	4651      	mov	r1, sl
 800b826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b82a:	4651      	mov	r1, sl
 800b82c:	00ca      	lsls	r2, r1, #3
 800b82e:	4610      	mov	r0, r2
 800b830:	4619      	mov	r1, r3
 800b832:	4603      	mov	r3, r0
 800b834:	4642      	mov	r2, r8
 800b836:	189b      	adds	r3, r3, r2
 800b838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b83c:	464b      	mov	r3, r9
 800b83e:	460a      	mov	r2, r1
 800b840:	eb42 0303 	adc.w	r3, r2, r3
 800b844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b854:	f04f 0200 	mov.w	r2, #0
 800b858:	f04f 0300 	mov.w	r3, #0
 800b85c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b860:	4649      	mov	r1, r9
 800b862:	008b      	lsls	r3, r1, #2
 800b864:	4641      	mov	r1, r8
 800b866:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b86a:	4641      	mov	r1, r8
 800b86c:	008a      	lsls	r2, r1, #2
 800b86e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b872:	f7f5 fa11 	bl	8000c98 <__aeabi_uldivmod>
 800b876:	4602      	mov	r2, r0
 800b878:	460b      	mov	r3, r1
 800b87a:	4611      	mov	r1, r2
 800b87c:	4b38      	ldr	r3, [pc, #224]	@ (800b960 <UART_SetConfig+0x4e4>)
 800b87e:	fba3 2301 	umull	r2, r3, r3, r1
 800b882:	095b      	lsrs	r3, r3, #5
 800b884:	2264      	movs	r2, #100	@ 0x64
 800b886:	fb02 f303 	mul.w	r3, r2, r3
 800b88a:	1acb      	subs	r3, r1, r3
 800b88c:	011b      	lsls	r3, r3, #4
 800b88e:	3332      	adds	r3, #50	@ 0x32
 800b890:	4a33      	ldr	r2, [pc, #204]	@ (800b960 <UART_SetConfig+0x4e4>)
 800b892:	fba2 2303 	umull	r2, r3, r2, r3
 800b896:	095b      	lsrs	r3, r3, #5
 800b898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b89c:	441c      	add	r4, r3
 800b89e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b8a6:	677a      	str	r2, [r7, #116]	@ 0x74
 800b8a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b8ac:	4642      	mov	r2, r8
 800b8ae:	464b      	mov	r3, r9
 800b8b0:	1891      	adds	r1, r2, r2
 800b8b2:	60b9      	str	r1, [r7, #8]
 800b8b4:	415b      	adcs	r3, r3
 800b8b6:	60fb      	str	r3, [r7, #12]
 800b8b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8bc:	4641      	mov	r1, r8
 800b8be:	1851      	adds	r1, r2, r1
 800b8c0:	6039      	str	r1, [r7, #0]
 800b8c2:	4649      	mov	r1, r9
 800b8c4:	414b      	adcs	r3, r1
 800b8c6:	607b      	str	r3, [r7, #4]
 800b8c8:	f04f 0200 	mov.w	r2, #0
 800b8cc:	f04f 0300 	mov.w	r3, #0
 800b8d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b8d4:	4659      	mov	r1, fp
 800b8d6:	00cb      	lsls	r3, r1, #3
 800b8d8:	4651      	mov	r1, sl
 800b8da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b8de:	4651      	mov	r1, sl
 800b8e0:	00ca      	lsls	r2, r1, #3
 800b8e2:	4610      	mov	r0, r2
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	4642      	mov	r2, r8
 800b8ea:	189b      	adds	r3, r3, r2
 800b8ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b8ee:	464b      	mov	r3, r9
 800b8f0:	460a      	mov	r2, r1
 800b8f2:	eb42 0303 	adc.w	r3, r2, r3
 800b8f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b8f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	663b      	str	r3, [r7, #96]	@ 0x60
 800b902:	667a      	str	r2, [r7, #100]	@ 0x64
 800b904:	f04f 0200 	mov.w	r2, #0
 800b908:	f04f 0300 	mov.w	r3, #0
 800b90c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b910:	4649      	mov	r1, r9
 800b912:	008b      	lsls	r3, r1, #2
 800b914:	4641      	mov	r1, r8
 800b916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b91a:	4641      	mov	r1, r8
 800b91c:	008a      	lsls	r2, r1, #2
 800b91e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b922:	f7f5 f9b9 	bl	8000c98 <__aeabi_uldivmod>
 800b926:	4602      	mov	r2, r0
 800b928:	460b      	mov	r3, r1
 800b92a:	4b0d      	ldr	r3, [pc, #52]	@ (800b960 <UART_SetConfig+0x4e4>)
 800b92c:	fba3 1302 	umull	r1, r3, r3, r2
 800b930:	095b      	lsrs	r3, r3, #5
 800b932:	2164      	movs	r1, #100	@ 0x64
 800b934:	fb01 f303 	mul.w	r3, r1, r3
 800b938:	1ad3      	subs	r3, r2, r3
 800b93a:	011b      	lsls	r3, r3, #4
 800b93c:	3332      	adds	r3, #50	@ 0x32
 800b93e:	4a08      	ldr	r2, [pc, #32]	@ (800b960 <UART_SetConfig+0x4e4>)
 800b940:	fba2 2303 	umull	r2, r3, r2, r3
 800b944:	095b      	lsrs	r3, r3, #5
 800b946:	f003 020f 	and.w	r2, r3, #15
 800b94a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4422      	add	r2, r4
 800b952:	609a      	str	r2, [r3, #8]
}
 800b954:	bf00      	nop
 800b956:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b95a:	46bd      	mov	sp, r7
 800b95c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b960:	51eb851f 	.word	0x51eb851f

0800b964 <__cvt>:
 800b964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b968:	ec57 6b10 	vmov	r6, r7, d0
 800b96c:	2f00      	cmp	r7, #0
 800b96e:	460c      	mov	r4, r1
 800b970:	4619      	mov	r1, r3
 800b972:	463b      	mov	r3, r7
 800b974:	bfbb      	ittet	lt
 800b976:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b97a:	461f      	movlt	r7, r3
 800b97c:	2300      	movge	r3, #0
 800b97e:	232d      	movlt	r3, #45	@ 0x2d
 800b980:	700b      	strb	r3, [r1, #0]
 800b982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b984:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b988:	4691      	mov	r9, r2
 800b98a:	f023 0820 	bic.w	r8, r3, #32
 800b98e:	bfbc      	itt	lt
 800b990:	4632      	movlt	r2, r6
 800b992:	4616      	movlt	r6, r2
 800b994:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b998:	d005      	beq.n	800b9a6 <__cvt+0x42>
 800b99a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b99e:	d100      	bne.n	800b9a2 <__cvt+0x3e>
 800b9a0:	3401      	adds	r4, #1
 800b9a2:	2102      	movs	r1, #2
 800b9a4:	e000      	b.n	800b9a8 <__cvt+0x44>
 800b9a6:	2103      	movs	r1, #3
 800b9a8:	ab03      	add	r3, sp, #12
 800b9aa:	9301      	str	r3, [sp, #4]
 800b9ac:	ab02      	add	r3, sp, #8
 800b9ae:	9300      	str	r3, [sp, #0]
 800b9b0:	ec47 6b10 	vmov	d0, r6, r7
 800b9b4:	4653      	mov	r3, sl
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	f001 f95e 	bl	800cc78 <_dtoa_r>
 800b9bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b9c0:	4605      	mov	r5, r0
 800b9c2:	d119      	bne.n	800b9f8 <__cvt+0x94>
 800b9c4:	f019 0f01 	tst.w	r9, #1
 800b9c8:	d00e      	beq.n	800b9e8 <__cvt+0x84>
 800b9ca:	eb00 0904 	add.w	r9, r0, r4
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	4630      	mov	r0, r6
 800b9d4:	4639      	mov	r1, r7
 800b9d6:	f7f5 f87f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9da:	b108      	cbz	r0, 800b9e0 <__cvt+0x7c>
 800b9dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800b9e0:	2230      	movs	r2, #48	@ 0x30
 800b9e2:	9b03      	ldr	r3, [sp, #12]
 800b9e4:	454b      	cmp	r3, r9
 800b9e6:	d31e      	bcc.n	800ba26 <__cvt+0xc2>
 800b9e8:	9b03      	ldr	r3, [sp, #12]
 800b9ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9ec:	1b5b      	subs	r3, r3, r5
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	6013      	str	r3, [r2, #0]
 800b9f2:	b004      	add	sp, #16
 800b9f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9fc:	eb00 0904 	add.w	r9, r0, r4
 800ba00:	d1e5      	bne.n	800b9ce <__cvt+0x6a>
 800ba02:	7803      	ldrb	r3, [r0, #0]
 800ba04:	2b30      	cmp	r3, #48	@ 0x30
 800ba06:	d10a      	bne.n	800ba1e <__cvt+0xba>
 800ba08:	2200      	movs	r2, #0
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	4639      	mov	r1, r7
 800ba10:	f7f5 f862 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba14:	b918      	cbnz	r0, 800ba1e <__cvt+0xba>
 800ba16:	f1c4 0401 	rsb	r4, r4, #1
 800ba1a:	f8ca 4000 	str.w	r4, [sl]
 800ba1e:	f8da 3000 	ldr.w	r3, [sl]
 800ba22:	4499      	add	r9, r3
 800ba24:	e7d3      	b.n	800b9ce <__cvt+0x6a>
 800ba26:	1c59      	adds	r1, r3, #1
 800ba28:	9103      	str	r1, [sp, #12]
 800ba2a:	701a      	strb	r2, [r3, #0]
 800ba2c:	e7d9      	b.n	800b9e2 <__cvt+0x7e>

0800ba2e <__exponent>:
 800ba2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba30:	2900      	cmp	r1, #0
 800ba32:	bfba      	itte	lt
 800ba34:	4249      	neglt	r1, r1
 800ba36:	232d      	movlt	r3, #45	@ 0x2d
 800ba38:	232b      	movge	r3, #43	@ 0x2b
 800ba3a:	2909      	cmp	r1, #9
 800ba3c:	7002      	strb	r2, [r0, #0]
 800ba3e:	7043      	strb	r3, [r0, #1]
 800ba40:	dd29      	ble.n	800ba96 <__exponent+0x68>
 800ba42:	f10d 0307 	add.w	r3, sp, #7
 800ba46:	461d      	mov	r5, r3
 800ba48:	270a      	movs	r7, #10
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba50:	fb07 1416 	mls	r4, r7, r6, r1
 800ba54:	3430      	adds	r4, #48	@ 0x30
 800ba56:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ba5a:	460c      	mov	r4, r1
 800ba5c:	2c63      	cmp	r4, #99	@ 0x63
 800ba5e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba62:	4631      	mov	r1, r6
 800ba64:	dcf1      	bgt.n	800ba4a <__exponent+0x1c>
 800ba66:	3130      	adds	r1, #48	@ 0x30
 800ba68:	1e94      	subs	r4, r2, #2
 800ba6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ba6e:	1c41      	adds	r1, r0, #1
 800ba70:	4623      	mov	r3, r4
 800ba72:	42ab      	cmp	r3, r5
 800ba74:	d30a      	bcc.n	800ba8c <__exponent+0x5e>
 800ba76:	f10d 0309 	add.w	r3, sp, #9
 800ba7a:	1a9b      	subs	r3, r3, r2
 800ba7c:	42ac      	cmp	r4, r5
 800ba7e:	bf88      	it	hi
 800ba80:	2300      	movhi	r3, #0
 800ba82:	3302      	adds	r3, #2
 800ba84:	4403      	add	r3, r0
 800ba86:	1a18      	subs	r0, r3, r0
 800ba88:	b003      	add	sp, #12
 800ba8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba8c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba90:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ba94:	e7ed      	b.n	800ba72 <__exponent+0x44>
 800ba96:	2330      	movs	r3, #48	@ 0x30
 800ba98:	3130      	adds	r1, #48	@ 0x30
 800ba9a:	7083      	strb	r3, [r0, #2]
 800ba9c:	70c1      	strb	r1, [r0, #3]
 800ba9e:	1d03      	adds	r3, r0, #4
 800baa0:	e7f1      	b.n	800ba86 <__exponent+0x58>
	...

0800baa4 <_printf_float>:
 800baa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa8:	b08d      	sub	sp, #52	@ 0x34
 800baaa:	460c      	mov	r4, r1
 800baac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bab0:	4616      	mov	r6, r2
 800bab2:	461f      	mov	r7, r3
 800bab4:	4605      	mov	r5, r0
 800bab6:	f000 ffc1 	bl	800ca3c <_localeconv_r>
 800baba:	6803      	ldr	r3, [r0, #0]
 800babc:	9304      	str	r3, [sp, #16]
 800babe:	4618      	mov	r0, r3
 800bac0:	f7f4 fbde 	bl	8000280 <strlen>
 800bac4:	2300      	movs	r3, #0
 800bac6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bac8:	f8d8 3000 	ldr.w	r3, [r8]
 800bacc:	9005      	str	r0, [sp, #20]
 800bace:	3307      	adds	r3, #7
 800bad0:	f023 0307 	bic.w	r3, r3, #7
 800bad4:	f103 0208 	add.w	r2, r3, #8
 800bad8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800badc:	f8d4 b000 	ldr.w	fp, [r4]
 800bae0:	f8c8 2000 	str.w	r2, [r8]
 800bae4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bae8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800baec:	9307      	str	r3, [sp, #28]
 800baee:	f8cd 8018 	str.w	r8, [sp, #24]
 800baf2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800baf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bafa:	4b9c      	ldr	r3, [pc, #624]	@ (800bd6c <_printf_float+0x2c8>)
 800bafc:	f04f 32ff 	mov.w	r2, #4294967295
 800bb00:	f7f5 f81c 	bl	8000b3c <__aeabi_dcmpun>
 800bb04:	bb70      	cbnz	r0, 800bb64 <_printf_float+0xc0>
 800bb06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb0a:	4b98      	ldr	r3, [pc, #608]	@ (800bd6c <_printf_float+0x2c8>)
 800bb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb10:	f7f4 fff6 	bl	8000b00 <__aeabi_dcmple>
 800bb14:	bb30      	cbnz	r0, 800bb64 <_printf_float+0xc0>
 800bb16:	2200      	movs	r2, #0
 800bb18:	2300      	movs	r3, #0
 800bb1a:	4640      	mov	r0, r8
 800bb1c:	4649      	mov	r1, r9
 800bb1e:	f7f4 ffe5 	bl	8000aec <__aeabi_dcmplt>
 800bb22:	b110      	cbz	r0, 800bb2a <_printf_float+0x86>
 800bb24:	232d      	movs	r3, #45	@ 0x2d
 800bb26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb2a:	4a91      	ldr	r2, [pc, #580]	@ (800bd70 <_printf_float+0x2cc>)
 800bb2c:	4b91      	ldr	r3, [pc, #580]	@ (800bd74 <_printf_float+0x2d0>)
 800bb2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb32:	bf94      	ite	ls
 800bb34:	4690      	movls	r8, r2
 800bb36:	4698      	movhi	r8, r3
 800bb38:	2303      	movs	r3, #3
 800bb3a:	6123      	str	r3, [r4, #16]
 800bb3c:	f02b 0304 	bic.w	r3, fp, #4
 800bb40:	6023      	str	r3, [r4, #0]
 800bb42:	f04f 0900 	mov.w	r9, #0
 800bb46:	9700      	str	r7, [sp, #0]
 800bb48:	4633      	mov	r3, r6
 800bb4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	4628      	mov	r0, r5
 800bb50:	f000 f9d2 	bl	800bef8 <_printf_common>
 800bb54:	3001      	adds	r0, #1
 800bb56:	f040 808d 	bne.w	800bc74 <_printf_float+0x1d0>
 800bb5a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb5e:	b00d      	add	sp, #52	@ 0x34
 800bb60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb64:	4642      	mov	r2, r8
 800bb66:	464b      	mov	r3, r9
 800bb68:	4640      	mov	r0, r8
 800bb6a:	4649      	mov	r1, r9
 800bb6c:	f7f4 ffe6 	bl	8000b3c <__aeabi_dcmpun>
 800bb70:	b140      	cbz	r0, 800bb84 <_printf_float+0xe0>
 800bb72:	464b      	mov	r3, r9
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	bfbc      	itt	lt
 800bb78:	232d      	movlt	r3, #45	@ 0x2d
 800bb7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb7e:	4a7e      	ldr	r2, [pc, #504]	@ (800bd78 <_printf_float+0x2d4>)
 800bb80:	4b7e      	ldr	r3, [pc, #504]	@ (800bd7c <_printf_float+0x2d8>)
 800bb82:	e7d4      	b.n	800bb2e <_printf_float+0x8a>
 800bb84:	6863      	ldr	r3, [r4, #4]
 800bb86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb8a:	9206      	str	r2, [sp, #24]
 800bb8c:	1c5a      	adds	r2, r3, #1
 800bb8e:	d13b      	bne.n	800bc08 <_printf_float+0x164>
 800bb90:	2306      	movs	r3, #6
 800bb92:	6063      	str	r3, [r4, #4]
 800bb94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bb98:	2300      	movs	r3, #0
 800bb9a:	6022      	str	r2, [r4, #0]
 800bb9c:	9303      	str	r3, [sp, #12]
 800bb9e:	ab0a      	add	r3, sp, #40	@ 0x28
 800bba0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bba4:	ab09      	add	r3, sp, #36	@ 0x24
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	6861      	ldr	r1, [r4, #4]
 800bbaa:	ec49 8b10 	vmov	d0, r8, r9
 800bbae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f7ff fed6 	bl	800b964 <__cvt>
 800bbb8:	9b06      	ldr	r3, [sp, #24]
 800bbba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bbbc:	2b47      	cmp	r3, #71	@ 0x47
 800bbbe:	4680      	mov	r8, r0
 800bbc0:	d129      	bne.n	800bc16 <_printf_float+0x172>
 800bbc2:	1cc8      	adds	r0, r1, #3
 800bbc4:	db02      	blt.n	800bbcc <_printf_float+0x128>
 800bbc6:	6863      	ldr	r3, [r4, #4]
 800bbc8:	4299      	cmp	r1, r3
 800bbca:	dd41      	ble.n	800bc50 <_printf_float+0x1ac>
 800bbcc:	f1aa 0a02 	sub.w	sl, sl, #2
 800bbd0:	fa5f fa8a 	uxtb.w	sl, sl
 800bbd4:	3901      	subs	r1, #1
 800bbd6:	4652      	mov	r2, sl
 800bbd8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bbdc:	9109      	str	r1, [sp, #36]	@ 0x24
 800bbde:	f7ff ff26 	bl	800ba2e <__exponent>
 800bbe2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbe4:	1813      	adds	r3, r2, r0
 800bbe6:	2a01      	cmp	r2, #1
 800bbe8:	4681      	mov	r9, r0
 800bbea:	6123      	str	r3, [r4, #16]
 800bbec:	dc02      	bgt.n	800bbf4 <_printf_float+0x150>
 800bbee:	6822      	ldr	r2, [r4, #0]
 800bbf0:	07d2      	lsls	r2, r2, #31
 800bbf2:	d501      	bpl.n	800bbf8 <_printf_float+0x154>
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	6123      	str	r3, [r4, #16]
 800bbf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d0a2      	beq.n	800bb46 <_printf_float+0xa2>
 800bc00:	232d      	movs	r3, #45	@ 0x2d
 800bc02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc06:	e79e      	b.n	800bb46 <_printf_float+0xa2>
 800bc08:	9a06      	ldr	r2, [sp, #24]
 800bc0a:	2a47      	cmp	r2, #71	@ 0x47
 800bc0c:	d1c2      	bne.n	800bb94 <_printf_float+0xf0>
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d1c0      	bne.n	800bb94 <_printf_float+0xf0>
 800bc12:	2301      	movs	r3, #1
 800bc14:	e7bd      	b.n	800bb92 <_printf_float+0xee>
 800bc16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc1a:	d9db      	bls.n	800bbd4 <_printf_float+0x130>
 800bc1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bc20:	d118      	bne.n	800bc54 <_printf_float+0x1b0>
 800bc22:	2900      	cmp	r1, #0
 800bc24:	6863      	ldr	r3, [r4, #4]
 800bc26:	dd0b      	ble.n	800bc40 <_printf_float+0x19c>
 800bc28:	6121      	str	r1, [r4, #16]
 800bc2a:	b913      	cbnz	r3, 800bc32 <_printf_float+0x18e>
 800bc2c:	6822      	ldr	r2, [r4, #0]
 800bc2e:	07d0      	lsls	r0, r2, #31
 800bc30:	d502      	bpl.n	800bc38 <_printf_float+0x194>
 800bc32:	3301      	adds	r3, #1
 800bc34:	440b      	add	r3, r1
 800bc36:	6123      	str	r3, [r4, #16]
 800bc38:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc3a:	f04f 0900 	mov.w	r9, #0
 800bc3e:	e7db      	b.n	800bbf8 <_printf_float+0x154>
 800bc40:	b913      	cbnz	r3, 800bc48 <_printf_float+0x1a4>
 800bc42:	6822      	ldr	r2, [r4, #0]
 800bc44:	07d2      	lsls	r2, r2, #31
 800bc46:	d501      	bpl.n	800bc4c <_printf_float+0x1a8>
 800bc48:	3302      	adds	r3, #2
 800bc4a:	e7f4      	b.n	800bc36 <_printf_float+0x192>
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e7f2      	b.n	800bc36 <_printf_float+0x192>
 800bc50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bc54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc56:	4299      	cmp	r1, r3
 800bc58:	db05      	blt.n	800bc66 <_printf_float+0x1c2>
 800bc5a:	6823      	ldr	r3, [r4, #0]
 800bc5c:	6121      	str	r1, [r4, #16]
 800bc5e:	07d8      	lsls	r0, r3, #31
 800bc60:	d5ea      	bpl.n	800bc38 <_printf_float+0x194>
 800bc62:	1c4b      	adds	r3, r1, #1
 800bc64:	e7e7      	b.n	800bc36 <_printf_float+0x192>
 800bc66:	2900      	cmp	r1, #0
 800bc68:	bfd4      	ite	le
 800bc6a:	f1c1 0202 	rsble	r2, r1, #2
 800bc6e:	2201      	movgt	r2, #1
 800bc70:	4413      	add	r3, r2
 800bc72:	e7e0      	b.n	800bc36 <_printf_float+0x192>
 800bc74:	6823      	ldr	r3, [r4, #0]
 800bc76:	055a      	lsls	r2, r3, #21
 800bc78:	d407      	bmi.n	800bc8a <_printf_float+0x1e6>
 800bc7a:	6923      	ldr	r3, [r4, #16]
 800bc7c:	4642      	mov	r2, r8
 800bc7e:	4631      	mov	r1, r6
 800bc80:	4628      	mov	r0, r5
 800bc82:	47b8      	blx	r7
 800bc84:	3001      	adds	r0, #1
 800bc86:	d12b      	bne.n	800bce0 <_printf_float+0x23c>
 800bc88:	e767      	b.n	800bb5a <_printf_float+0xb6>
 800bc8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc8e:	f240 80dd 	bls.w	800be4c <_printf_float+0x3a8>
 800bc92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc96:	2200      	movs	r2, #0
 800bc98:	2300      	movs	r3, #0
 800bc9a:	f7f4 ff1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800bc9e:	2800      	cmp	r0, #0
 800bca0:	d033      	beq.n	800bd0a <_printf_float+0x266>
 800bca2:	4a37      	ldr	r2, [pc, #220]	@ (800bd80 <_printf_float+0x2dc>)
 800bca4:	2301      	movs	r3, #1
 800bca6:	4631      	mov	r1, r6
 800bca8:	4628      	mov	r0, r5
 800bcaa:	47b8      	blx	r7
 800bcac:	3001      	adds	r0, #1
 800bcae:	f43f af54 	beq.w	800bb5a <_printf_float+0xb6>
 800bcb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bcb6:	4543      	cmp	r3, r8
 800bcb8:	db02      	blt.n	800bcc0 <_printf_float+0x21c>
 800bcba:	6823      	ldr	r3, [r4, #0]
 800bcbc:	07d8      	lsls	r0, r3, #31
 800bcbe:	d50f      	bpl.n	800bce0 <_printf_float+0x23c>
 800bcc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcc4:	4631      	mov	r1, r6
 800bcc6:	4628      	mov	r0, r5
 800bcc8:	47b8      	blx	r7
 800bcca:	3001      	adds	r0, #1
 800bccc:	f43f af45 	beq.w	800bb5a <_printf_float+0xb6>
 800bcd0:	f04f 0900 	mov.w	r9, #0
 800bcd4:	f108 38ff 	add.w	r8, r8, #4294967295
 800bcd8:	f104 0a1a 	add.w	sl, r4, #26
 800bcdc:	45c8      	cmp	r8, r9
 800bcde:	dc09      	bgt.n	800bcf4 <_printf_float+0x250>
 800bce0:	6823      	ldr	r3, [r4, #0]
 800bce2:	079b      	lsls	r3, r3, #30
 800bce4:	f100 8103 	bmi.w	800beee <_printf_float+0x44a>
 800bce8:	68e0      	ldr	r0, [r4, #12]
 800bcea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcec:	4298      	cmp	r0, r3
 800bcee:	bfb8      	it	lt
 800bcf0:	4618      	movlt	r0, r3
 800bcf2:	e734      	b.n	800bb5e <_printf_float+0xba>
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	4652      	mov	r2, sl
 800bcf8:	4631      	mov	r1, r6
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	47b8      	blx	r7
 800bcfe:	3001      	adds	r0, #1
 800bd00:	f43f af2b 	beq.w	800bb5a <_printf_float+0xb6>
 800bd04:	f109 0901 	add.w	r9, r9, #1
 800bd08:	e7e8      	b.n	800bcdc <_printf_float+0x238>
 800bd0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	dc39      	bgt.n	800bd84 <_printf_float+0x2e0>
 800bd10:	4a1b      	ldr	r2, [pc, #108]	@ (800bd80 <_printf_float+0x2dc>)
 800bd12:	2301      	movs	r3, #1
 800bd14:	4631      	mov	r1, r6
 800bd16:	4628      	mov	r0, r5
 800bd18:	47b8      	blx	r7
 800bd1a:	3001      	adds	r0, #1
 800bd1c:	f43f af1d 	beq.w	800bb5a <_printf_float+0xb6>
 800bd20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bd24:	ea59 0303 	orrs.w	r3, r9, r3
 800bd28:	d102      	bne.n	800bd30 <_printf_float+0x28c>
 800bd2a:	6823      	ldr	r3, [r4, #0]
 800bd2c:	07d9      	lsls	r1, r3, #31
 800bd2e:	d5d7      	bpl.n	800bce0 <_printf_float+0x23c>
 800bd30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd34:	4631      	mov	r1, r6
 800bd36:	4628      	mov	r0, r5
 800bd38:	47b8      	blx	r7
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	f43f af0d 	beq.w	800bb5a <_printf_float+0xb6>
 800bd40:	f04f 0a00 	mov.w	sl, #0
 800bd44:	f104 0b1a 	add.w	fp, r4, #26
 800bd48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd4a:	425b      	negs	r3, r3
 800bd4c:	4553      	cmp	r3, sl
 800bd4e:	dc01      	bgt.n	800bd54 <_printf_float+0x2b0>
 800bd50:	464b      	mov	r3, r9
 800bd52:	e793      	b.n	800bc7c <_printf_float+0x1d8>
 800bd54:	2301      	movs	r3, #1
 800bd56:	465a      	mov	r2, fp
 800bd58:	4631      	mov	r1, r6
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	47b8      	blx	r7
 800bd5e:	3001      	adds	r0, #1
 800bd60:	f43f aefb 	beq.w	800bb5a <_printf_float+0xb6>
 800bd64:	f10a 0a01 	add.w	sl, sl, #1
 800bd68:	e7ee      	b.n	800bd48 <_printf_float+0x2a4>
 800bd6a:	bf00      	nop
 800bd6c:	7fefffff 	.word	0x7fefffff
 800bd70:	080105d4 	.word	0x080105d4
 800bd74:	080105d8 	.word	0x080105d8
 800bd78:	080105dc 	.word	0x080105dc
 800bd7c:	080105e0 	.word	0x080105e0
 800bd80:	080105e4 	.word	0x080105e4
 800bd84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd8a:	4553      	cmp	r3, sl
 800bd8c:	bfa8      	it	ge
 800bd8e:	4653      	movge	r3, sl
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	4699      	mov	r9, r3
 800bd94:	dc36      	bgt.n	800be04 <_printf_float+0x360>
 800bd96:	f04f 0b00 	mov.w	fp, #0
 800bd9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd9e:	f104 021a 	add.w	r2, r4, #26
 800bda2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bda4:	9306      	str	r3, [sp, #24]
 800bda6:	eba3 0309 	sub.w	r3, r3, r9
 800bdaa:	455b      	cmp	r3, fp
 800bdac:	dc31      	bgt.n	800be12 <_printf_float+0x36e>
 800bdae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb0:	459a      	cmp	sl, r3
 800bdb2:	dc3a      	bgt.n	800be2a <_printf_float+0x386>
 800bdb4:	6823      	ldr	r3, [r4, #0]
 800bdb6:	07da      	lsls	r2, r3, #31
 800bdb8:	d437      	bmi.n	800be2a <_printf_float+0x386>
 800bdba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdbc:	ebaa 0903 	sub.w	r9, sl, r3
 800bdc0:	9b06      	ldr	r3, [sp, #24]
 800bdc2:	ebaa 0303 	sub.w	r3, sl, r3
 800bdc6:	4599      	cmp	r9, r3
 800bdc8:	bfa8      	it	ge
 800bdca:	4699      	movge	r9, r3
 800bdcc:	f1b9 0f00 	cmp.w	r9, #0
 800bdd0:	dc33      	bgt.n	800be3a <_printf_float+0x396>
 800bdd2:	f04f 0800 	mov.w	r8, #0
 800bdd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdda:	f104 0b1a 	add.w	fp, r4, #26
 800bdde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bde0:	ebaa 0303 	sub.w	r3, sl, r3
 800bde4:	eba3 0309 	sub.w	r3, r3, r9
 800bde8:	4543      	cmp	r3, r8
 800bdea:	f77f af79 	ble.w	800bce0 <_printf_float+0x23c>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	465a      	mov	r2, fp
 800bdf2:	4631      	mov	r1, r6
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	47b8      	blx	r7
 800bdf8:	3001      	adds	r0, #1
 800bdfa:	f43f aeae 	beq.w	800bb5a <_printf_float+0xb6>
 800bdfe:	f108 0801 	add.w	r8, r8, #1
 800be02:	e7ec      	b.n	800bdde <_printf_float+0x33a>
 800be04:	4642      	mov	r2, r8
 800be06:	4631      	mov	r1, r6
 800be08:	4628      	mov	r0, r5
 800be0a:	47b8      	blx	r7
 800be0c:	3001      	adds	r0, #1
 800be0e:	d1c2      	bne.n	800bd96 <_printf_float+0x2f2>
 800be10:	e6a3      	b.n	800bb5a <_printf_float+0xb6>
 800be12:	2301      	movs	r3, #1
 800be14:	4631      	mov	r1, r6
 800be16:	4628      	mov	r0, r5
 800be18:	9206      	str	r2, [sp, #24]
 800be1a:	47b8      	blx	r7
 800be1c:	3001      	adds	r0, #1
 800be1e:	f43f ae9c 	beq.w	800bb5a <_printf_float+0xb6>
 800be22:	9a06      	ldr	r2, [sp, #24]
 800be24:	f10b 0b01 	add.w	fp, fp, #1
 800be28:	e7bb      	b.n	800bda2 <_printf_float+0x2fe>
 800be2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be2e:	4631      	mov	r1, r6
 800be30:	4628      	mov	r0, r5
 800be32:	47b8      	blx	r7
 800be34:	3001      	adds	r0, #1
 800be36:	d1c0      	bne.n	800bdba <_printf_float+0x316>
 800be38:	e68f      	b.n	800bb5a <_printf_float+0xb6>
 800be3a:	9a06      	ldr	r2, [sp, #24]
 800be3c:	464b      	mov	r3, r9
 800be3e:	4442      	add	r2, r8
 800be40:	4631      	mov	r1, r6
 800be42:	4628      	mov	r0, r5
 800be44:	47b8      	blx	r7
 800be46:	3001      	adds	r0, #1
 800be48:	d1c3      	bne.n	800bdd2 <_printf_float+0x32e>
 800be4a:	e686      	b.n	800bb5a <_printf_float+0xb6>
 800be4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be50:	f1ba 0f01 	cmp.w	sl, #1
 800be54:	dc01      	bgt.n	800be5a <_printf_float+0x3b6>
 800be56:	07db      	lsls	r3, r3, #31
 800be58:	d536      	bpl.n	800bec8 <_printf_float+0x424>
 800be5a:	2301      	movs	r3, #1
 800be5c:	4642      	mov	r2, r8
 800be5e:	4631      	mov	r1, r6
 800be60:	4628      	mov	r0, r5
 800be62:	47b8      	blx	r7
 800be64:	3001      	adds	r0, #1
 800be66:	f43f ae78 	beq.w	800bb5a <_printf_float+0xb6>
 800be6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be6e:	4631      	mov	r1, r6
 800be70:	4628      	mov	r0, r5
 800be72:	47b8      	blx	r7
 800be74:	3001      	adds	r0, #1
 800be76:	f43f ae70 	beq.w	800bb5a <_printf_float+0xb6>
 800be7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be7e:	2200      	movs	r2, #0
 800be80:	2300      	movs	r3, #0
 800be82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be86:	f7f4 fe27 	bl	8000ad8 <__aeabi_dcmpeq>
 800be8a:	b9c0      	cbnz	r0, 800bebe <_printf_float+0x41a>
 800be8c:	4653      	mov	r3, sl
 800be8e:	f108 0201 	add.w	r2, r8, #1
 800be92:	4631      	mov	r1, r6
 800be94:	4628      	mov	r0, r5
 800be96:	47b8      	blx	r7
 800be98:	3001      	adds	r0, #1
 800be9a:	d10c      	bne.n	800beb6 <_printf_float+0x412>
 800be9c:	e65d      	b.n	800bb5a <_printf_float+0xb6>
 800be9e:	2301      	movs	r3, #1
 800bea0:	465a      	mov	r2, fp
 800bea2:	4631      	mov	r1, r6
 800bea4:	4628      	mov	r0, r5
 800bea6:	47b8      	blx	r7
 800bea8:	3001      	adds	r0, #1
 800beaa:	f43f ae56 	beq.w	800bb5a <_printf_float+0xb6>
 800beae:	f108 0801 	add.w	r8, r8, #1
 800beb2:	45d0      	cmp	r8, sl
 800beb4:	dbf3      	blt.n	800be9e <_printf_float+0x3fa>
 800beb6:	464b      	mov	r3, r9
 800beb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bebc:	e6df      	b.n	800bc7e <_printf_float+0x1da>
 800bebe:	f04f 0800 	mov.w	r8, #0
 800bec2:	f104 0b1a 	add.w	fp, r4, #26
 800bec6:	e7f4      	b.n	800beb2 <_printf_float+0x40e>
 800bec8:	2301      	movs	r3, #1
 800beca:	4642      	mov	r2, r8
 800becc:	e7e1      	b.n	800be92 <_printf_float+0x3ee>
 800bece:	2301      	movs	r3, #1
 800bed0:	464a      	mov	r2, r9
 800bed2:	4631      	mov	r1, r6
 800bed4:	4628      	mov	r0, r5
 800bed6:	47b8      	blx	r7
 800bed8:	3001      	adds	r0, #1
 800beda:	f43f ae3e 	beq.w	800bb5a <_printf_float+0xb6>
 800bede:	f108 0801 	add.w	r8, r8, #1
 800bee2:	68e3      	ldr	r3, [r4, #12]
 800bee4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bee6:	1a5b      	subs	r3, r3, r1
 800bee8:	4543      	cmp	r3, r8
 800beea:	dcf0      	bgt.n	800bece <_printf_float+0x42a>
 800beec:	e6fc      	b.n	800bce8 <_printf_float+0x244>
 800beee:	f04f 0800 	mov.w	r8, #0
 800bef2:	f104 0919 	add.w	r9, r4, #25
 800bef6:	e7f4      	b.n	800bee2 <_printf_float+0x43e>

0800bef8 <_printf_common>:
 800bef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800befc:	4616      	mov	r6, r2
 800befe:	4698      	mov	r8, r3
 800bf00:	688a      	ldr	r2, [r1, #8]
 800bf02:	690b      	ldr	r3, [r1, #16]
 800bf04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	bfb8      	it	lt
 800bf0c:	4613      	movlt	r3, r2
 800bf0e:	6033      	str	r3, [r6, #0]
 800bf10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf14:	4607      	mov	r7, r0
 800bf16:	460c      	mov	r4, r1
 800bf18:	b10a      	cbz	r2, 800bf1e <_printf_common+0x26>
 800bf1a:	3301      	adds	r3, #1
 800bf1c:	6033      	str	r3, [r6, #0]
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	0699      	lsls	r1, r3, #26
 800bf22:	bf42      	ittt	mi
 800bf24:	6833      	ldrmi	r3, [r6, #0]
 800bf26:	3302      	addmi	r3, #2
 800bf28:	6033      	strmi	r3, [r6, #0]
 800bf2a:	6825      	ldr	r5, [r4, #0]
 800bf2c:	f015 0506 	ands.w	r5, r5, #6
 800bf30:	d106      	bne.n	800bf40 <_printf_common+0x48>
 800bf32:	f104 0a19 	add.w	sl, r4, #25
 800bf36:	68e3      	ldr	r3, [r4, #12]
 800bf38:	6832      	ldr	r2, [r6, #0]
 800bf3a:	1a9b      	subs	r3, r3, r2
 800bf3c:	42ab      	cmp	r3, r5
 800bf3e:	dc26      	bgt.n	800bf8e <_printf_common+0x96>
 800bf40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf44:	6822      	ldr	r2, [r4, #0]
 800bf46:	3b00      	subs	r3, #0
 800bf48:	bf18      	it	ne
 800bf4a:	2301      	movne	r3, #1
 800bf4c:	0692      	lsls	r2, r2, #26
 800bf4e:	d42b      	bmi.n	800bfa8 <_printf_common+0xb0>
 800bf50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf54:	4641      	mov	r1, r8
 800bf56:	4638      	mov	r0, r7
 800bf58:	47c8      	blx	r9
 800bf5a:	3001      	adds	r0, #1
 800bf5c:	d01e      	beq.n	800bf9c <_printf_common+0xa4>
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	6922      	ldr	r2, [r4, #16]
 800bf62:	f003 0306 	and.w	r3, r3, #6
 800bf66:	2b04      	cmp	r3, #4
 800bf68:	bf02      	ittt	eq
 800bf6a:	68e5      	ldreq	r5, [r4, #12]
 800bf6c:	6833      	ldreq	r3, [r6, #0]
 800bf6e:	1aed      	subeq	r5, r5, r3
 800bf70:	68a3      	ldr	r3, [r4, #8]
 800bf72:	bf0c      	ite	eq
 800bf74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf78:	2500      	movne	r5, #0
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	bfc4      	itt	gt
 800bf7e:	1a9b      	subgt	r3, r3, r2
 800bf80:	18ed      	addgt	r5, r5, r3
 800bf82:	2600      	movs	r6, #0
 800bf84:	341a      	adds	r4, #26
 800bf86:	42b5      	cmp	r5, r6
 800bf88:	d11a      	bne.n	800bfc0 <_printf_common+0xc8>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e008      	b.n	800bfa0 <_printf_common+0xa8>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	4652      	mov	r2, sl
 800bf92:	4641      	mov	r1, r8
 800bf94:	4638      	mov	r0, r7
 800bf96:	47c8      	blx	r9
 800bf98:	3001      	adds	r0, #1
 800bf9a:	d103      	bne.n	800bfa4 <_printf_common+0xac>
 800bf9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa4:	3501      	adds	r5, #1
 800bfa6:	e7c6      	b.n	800bf36 <_printf_common+0x3e>
 800bfa8:	18e1      	adds	r1, r4, r3
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	2030      	movs	r0, #48	@ 0x30
 800bfae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bfb2:	4422      	add	r2, r4
 800bfb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bfb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bfbc:	3302      	adds	r3, #2
 800bfbe:	e7c7      	b.n	800bf50 <_printf_common+0x58>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	4622      	mov	r2, r4
 800bfc4:	4641      	mov	r1, r8
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	47c8      	blx	r9
 800bfca:	3001      	adds	r0, #1
 800bfcc:	d0e6      	beq.n	800bf9c <_printf_common+0xa4>
 800bfce:	3601      	adds	r6, #1
 800bfd0:	e7d9      	b.n	800bf86 <_printf_common+0x8e>
	...

0800bfd4 <_printf_i>:
 800bfd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd8:	7e0f      	ldrb	r7, [r1, #24]
 800bfda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bfdc:	2f78      	cmp	r7, #120	@ 0x78
 800bfde:	4691      	mov	r9, r2
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	469a      	mov	sl, r3
 800bfe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bfea:	d807      	bhi.n	800bffc <_printf_i+0x28>
 800bfec:	2f62      	cmp	r7, #98	@ 0x62
 800bfee:	d80a      	bhi.n	800c006 <_printf_i+0x32>
 800bff0:	2f00      	cmp	r7, #0
 800bff2:	f000 80d2 	beq.w	800c19a <_printf_i+0x1c6>
 800bff6:	2f58      	cmp	r7, #88	@ 0x58
 800bff8:	f000 80b9 	beq.w	800c16e <_printf_i+0x19a>
 800bffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c004:	e03a      	b.n	800c07c <_printf_i+0xa8>
 800c006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c00a:	2b15      	cmp	r3, #21
 800c00c:	d8f6      	bhi.n	800bffc <_printf_i+0x28>
 800c00e:	a101      	add	r1, pc, #4	@ (adr r1, 800c014 <_printf_i+0x40>)
 800c010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c014:	0800c06d 	.word	0x0800c06d
 800c018:	0800c081 	.word	0x0800c081
 800c01c:	0800bffd 	.word	0x0800bffd
 800c020:	0800bffd 	.word	0x0800bffd
 800c024:	0800bffd 	.word	0x0800bffd
 800c028:	0800bffd 	.word	0x0800bffd
 800c02c:	0800c081 	.word	0x0800c081
 800c030:	0800bffd 	.word	0x0800bffd
 800c034:	0800bffd 	.word	0x0800bffd
 800c038:	0800bffd 	.word	0x0800bffd
 800c03c:	0800bffd 	.word	0x0800bffd
 800c040:	0800c181 	.word	0x0800c181
 800c044:	0800c0ab 	.word	0x0800c0ab
 800c048:	0800c13b 	.word	0x0800c13b
 800c04c:	0800bffd 	.word	0x0800bffd
 800c050:	0800bffd 	.word	0x0800bffd
 800c054:	0800c1a3 	.word	0x0800c1a3
 800c058:	0800bffd 	.word	0x0800bffd
 800c05c:	0800c0ab 	.word	0x0800c0ab
 800c060:	0800bffd 	.word	0x0800bffd
 800c064:	0800bffd 	.word	0x0800bffd
 800c068:	0800c143 	.word	0x0800c143
 800c06c:	6833      	ldr	r3, [r6, #0]
 800c06e:	1d1a      	adds	r2, r3, #4
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	6032      	str	r2, [r6, #0]
 800c074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c07c:	2301      	movs	r3, #1
 800c07e:	e09d      	b.n	800c1bc <_printf_i+0x1e8>
 800c080:	6833      	ldr	r3, [r6, #0]
 800c082:	6820      	ldr	r0, [r4, #0]
 800c084:	1d19      	adds	r1, r3, #4
 800c086:	6031      	str	r1, [r6, #0]
 800c088:	0606      	lsls	r6, r0, #24
 800c08a:	d501      	bpl.n	800c090 <_printf_i+0xbc>
 800c08c:	681d      	ldr	r5, [r3, #0]
 800c08e:	e003      	b.n	800c098 <_printf_i+0xc4>
 800c090:	0645      	lsls	r5, r0, #25
 800c092:	d5fb      	bpl.n	800c08c <_printf_i+0xb8>
 800c094:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c098:	2d00      	cmp	r5, #0
 800c09a:	da03      	bge.n	800c0a4 <_printf_i+0xd0>
 800c09c:	232d      	movs	r3, #45	@ 0x2d
 800c09e:	426d      	negs	r5, r5
 800c0a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0a4:	4859      	ldr	r0, [pc, #356]	@ (800c20c <_printf_i+0x238>)
 800c0a6:	230a      	movs	r3, #10
 800c0a8:	e011      	b.n	800c0ce <_printf_i+0xfa>
 800c0aa:	6821      	ldr	r1, [r4, #0]
 800c0ac:	6833      	ldr	r3, [r6, #0]
 800c0ae:	0608      	lsls	r0, r1, #24
 800c0b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c0b4:	d402      	bmi.n	800c0bc <_printf_i+0xe8>
 800c0b6:	0649      	lsls	r1, r1, #25
 800c0b8:	bf48      	it	mi
 800c0ba:	b2ad      	uxthmi	r5, r5
 800c0bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c0be:	4853      	ldr	r0, [pc, #332]	@ (800c20c <_printf_i+0x238>)
 800c0c0:	6033      	str	r3, [r6, #0]
 800c0c2:	bf14      	ite	ne
 800c0c4:	230a      	movne	r3, #10
 800c0c6:	2308      	moveq	r3, #8
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c0ce:	6866      	ldr	r6, [r4, #4]
 800c0d0:	60a6      	str	r6, [r4, #8]
 800c0d2:	2e00      	cmp	r6, #0
 800c0d4:	bfa2      	ittt	ge
 800c0d6:	6821      	ldrge	r1, [r4, #0]
 800c0d8:	f021 0104 	bicge.w	r1, r1, #4
 800c0dc:	6021      	strge	r1, [r4, #0]
 800c0de:	b90d      	cbnz	r5, 800c0e4 <_printf_i+0x110>
 800c0e0:	2e00      	cmp	r6, #0
 800c0e2:	d04b      	beq.n	800c17c <_printf_i+0x1a8>
 800c0e4:	4616      	mov	r6, r2
 800c0e6:	fbb5 f1f3 	udiv	r1, r5, r3
 800c0ea:	fb03 5711 	mls	r7, r3, r1, r5
 800c0ee:	5dc7      	ldrb	r7, [r0, r7]
 800c0f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0f4:	462f      	mov	r7, r5
 800c0f6:	42bb      	cmp	r3, r7
 800c0f8:	460d      	mov	r5, r1
 800c0fa:	d9f4      	bls.n	800c0e6 <_printf_i+0x112>
 800c0fc:	2b08      	cmp	r3, #8
 800c0fe:	d10b      	bne.n	800c118 <_printf_i+0x144>
 800c100:	6823      	ldr	r3, [r4, #0]
 800c102:	07df      	lsls	r7, r3, #31
 800c104:	d508      	bpl.n	800c118 <_printf_i+0x144>
 800c106:	6923      	ldr	r3, [r4, #16]
 800c108:	6861      	ldr	r1, [r4, #4]
 800c10a:	4299      	cmp	r1, r3
 800c10c:	bfde      	ittt	le
 800c10e:	2330      	movle	r3, #48	@ 0x30
 800c110:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c114:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c118:	1b92      	subs	r2, r2, r6
 800c11a:	6122      	str	r2, [r4, #16]
 800c11c:	f8cd a000 	str.w	sl, [sp]
 800c120:	464b      	mov	r3, r9
 800c122:	aa03      	add	r2, sp, #12
 800c124:	4621      	mov	r1, r4
 800c126:	4640      	mov	r0, r8
 800c128:	f7ff fee6 	bl	800bef8 <_printf_common>
 800c12c:	3001      	adds	r0, #1
 800c12e:	d14a      	bne.n	800c1c6 <_printf_i+0x1f2>
 800c130:	f04f 30ff 	mov.w	r0, #4294967295
 800c134:	b004      	add	sp, #16
 800c136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c13a:	6823      	ldr	r3, [r4, #0]
 800c13c:	f043 0320 	orr.w	r3, r3, #32
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	4833      	ldr	r0, [pc, #204]	@ (800c210 <_printf_i+0x23c>)
 800c144:	2778      	movs	r7, #120	@ 0x78
 800c146:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c14a:	6823      	ldr	r3, [r4, #0]
 800c14c:	6831      	ldr	r1, [r6, #0]
 800c14e:	061f      	lsls	r7, r3, #24
 800c150:	f851 5b04 	ldr.w	r5, [r1], #4
 800c154:	d402      	bmi.n	800c15c <_printf_i+0x188>
 800c156:	065f      	lsls	r7, r3, #25
 800c158:	bf48      	it	mi
 800c15a:	b2ad      	uxthmi	r5, r5
 800c15c:	6031      	str	r1, [r6, #0]
 800c15e:	07d9      	lsls	r1, r3, #31
 800c160:	bf44      	itt	mi
 800c162:	f043 0320 	orrmi.w	r3, r3, #32
 800c166:	6023      	strmi	r3, [r4, #0]
 800c168:	b11d      	cbz	r5, 800c172 <_printf_i+0x19e>
 800c16a:	2310      	movs	r3, #16
 800c16c:	e7ac      	b.n	800c0c8 <_printf_i+0xf4>
 800c16e:	4827      	ldr	r0, [pc, #156]	@ (800c20c <_printf_i+0x238>)
 800c170:	e7e9      	b.n	800c146 <_printf_i+0x172>
 800c172:	6823      	ldr	r3, [r4, #0]
 800c174:	f023 0320 	bic.w	r3, r3, #32
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	e7f6      	b.n	800c16a <_printf_i+0x196>
 800c17c:	4616      	mov	r6, r2
 800c17e:	e7bd      	b.n	800c0fc <_printf_i+0x128>
 800c180:	6833      	ldr	r3, [r6, #0]
 800c182:	6825      	ldr	r5, [r4, #0]
 800c184:	6961      	ldr	r1, [r4, #20]
 800c186:	1d18      	adds	r0, r3, #4
 800c188:	6030      	str	r0, [r6, #0]
 800c18a:	062e      	lsls	r6, r5, #24
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	d501      	bpl.n	800c194 <_printf_i+0x1c0>
 800c190:	6019      	str	r1, [r3, #0]
 800c192:	e002      	b.n	800c19a <_printf_i+0x1c6>
 800c194:	0668      	lsls	r0, r5, #25
 800c196:	d5fb      	bpl.n	800c190 <_printf_i+0x1bc>
 800c198:	8019      	strh	r1, [r3, #0]
 800c19a:	2300      	movs	r3, #0
 800c19c:	6123      	str	r3, [r4, #16]
 800c19e:	4616      	mov	r6, r2
 800c1a0:	e7bc      	b.n	800c11c <_printf_i+0x148>
 800c1a2:	6833      	ldr	r3, [r6, #0]
 800c1a4:	1d1a      	adds	r2, r3, #4
 800c1a6:	6032      	str	r2, [r6, #0]
 800c1a8:	681e      	ldr	r6, [r3, #0]
 800c1aa:	6862      	ldr	r2, [r4, #4]
 800c1ac:	2100      	movs	r1, #0
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	f7f4 f816 	bl	80001e0 <memchr>
 800c1b4:	b108      	cbz	r0, 800c1ba <_printf_i+0x1e6>
 800c1b6:	1b80      	subs	r0, r0, r6
 800c1b8:	6060      	str	r0, [r4, #4]
 800c1ba:	6863      	ldr	r3, [r4, #4]
 800c1bc:	6123      	str	r3, [r4, #16]
 800c1be:	2300      	movs	r3, #0
 800c1c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1c4:	e7aa      	b.n	800c11c <_printf_i+0x148>
 800c1c6:	6923      	ldr	r3, [r4, #16]
 800c1c8:	4632      	mov	r2, r6
 800c1ca:	4649      	mov	r1, r9
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	47d0      	blx	sl
 800c1d0:	3001      	adds	r0, #1
 800c1d2:	d0ad      	beq.n	800c130 <_printf_i+0x15c>
 800c1d4:	6823      	ldr	r3, [r4, #0]
 800c1d6:	079b      	lsls	r3, r3, #30
 800c1d8:	d413      	bmi.n	800c202 <_printf_i+0x22e>
 800c1da:	68e0      	ldr	r0, [r4, #12]
 800c1dc:	9b03      	ldr	r3, [sp, #12]
 800c1de:	4298      	cmp	r0, r3
 800c1e0:	bfb8      	it	lt
 800c1e2:	4618      	movlt	r0, r3
 800c1e4:	e7a6      	b.n	800c134 <_printf_i+0x160>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4632      	mov	r2, r6
 800c1ea:	4649      	mov	r1, r9
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	47d0      	blx	sl
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	d09d      	beq.n	800c130 <_printf_i+0x15c>
 800c1f4:	3501      	adds	r5, #1
 800c1f6:	68e3      	ldr	r3, [r4, #12]
 800c1f8:	9903      	ldr	r1, [sp, #12]
 800c1fa:	1a5b      	subs	r3, r3, r1
 800c1fc:	42ab      	cmp	r3, r5
 800c1fe:	dcf2      	bgt.n	800c1e6 <_printf_i+0x212>
 800c200:	e7eb      	b.n	800c1da <_printf_i+0x206>
 800c202:	2500      	movs	r5, #0
 800c204:	f104 0619 	add.w	r6, r4, #25
 800c208:	e7f5      	b.n	800c1f6 <_printf_i+0x222>
 800c20a:	bf00      	nop
 800c20c:	080105e6 	.word	0x080105e6
 800c210:	080105f7 	.word	0x080105f7

0800c214 <_scanf_float>:
 800c214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c218:	b087      	sub	sp, #28
 800c21a:	4617      	mov	r7, r2
 800c21c:	9303      	str	r3, [sp, #12]
 800c21e:	688b      	ldr	r3, [r1, #8]
 800c220:	1e5a      	subs	r2, r3, #1
 800c222:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c226:	bf81      	itttt	hi
 800c228:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c22c:	eb03 0b05 	addhi.w	fp, r3, r5
 800c230:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c234:	608b      	strhi	r3, [r1, #8]
 800c236:	680b      	ldr	r3, [r1, #0]
 800c238:	460a      	mov	r2, r1
 800c23a:	f04f 0500 	mov.w	r5, #0
 800c23e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c242:	f842 3b1c 	str.w	r3, [r2], #28
 800c246:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c24a:	4680      	mov	r8, r0
 800c24c:	460c      	mov	r4, r1
 800c24e:	bf98      	it	ls
 800c250:	f04f 0b00 	movls.w	fp, #0
 800c254:	9201      	str	r2, [sp, #4]
 800c256:	4616      	mov	r6, r2
 800c258:	46aa      	mov	sl, r5
 800c25a:	46a9      	mov	r9, r5
 800c25c:	9502      	str	r5, [sp, #8]
 800c25e:	68a2      	ldr	r2, [r4, #8]
 800c260:	b152      	cbz	r2, 800c278 <_scanf_float+0x64>
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	2b4e      	cmp	r3, #78	@ 0x4e
 800c268:	d864      	bhi.n	800c334 <_scanf_float+0x120>
 800c26a:	2b40      	cmp	r3, #64	@ 0x40
 800c26c:	d83c      	bhi.n	800c2e8 <_scanf_float+0xd4>
 800c26e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c272:	b2c8      	uxtb	r0, r1
 800c274:	280e      	cmp	r0, #14
 800c276:	d93a      	bls.n	800c2ee <_scanf_float+0xda>
 800c278:	f1b9 0f00 	cmp.w	r9, #0
 800c27c:	d003      	beq.n	800c286 <_scanf_float+0x72>
 800c27e:	6823      	ldr	r3, [r4, #0]
 800c280:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c284:	6023      	str	r3, [r4, #0]
 800c286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c28a:	f1ba 0f01 	cmp.w	sl, #1
 800c28e:	f200 8117 	bhi.w	800c4c0 <_scanf_float+0x2ac>
 800c292:	9b01      	ldr	r3, [sp, #4]
 800c294:	429e      	cmp	r6, r3
 800c296:	f200 8108 	bhi.w	800c4aa <_scanf_float+0x296>
 800c29a:	2001      	movs	r0, #1
 800c29c:	b007      	add	sp, #28
 800c29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c2a6:	2a0d      	cmp	r2, #13
 800c2a8:	d8e6      	bhi.n	800c278 <_scanf_float+0x64>
 800c2aa:	a101      	add	r1, pc, #4	@ (adr r1, 800c2b0 <_scanf_float+0x9c>)
 800c2ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c2b0:	0800c3f7 	.word	0x0800c3f7
 800c2b4:	0800c279 	.word	0x0800c279
 800c2b8:	0800c279 	.word	0x0800c279
 800c2bc:	0800c279 	.word	0x0800c279
 800c2c0:	0800c457 	.word	0x0800c457
 800c2c4:	0800c42f 	.word	0x0800c42f
 800c2c8:	0800c279 	.word	0x0800c279
 800c2cc:	0800c279 	.word	0x0800c279
 800c2d0:	0800c405 	.word	0x0800c405
 800c2d4:	0800c279 	.word	0x0800c279
 800c2d8:	0800c279 	.word	0x0800c279
 800c2dc:	0800c279 	.word	0x0800c279
 800c2e0:	0800c279 	.word	0x0800c279
 800c2e4:	0800c3bd 	.word	0x0800c3bd
 800c2e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c2ec:	e7db      	b.n	800c2a6 <_scanf_float+0x92>
 800c2ee:	290e      	cmp	r1, #14
 800c2f0:	d8c2      	bhi.n	800c278 <_scanf_float+0x64>
 800c2f2:	a001      	add	r0, pc, #4	@ (adr r0, 800c2f8 <_scanf_float+0xe4>)
 800c2f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c2f8:	0800c3ad 	.word	0x0800c3ad
 800c2fc:	0800c279 	.word	0x0800c279
 800c300:	0800c3ad 	.word	0x0800c3ad
 800c304:	0800c443 	.word	0x0800c443
 800c308:	0800c279 	.word	0x0800c279
 800c30c:	0800c355 	.word	0x0800c355
 800c310:	0800c393 	.word	0x0800c393
 800c314:	0800c393 	.word	0x0800c393
 800c318:	0800c393 	.word	0x0800c393
 800c31c:	0800c393 	.word	0x0800c393
 800c320:	0800c393 	.word	0x0800c393
 800c324:	0800c393 	.word	0x0800c393
 800c328:	0800c393 	.word	0x0800c393
 800c32c:	0800c393 	.word	0x0800c393
 800c330:	0800c393 	.word	0x0800c393
 800c334:	2b6e      	cmp	r3, #110	@ 0x6e
 800c336:	d809      	bhi.n	800c34c <_scanf_float+0x138>
 800c338:	2b60      	cmp	r3, #96	@ 0x60
 800c33a:	d8b2      	bhi.n	800c2a2 <_scanf_float+0x8e>
 800c33c:	2b54      	cmp	r3, #84	@ 0x54
 800c33e:	d07b      	beq.n	800c438 <_scanf_float+0x224>
 800c340:	2b59      	cmp	r3, #89	@ 0x59
 800c342:	d199      	bne.n	800c278 <_scanf_float+0x64>
 800c344:	2d07      	cmp	r5, #7
 800c346:	d197      	bne.n	800c278 <_scanf_float+0x64>
 800c348:	2508      	movs	r5, #8
 800c34a:	e02c      	b.n	800c3a6 <_scanf_float+0x192>
 800c34c:	2b74      	cmp	r3, #116	@ 0x74
 800c34e:	d073      	beq.n	800c438 <_scanf_float+0x224>
 800c350:	2b79      	cmp	r3, #121	@ 0x79
 800c352:	e7f6      	b.n	800c342 <_scanf_float+0x12e>
 800c354:	6821      	ldr	r1, [r4, #0]
 800c356:	05c8      	lsls	r0, r1, #23
 800c358:	d51b      	bpl.n	800c392 <_scanf_float+0x17e>
 800c35a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c35e:	6021      	str	r1, [r4, #0]
 800c360:	f109 0901 	add.w	r9, r9, #1
 800c364:	f1bb 0f00 	cmp.w	fp, #0
 800c368:	d003      	beq.n	800c372 <_scanf_float+0x15e>
 800c36a:	3201      	adds	r2, #1
 800c36c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c370:	60a2      	str	r2, [r4, #8]
 800c372:	68a3      	ldr	r3, [r4, #8]
 800c374:	3b01      	subs	r3, #1
 800c376:	60a3      	str	r3, [r4, #8]
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	3301      	adds	r3, #1
 800c37c:	6123      	str	r3, [r4, #16]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	3b01      	subs	r3, #1
 800c382:	2b00      	cmp	r3, #0
 800c384:	607b      	str	r3, [r7, #4]
 800c386:	f340 8087 	ble.w	800c498 <_scanf_float+0x284>
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	3301      	adds	r3, #1
 800c38e:	603b      	str	r3, [r7, #0]
 800c390:	e765      	b.n	800c25e <_scanf_float+0x4a>
 800c392:	eb1a 0105 	adds.w	r1, sl, r5
 800c396:	f47f af6f 	bne.w	800c278 <_scanf_float+0x64>
 800c39a:	6822      	ldr	r2, [r4, #0]
 800c39c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c3a0:	6022      	str	r2, [r4, #0]
 800c3a2:	460d      	mov	r5, r1
 800c3a4:	468a      	mov	sl, r1
 800c3a6:	f806 3b01 	strb.w	r3, [r6], #1
 800c3aa:	e7e2      	b.n	800c372 <_scanf_float+0x15e>
 800c3ac:	6822      	ldr	r2, [r4, #0]
 800c3ae:	0610      	lsls	r0, r2, #24
 800c3b0:	f57f af62 	bpl.w	800c278 <_scanf_float+0x64>
 800c3b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c3b8:	6022      	str	r2, [r4, #0]
 800c3ba:	e7f4      	b.n	800c3a6 <_scanf_float+0x192>
 800c3bc:	f1ba 0f00 	cmp.w	sl, #0
 800c3c0:	d10e      	bne.n	800c3e0 <_scanf_float+0x1cc>
 800c3c2:	f1b9 0f00 	cmp.w	r9, #0
 800c3c6:	d10e      	bne.n	800c3e6 <_scanf_float+0x1d2>
 800c3c8:	6822      	ldr	r2, [r4, #0]
 800c3ca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c3ce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c3d2:	d108      	bne.n	800c3e6 <_scanf_float+0x1d2>
 800c3d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c3d8:	6022      	str	r2, [r4, #0]
 800c3da:	f04f 0a01 	mov.w	sl, #1
 800c3de:	e7e2      	b.n	800c3a6 <_scanf_float+0x192>
 800c3e0:	f1ba 0f02 	cmp.w	sl, #2
 800c3e4:	d055      	beq.n	800c492 <_scanf_float+0x27e>
 800c3e6:	2d01      	cmp	r5, #1
 800c3e8:	d002      	beq.n	800c3f0 <_scanf_float+0x1dc>
 800c3ea:	2d04      	cmp	r5, #4
 800c3ec:	f47f af44 	bne.w	800c278 <_scanf_float+0x64>
 800c3f0:	3501      	adds	r5, #1
 800c3f2:	b2ed      	uxtb	r5, r5
 800c3f4:	e7d7      	b.n	800c3a6 <_scanf_float+0x192>
 800c3f6:	f1ba 0f01 	cmp.w	sl, #1
 800c3fa:	f47f af3d 	bne.w	800c278 <_scanf_float+0x64>
 800c3fe:	f04f 0a02 	mov.w	sl, #2
 800c402:	e7d0      	b.n	800c3a6 <_scanf_float+0x192>
 800c404:	b97d      	cbnz	r5, 800c426 <_scanf_float+0x212>
 800c406:	f1b9 0f00 	cmp.w	r9, #0
 800c40a:	f47f af38 	bne.w	800c27e <_scanf_float+0x6a>
 800c40e:	6822      	ldr	r2, [r4, #0]
 800c410:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c414:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c418:	f040 8108 	bne.w	800c62c <_scanf_float+0x418>
 800c41c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c420:	6022      	str	r2, [r4, #0]
 800c422:	2501      	movs	r5, #1
 800c424:	e7bf      	b.n	800c3a6 <_scanf_float+0x192>
 800c426:	2d03      	cmp	r5, #3
 800c428:	d0e2      	beq.n	800c3f0 <_scanf_float+0x1dc>
 800c42a:	2d05      	cmp	r5, #5
 800c42c:	e7de      	b.n	800c3ec <_scanf_float+0x1d8>
 800c42e:	2d02      	cmp	r5, #2
 800c430:	f47f af22 	bne.w	800c278 <_scanf_float+0x64>
 800c434:	2503      	movs	r5, #3
 800c436:	e7b6      	b.n	800c3a6 <_scanf_float+0x192>
 800c438:	2d06      	cmp	r5, #6
 800c43a:	f47f af1d 	bne.w	800c278 <_scanf_float+0x64>
 800c43e:	2507      	movs	r5, #7
 800c440:	e7b1      	b.n	800c3a6 <_scanf_float+0x192>
 800c442:	6822      	ldr	r2, [r4, #0]
 800c444:	0591      	lsls	r1, r2, #22
 800c446:	f57f af17 	bpl.w	800c278 <_scanf_float+0x64>
 800c44a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c44e:	6022      	str	r2, [r4, #0]
 800c450:	f8cd 9008 	str.w	r9, [sp, #8]
 800c454:	e7a7      	b.n	800c3a6 <_scanf_float+0x192>
 800c456:	6822      	ldr	r2, [r4, #0]
 800c458:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c45c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c460:	d006      	beq.n	800c470 <_scanf_float+0x25c>
 800c462:	0550      	lsls	r0, r2, #21
 800c464:	f57f af08 	bpl.w	800c278 <_scanf_float+0x64>
 800c468:	f1b9 0f00 	cmp.w	r9, #0
 800c46c:	f000 80de 	beq.w	800c62c <_scanf_float+0x418>
 800c470:	0591      	lsls	r1, r2, #22
 800c472:	bf58      	it	pl
 800c474:	9902      	ldrpl	r1, [sp, #8]
 800c476:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c47a:	bf58      	it	pl
 800c47c:	eba9 0101 	subpl.w	r1, r9, r1
 800c480:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c484:	bf58      	it	pl
 800c486:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c48a:	6022      	str	r2, [r4, #0]
 800c48c:	f04f 0900 	mov.w	r9, #0
 800c490:	e789      	b.n	800c3a6 <_scanf_float+0x192>
 800c492:	f04f 0a03 	mov.w	sl, #3
 800c496:	e786      	b.n	800c3a6 <_scanf_float+0x192>
 800c498:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c49c:	4639      	mov	r1, r7
 800c49e:	4640      	mov	r0, r8
 800c4a0:	4798      	blx	r3
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	f43f aedb 	beq.w	800c25e <_scanf_float+0x4a>
 800c4a8:	e6e6      	b.n	800c278 <_scanf_float+0x64>
 800c4aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c4b2:	463a      	mov	r2, r7
 800c4b4:	4640      	mov	r0, r8
 800c4b6:	4798      	blx	r3
 800c4b8:	6923      	ldr	r3, [r4, #16]
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	6123      	str	r3, [r4, #16]
 800c4be:	e6e8      	b.n	800c292 <_scanf_float+0x7e>
 800c4c0:	1e6b      	subs	r3, r5, #1
 800c4c2:	2b06      	cmp	r3, #6
 800c4c4:	d824      	bhi.n	800c510 <_scanf_float+0x2fc>
 800c4c6:	2d02      	cmp	r5, #2
 800c4c8:	d836      	bhi.n	800c538 <_scanf_float+0x324>
 800c4ca:	9b01      	ldr	r3, [sp, #4]
 800c4cc:	429e      	cmp	r6, r3
 800c4ce:	f67f aee4 	bls.w	800c29a <_scanf_float+0x86>
 800c4d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c4da:	463a      	mov	r2, r7
 800c4dc:	4640      	mov	r0, r8
 800c4de:	4798      	blx	r3
 800c4e0:	6923      	ldr	r3, [r4, #16]
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	6123      	str	r3, [r4, #16]
 800c4e6:	e7f0      	b.n	800c4ca <_scanf_float+0x2b6>
 800c4e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4ec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c4f0:	463a      	mov	r2, r7
 800c4f2:	4640      	mov	r0, r8
 800c4f4:	4798      	blx	r3
 800c4f6:	6923      	ldr	r3, [r4, #16]
 800c4f8:	3b01      	subs	r3, #1
 800c4fa:	6123      	str	r3, [r4, #16]
 800c4fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c500:	fa5f fa8a 	uxtb.w	sl, sl
 800c504:	f1ba 0f02 	cmp.w	sl, #2
 800c508:	d1ee      	bne.n	800c4e8 <_scanf_float+0x2d4>
 800c50a:	3d03      	subs	r5, #3
 800c50c:	b2ed      	uxtb	r5, r5
 800c50e:	1b76      	subs	r6, r6, r5
 800c510:	6823      	ldr	r3, [r4, #0]
 800c512:	05da      	lsls	r2, r3, #23
 800c514:	d530      	bpl.n	800c578 <_scanf_float+0x364>
 800c516:	055b      	lsls	r3, r3, #21
 800c518:	d511      	bpl.n	800c53e <_scanf_float+0x32a>
 800c51a:	9b01      	ldr	r3, [sp, #4]
 800c51c:	429e      	cmp	r6, r3
 800c51e:	f67f aebc 	bls.w	800c29a <_scanf_float+0x86>
 800c522:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c526:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c52a:	463a      	mov	r2, r7
 800c52c:	4640      	mov	r0, r8
 800c52e:	4798      	blx	r3
 800c530:	6923      	ldr	r3, [r4, #16]
 800c532:	3b01      	subs	r3, #1
 800c534:	6123      	str	r3, [r4, #16]
 800c536:	e7f0      	b.n	800c51a <_scanf_float+0x306>
 800c538:	46aa      	mov	sl, r5
 800c53a:	46b3      	mov	fp, r6
 800c53c:	e7de      	b.n	800c4fc <_scanf_float+0x2e8>
 800c53e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c542:	6923      	ldr	r3, [r4, #16]
 800c544:	2965      	cmp	r1, #101	@ 0x65
 800c546:	f103 33ff 	add.w	r3, r3, #4294967295
 800c54a:	f106 35ff 	add.w	r5, r6, #4294967295
 800c54e:	6123      	str	r3, [r4, #16]
 800c550:	d00c      	beq.n	800c56c <_scanf_float+0x358>
 800c552:	2945      	cmp	r1, #69	@ 0x45
 800c554:	d00a      	beq.n	800c56c <_scanf_float+0x358>
 800c556:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c55a:	463a      	mov	r2, r7
 800c55c:	4640      	mov	r0, r8
 800c55e:	4798      	blx	r3
 800c560:	6923      	ldr	r3, [r4, #16]
 800c562:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c566:	3b01      	subs	r3, #1
 800c568:	1eb5      	subs	r5, r6, #2
 800c56a:	6123      	str	r3, [r4, #16]
 800c56c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c570:	463a      	mov	r2, r7
 800c572:	4640      	mov	r0, r8
 800c574:	4798      	blx	r3
 800c576:	462e      	mov	r6, r5
 800c578:	6822      	ldr	r2, [r4, #0]
 800c57a:	f012 0210 	ands.w	r2, r2, #16
 800c57e:	d001      	beq.n	800c584 <_scanf_float+0x370>
 800c580:	2000      	movs	r0, #0
 800c582:	e68b      	b.n	800c29c <_scanf_float+0x88>
 800c584:	7032      	strb	r2, [r6, #0]
 800c586:	6823      	ldr	r3, [r4, #0]
 800c588:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c58c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c590:	d11c      	bne.n	800c5cc <_scanf_float+0x3b8>
 800c592:	9b02      	ldr	r3, [sp, #8]
 800c594:	454b      	cmp	r3, r9
 800c596:	eba3 0209 	sub.w	r2, r3, r9
 800c59a:	d123      	bne.n	800c5e4 <_scanf_float+0x3d0>
 800c59c:	9901      	ldr	r1, [sp, #4]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	4640      	mov	r0, r8
 800c5a2:	f002 fce1 	bl	800ef68 <_strtod_r>
 800c5a6:	9b03      	ldr	r3, [sp, #12]
 800c5a8:	6821      	ldr	r1, [r4, #0]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f011 0f02 	tst.w	r1, #2
 800c5b0:	ec57 6b10 	vmov	r6, r7, d0
 800c5b4:	f103 0204 	add.w	r2, r3, #4
 800c5b8:	d01f      	beq.n	800c5fa <_scanf_float+0x3e6>
 800c5ba:	9903      	ldr	r1, [sp, #12]
 800c5bc:	600a      	str	r2, [r1, #0]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	e9c3 6700 	strd	r6, r7, [r3]
 800c5c4:	68e3      	ldr	r3, [r4, #12]
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	60e3      	str	r3, [r4, #12]
 800c5ca:	e7d9      	b.n	800c580 <_scanf_float+0x36c>
 800c5cc:	9b04      	ldr	r3, [sp, #16]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d0e4      	beq.n	800c59c <_scanf_float+0x388>
 800c5d2:	9905      	ldr	r1, [sp, #20]
 800c5d4:	230a      	movs	r3, #10
 800c5d6:	3101      	adds	r1, #1
 800c5d8:	4640      	mov	r0, r8
 800c5da:	f002 fd45 	bl	800f068 <_strtol_r>
 800c5de:	9b04      	ldr	r3, [sp, #16]
 800c5e0:	9e05      	ldr	r6, [sp, #20]
 800c5e2:	1ac2      	subs	r2, r0, r3
 800c5e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c5e8:	429e      	cmp	r6, r3
 800c5ea:	bf28      	it	cs
 800c5ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c5f0:	4910      	ldr	r1, [pc, #64]	@ (800c634 <_scanf_float+0x420>)
 800c5f2:	4630      	mov	r0, r6
 800c5f4:	f000 f9b6 	bl	800c964 <siprintf>
 800c5f8:	e7d0      	b.n	800c59c <_scanf_float+0x388>
 800c5fa:	f011 0f04 	tst.w	r1, #4
 800c5fe:	9903      	ldr	r1, [sp, #12]
 800c600:	600a      	str	r2, [r1, #0]
 800c602:	d1dc      	bne.n	800c5be <_scanf_float+0x3aa>
 800c604:	681d      	ldr	r5, [r3, #0]
 800c606:	4632      	mov	r2, r6
 800c608:	463b      	mov	r3, r7
 800c60a:	4630      	mov	r0, r6
 800c60c:	4639      	mov	r1, r7
 800c60e:	f7f4 fa95 	bl	8000b3c <__aeabi_dcmpun>
 800c612:	b128      	cbz	r0, 800c620 <_scanf_float+0x40c>
 800c614:	4808      	ldr	r0, [pc, #32]	@ (800c638 <_scanf_float+0x424>)
 800c616:	f000 fa9f 	bl	800cb58 <nanf>
 800c61a:	ed85 0a00 	vstr	s0, [r5]
 800c61e:	e7d1      	b.n	800c5c4 <_scanf_float+0x3b0>
 800c620:	4630      	mov	r0, r6
 800c622:	4639      	mov	r1, r7
 800c624:	f7f4 fae8 	bl	8000bf8 <__aeabi_d2f>
 800c628:	6028      	str	r0, [r5, #0]
 800c62a:	e7cb      	b.n	800c5c4 <_scanf_float+0x3b0>
 800c62c:	f04f 0900 	mov.w	r9, #0
 800c630:	e629      	b.n	800c286 <_scanf_float+0x72>
 800c632:	bf00      	nop
 800c634:	08010608 	.word	0x08010608
 800c638:	0801099d 	.word	0x0801099d

0800c63c <__sflush_r>:
 800c63c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c644:	0716      	lsls	r6, r2, #28
 800c646:	4605      	mov	r5, r0
 800c648:	460c      	mov	r4, r1
 800c64a:	d454      	bmi.n	800c6f6 <__sflush_r+0xba>
 800c64c:	684b      	ldr	r3, [r1, #4]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	dc02      	bgt.n	800c658 <__sflush_r+0x1c>
 800c652:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c654:	2b00      	cmp	r3, #0
 800c656:	dd48      	ble.n	800c6ea <__sflush_r+0xae>
 800c658:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c65a:	2e00      	cmp	r6, #0
 800c65c:	d045      	beq.n	800c6ea <__sflush_r+0xae>
 800c65e:	2300      	movs	r3, #0
 800c660:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c664:	682f      	ldr	r7, [r5, #0]
 800c666:	6a21      	ldr	r1, [r4, #32]
 800c668:	602b      	str	r3, [r5, #0]
 800c66a:	d030      	beq.n	800c6ce <__sflush_r+0x92>
 800c66c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	0759      	lsls	r1, r3, #29
 800c672:	d505      	bpl.n	800c680 <__sflush_r+0x44>
 800c674:	6863      	ldr	r3, [r4, #4]
 800c676:	1ad2      	subs	r2, r2, r3
 800c678:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c67a:	b10b      	cbz	r3, 800c680 <__sflush_r+0x44>
 800c67c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c67e:	1ad2      	subs	r2, r2, r3
 800c680:	2300      	movs	r3, #0
 800c682:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c684:	6a21      	ldr	r1, [r4, #32]
 800c686:	4628      	mov	r0, r5
 800c688:	47b0      	blx	r6
 800c68a:	1c43      	adds	r3, r0, #1
 800c68c:	89a3      	ldrh	r3, [r4, #12]
 800c68e:	d106      	bne.n	800c69e <__sflush_r+0x62>
 800c690:	6829      	ldr	r1, [r5, #0]
 800c692:	291d      	cmp	r1, #29
 800c694:	d82b      	bhi.n	800c6ee <__sflush_r+0xb2>
 800c696:	4a2a      	ldr	r2, [pc, #168]	@ (800c740 <__sflush_r+0x104>)
 800c698:	410a      	asrs	r2, r1
 800c69a:	07d6      	lsls	r6, r2, #31
 800c69c:	d427      	bmi.n	800c6ee <__sflush_r+0xb2>
 800c69e:	2200      	movs	r2, #0
 800c6a0:	6062      	str	r2, [r4, #4]
 800c6a2:	04d9      	lsls	r1, r3, #19
 800c6a4:	6922      	ldr	r2, [r4, #16]
 800c6a6:	6022      	str	r2, [r4, #0]
 800c6a8:	d504      	bpl.n	800c6b4 <__sflush_r+0x78>
 800c6aa:	1c42      	adds	r2, r0, #1
 800c6ac:	d101      	bne.n	800c6b2 <__sflush_r+0x76>
 800c6ae:	682b      	ldr	r3, [r5, #0]
 800c6b0:	b903      	cbnz	r3, 800c6b4 <__sflush_r+0x78>
 800c6b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6b6:	602f      	str	r7, [r5, #0]
 800c6b8:	b1b9      	cbz	r1, 800c6ea <__sflush_r+0xae>
 800c6ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c6be:	4299      	cmp	r1, r3
 800c6c0:	d002      	beq.n	800c6c8 <__sflush_r+0x8c>
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	f001 f89c 	bl	800d800 <_free_r>
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800c6cc:	e00d      	b.n	800c6ea <__sflush_r+0xae>
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	47b0      	blx	r6
 800c6d4:	4602      	mov	r2, r0
 800c6d6:	1c50      	adds	r0, r2, #1
 800c6d8:	d1c9      	bne.n	800c66e <__sflush_r+0x32>
 800c6da:	682b      	ldr	r3, [r5, #0]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d0c6      	beq.n	800c66e <__sflush_r+0x32>
 800c6e0:	2b1d      	cmp	r3, #29
 800c6e2:	d001      	beq.n	800c6e8 <__sflush_r+0xac>
 800c6e4:	2b16      	cmp	r3, #22
 800c6e6:	d11e      	bne.n	800c726 <__sflush_r+0xea>
 800c6e8:	602f      	str	r7, [r5, #0]
 800c6ea:	2000      	movs	r0, #0
 800c6ec:	e022      	b.n	800c734 <__sflush_r+0xf8>
 800c6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6f2:	b21b      	sxth	r3, r3
 800c6f4:	e01b      	b.n	800c72e <__sflush_r+0xf2>
 800c6f6:	690f      	ldr	r7, [r1, #16]
 800c6f8:	2f00      	cmp	r7, #0
 800c6fa:	d0f6      	beq.n	800c6ea <__sflush_r+0xae>
 800c6fc:	0793      	lsls	r3, r2, #30
 800c6fe:	680e      	ldr	r6, [r1, #0]
 800c700:	bf08      	it	eq
 800c702:	694b      	ldreq	r3, [r1, #20]
 800c704:	600f      	str	r7, [r1, #0]
 800c706:	bf18      	it	ne
 800c708:	2300      	movne	r3, #0
 800c70a:	eba6 0807 	sub.w	r8, r6, r7
 800c70e:	608b      	str	r3, [r1, #8]
 800c710:	f1b8 0f00 	cmp.w	r8, #0
 800c714:	dde9      	ble.n	800c6ea <__sflush_r+0xae>
 800c716:	6a21      	ldr	r1, [r4, #32]
 800c718:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c71a:	4643      	mov	r3, r8
 800c71c:	463a      	mov	r2, r7
 800c71e:	4628      	mov	r0, r5
 800c720:	47b0      	blx	r6
 800c722:	2800      	cmp	r0, #0
 800c724:	dc08      	bgt.n	800c738 <__sflush_r+0xfc>
 800c726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c72a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c72e:	81a3      	strh	r3, [r4, #12]
 800c730:	f04f 30ff 	mov.w	r0, #4294967295
 800c734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c738:	4407      	add	r7, r0
 800c73a:	eba8 0800 	sub.w	r8, r8, r0
 800c73e:	e7e7      	b.n	800c710 <__sflush_r+0xd4>
 800c740:	dfbffffe 	.word	0xdfbffffe

0800c744 <_fflush_r>:
 800c744:	b538      	push	{r3, r4, r5, lr}
 800c746:	690b      	ldr	r3, [r1, #16]
 800c748:	4605      	mov	r5, r0
 800c74a:	460c      	mov	r4, r1
 800c74c:	b913      	cbnz	r3, 800c754 <_fflush_r+0x10>
 800c74e:	2500      	movs	r5, #0
 800c750:	4628      	mov	r0, r5
 800c752:	bd38      	pop	{r3, r4, r5, pc}
 800c754:	b118      	cbz	r0, 800c75e <_fflush_r+0x1a>
 800c756:	6a03      	ldr	r3, [r0, #32]
 800c758:	b90b      	cbnz	r3, 800c75e <_fflush_r+0x1a>
 800c75a:	f000 f8bb 	bl	800c8d4 <__sinit>
 800c75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d0f3      	beq.n	800c74e <_fflush_r+0xa>
 800c766:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c768:	07d0      	lsls	r0, r2, #31
 800c76a:	d404      	bmi.n	800c776 <_fflush_r+0x32>
 800c76c:	0599      	lsls	r1, r3, #22
 800c76e:	d402      	bmi.n	800c776 <_fflush_r+0x32>
 800c770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c772:	f000 f9d8 	bl	800cb26 <__retarget_lock_acquire_recursive>
 800c776:	4628      	mov	r0, r5
 800c778:	4621      	mov	r1, r4
 800c77a:	f7ff ff5f 	bl	800c63c <__sflush_r>
 800c77e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c780:	07da      	lsls	r2, r3, #31
 800c782:	4605      	mov	r5, r0
 800c784:	d4e4      	bmi.n	800c750 <_fflush_r+0xc>
 800c786:	89a3      	ldrh	r3, [r4, #12]
 800c788:	059b      	lsls	r3, r3, #22
 800c78a:	d4e1      	bmi.n	800c750 <_fflush_r+0xc>
 800c78c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c78e:	f000 f9cb 	bl	800cb28 <__retarget_lock_release_recursive>
 800c792:	e7dd      	b.n	800c750 <_fflush_r+0xc>

0800c794 <fflush>:
 800c794:	4601      	mov	r1, r0
 800c796:	b920      	cbnz	r0, 800c7a2 <fflush+0xe>
 800c798:	4a04      	ldr	r2, [pc, #16]	@ (800c7ac <fflush+0x18>)
 800c79a:	4905      	ldr	r1, [pc, #20]	@ (800c7b0 <fflush+0x1c>)
 800c79c:	4805      	ldr	r0, [pc, #20]	@ (800c7b4 <fflush+0x20>)
 800c79e:	f000 b8b1 	b.w	800c904 <_fwalk_sglue>
 800c7a2:	4b05      	ldr	r3, [pc, #20]	@ (800c7b8 <fflush+0x24>)
 800c7a4:	6818      	ldr	r0, [r3, #0]
 800c7a6:	f7ff bfcd 	b.w	800c744 <_fflush_r>
 800c7aa:	bf00      	nop
 800c7ac:	200002d8 	.word	0x200002d8
 800c7b0:	0800c745 	.word	0x0800c745
 800c7b4:	200002e8 	.word	0x200002e8
 800c7b8:	200002e4 	.word	0x200002e4

0800c7bc <std>:
 800c7bc:	2300      	movs	r3, #0
 800c7be:	b510      	push	{r4, lr}
 800c7c0:	4604      	mov	r4, r0
 800c7c2:	e9c0 3300 	strd	r3, r3, [r0]
 800c7c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c7ca:	6083      	str	r3, [r0, #8]
 800c7cc:	8181      	strh	r1, [r0, #12]
 800c7ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800c7d0:	81c2      	strh	r2, [r0, #14]
 800c7d2:	6183      	str	r3, [r0, #24]
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	2208      	movs	r2, #8
 800c7d8:	305c      	adds	r0, #92	@ 0x5c
 800c7da:	f000 f926 	bl	800ca2a <memset>
 800c7de:	4b0d      	ldr	r3, [pc, #52]	@ (800c814 <std+0x58>)
 800c7e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800c7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c818 <std+0x5c>)
 800c7e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c7e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c81c <std+0x60>)
 800c7e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c820 <std+0x64>)
 800c7ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800c7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c824 <std+0x68>)
 800c7f0:	6224      	str	r4, [r4, #32]
 800c7f2:	429c      	cmp	r4, r3
 800c7f4:	d006      	beq.n	800c804 <std+0x48>
 800c7f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c7fa:	4294      	cmp	r4, r2
 800c7fc:	d002      	beq.n	800c804 <std+0x48>
 800c7fe:	33d0      	adds	r3, #208	@ 0xd0
 800c800:	429c      	cmp	r4, r3
 800c802:	d105      	bne.n	800c810 <std+0x54>
 800c804:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c80c:	f000 b98a 	b.w	800cb24 <__retarget_lock_init_recursive>
 800c810:	bd10      	pop	{r4, pc}
 800c812:	bf00      	nop
 800c814:	0800c9a5 	.word	0x0800c9a5
 800c818:	0800c9c7 	.word	0x0800c9c7
 800c81c:	0800c9ff 	.word	0x0800c9ff
 800c820:	0800ca23 	.word	0x0800ca23
 800c824:	200011cc 	.word	0x200011cc

0800c828 <stdio_exit_handler>:
 800c828:	4a02      	ldr	r2, [pc, #8]	@ (800c834 <stdio_exit_handler+0xc>)
 800c82a:	4903      	ldr	r1, [pc, #12]	@ (800c838 <stdio_exit_handler+0x10>)
 800c82c:	4803      	ldr	r0, [pc, #12]	@ (800c83c <stdio_exit_handler+0x14>)
 800c82e:	f000 b869 	b.w	800c904 <_fwalk_sglue>
 800c832:	bf00      	nop
 800c834:	200002d8 	.word	0x200002d8
 800c838:	0800c745 	.word	0x0800c745
 800c83c:	200002e8 	.word	0x200002e8

0800c840 <cleanup_stdio>:
 800c840:	6841      	ldr	r1, [r0, #4]
 800c842:	4b0c      	ldr	r3, [pc, #48]	@ (800c874 <cleanup_stdio+0x34>)
 800c844:	4299      	cmp	r1, r3
 800c846:	b510      	push	{r4, lr}
 800c848:	4604      	mov	r4, r0
 800c84a:	d001      	beq.n	800c850 <cleanup_stdio+0x10>
 800c84c:	f7ff ff7a 	bl	800c744 <_fflush_r>
 800c850:	68a1      	ldr	r1, [r4, #8]
 800c852:	4b09      	ldr	r3, [pc, #36]	@ (800c878 <cleanup_stdio+0x38>)
 800c854:	4299      	cmp	r1, r3
 800c856:	d002      	beq.n	800c85e <cleanup_stdio+0x1e>
 800c858:	4620      	mov	r0, r4
 800c85a:	f7ff ff73 	bl	800c744 <_fflush_r>
 800c85e:	68e1      	ldr	r1, [r4, #12]
 800c860:	4b06      	ldr	r3, [pc, #24]	@ (800c87c <cleanup_stdio+0x3c>)
 800c862:	4299      	cmp	r1, r3
 800c864:	d004      	beq.n	800c870 <cleanup_stdio+0x30>
 800c866:	4620      	mov	r0, r4
 800c868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c86c:	f7ff bf6a 	b.w	800c744 <_fflush_r>
 800c870:	bd10      	pop	{r4, pc}
 800c872:	bf00      	nop
 800c874:	200011cc 	.word	0x200011cc
 800c878:	20001234 	.word	0x20001234
 800c87c:	2000129c 	.word	0x2000129c

0800c880 <global_stdio_init.part.0>:
 800c880:	b510      	push	{r4, lr}
 800c882:	4b0b      	ldr	r3, [pc, #44]	@ (800c8b0 <global_stdio_init.part.0+0x30>)
 800c884:	4c0b      	ldr	r4, [pc, #44]	@ (800c8b4 <global_stdio_init.part.0+0x34>)
 800c886:	4a0c      	ldr	r2, [pc, #48]	@ (800c8b8 <global_stdio_init.part.0+0x38>)
 800c888:	601a      	str	r2, [r3, #0]
 800c88a:	4620      	mov	r0, r4
 800c88c:	2200      	movs	r2, #0
 800c88e:	2104      	movs	r1, #4
 800c890:	f7ff ff94 	bl	800c7bc <std>
 800c894:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c898:	2201      	movs	r2, #1
 800c89a:	2109      	movs	r1, #9
 800c89c:	f7ff ff8e 	bl	800c7bc <std>
 800c8a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c8a4:	2202      	movs	r2, #2
 800c8a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8aa:	2112      	movs	r1, #18
 800c8ac:	f7ff bf86 	b.w	800c7bc <std>
 800c8b0:	20001304 	.word	0x20001304
 800c8b4:	200011cc 	.word	0x200011cc
 800c8b8:	0800c829 	.word	0x0800c829

0800c8bc <__sfp_lock_acquire>:
 800c8bc:	4801      	ldr	r0, [pc, #4]	@ (800c8c4 <__sfp_lock_acquire+0x8>)
 800c8be:	f000 b932 	b.w	800cb26 <__retarget_lock_acquire_recursive>
 800c8c2:	bf00      	nop
 800c8c4:	2000130d 	.word	0x2000130d

0800c8c8 <__sfp_lock_release>:
 800c8c8:	4801      	ldr	r0, [pc, #4]	@ (800c8d0 <__sfp_lock_release+0x8>)
 800c8ca:	f000 b92d 	b.w	800cb28 <__retarget_lock_release_recursive>
 800c8ce:	bf00      	nop
 800c8d0:	2000130d 	.word	0x2000130d

0800c8d4 <__sinit>:
 800c8d4:	b510      	push	{r4, lr}
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	f7ff fff0 	bl	800c8bc <__sfp_lock_acquire>
 800c8dc:	6a23      	ldr	r3, [r4, #32]
 800c8de:	b11b      	cbz	r3, 800c8e8 <__sinit+0x14>
 800c8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8e4:	f7ff bff0 	b.w	800c8c8 <__sfp_lock_release>
 800c8e8:	4b04      	ldr	r3, [pc, #16]	@ (800c8fc <__sinit+0x28>)
 800c8ea:	6223      	str	r3, [r4, #32]
 800c8ec:	4b04      	ldr	r3, [pc, #16]	@ (800c900 <__sinit+0x2c>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1f5      	bne.n	800c8e0 <__sinit+0xc>
 800c8f4:	f7ff ffc4 	bl	800c880 <global_stdio_init.part.0>
 800c8f8:	e7f2      	b.n	800c8e0 <__sinit+0xc>
 800c8fa:	bf00      	nop
 800c8fc:	0800c841 	.word	0x0800c841
 800c900:	20001304 	.word	0x20001304

0800c904 <_fwalk_sglue>:
 800c904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c908:	4607      	mov	r7, r0
 800c90a:	4688      	mov	r8, r1
 800c90c:	4614      	mov	r4, r2
 800c90e:	2600      	movs	r6, #0
 800c910:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c914:	f1b9 0901 	subs.w	r9, r9, #1
 800c918:	d505      	bpl.n	800c926 <_fwalk_sglue+0x22>
 800c91a:	6824      	ldr	r4, [r4, #0]
 800c91c:	2c00      	cmp	r4, #0
 800c91e:	d1f7      	bne.n	800c910 <_fwalk_sglue+0xc>
 800c920:	4630      	mov	r0, r6
 800c922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c926:	89ab      	ldrh	r3, [r5, #12]
 800c928:	2b01      	cmp	r3, #1
 800c92a:	d907      	bls.n	800c93c <_fwalk_sglue+0x38>
 800c92c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c930:	3301      	adds	r3, #1
 800c932:	d003      	beq.n	800c93c <_fwalk_sglue+0x38>
 800c934:	4629      	mov	r1, r5
 800c936:	4638      	mov	r0, r7
 800c938:	47c0      	blx	r8
 800c93a:	4306      	orrs	r6, r0
 800c93c:	3568      	adds	r5, #104	@ 0x68
 800c93e:	e7e9      	b.n	800c914 <_fwalk_sglue+0x10>

0800c940 <iprintf>:
 800c940:	b40f      	push	{r0, r1, r2, r3}
 800c942:	b507      	push	{r0, r1, r2, lr}
 800c944:	4906      	ldr	r1, [pc, #24]	@ (800c960 <iprintf+0x20>)
 800c946:	ab04      	add	r3, sp, #16
 800c948:	6808      	ldr	r0, [r1, #0]
 800c94a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c94e:	6881      	ldr	r1, [r0, #8]
 800c950:	9301      	str	r3, [sp, #4]
 800c952:	f002 fd0d 	bl	800f370 <_vfiprintf_r>
 800c956:	b003      	add	sp, #12
 800c958:	f85d eb04 	ldr.w	lr, [sp], #4
 800c95c:	b004      	add	sp, #16
 800c95e:	4770      	bx	lr
 800c960:	200002e4 	.word	0x200002e4

0800c964 <siprintf>:
 800c964:	b40e      	push	{r1, r2, r3}
 800c966:	b500      	push	{lr}
 800c968:	b09c      	sub	sp, #112	@ 0x70
 800c96a:	ab1d      	add	r3, sp, #116	@ 0x74
 800c96c:	9002      	str	r0, [sp, #8]
 800c96e:	9006      	str	r0, [sp, #24]
 800c970:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c974:	4809      	ldr	r0, [pc, #36]	@ (800c99c <siprintf+0x38>)
 800c976:	9107      	str	r1, [sp, #28]
 800c978:	9104      	str	r1, [sp, #16]
 800c97a:	4909      	ldr	r1, [pc, #36]	@ (800c9a0 <siprintf+0x3c>)
 800c97c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c980:	9105      	str	r1, [sp, #20]
 800c982:	6800      	ldr	r0, [r0, #0]
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	a902      	add	r1, sp, #8
 800c988:	f002 fbcc 	bl	800f124 <_svfiprintf_r>
 800c98c:	9b02      	ldr	r3, [sp, #8]
 800c98e:	2200      	movs	r2, #0
 800c990:	701a      	strb	r2, [r3, #0]
 800c992:	b01c      	add	sp, #112	@ 0x70
 800c994:	f85d eb04 	ldr.w	lr, [sp], #4
 800c998:	b003      	add	sp, #12
 800c99a:	4770      	bx	lr
 800c99c:	200002e4 	.word	0x200002e4
 800c9a0:	ffff0208 	.word	0xffff0208

0800c9a4 <__sread>:
 800c9a4:	b510      	push	{r4, lr}
 800c9a6:	460c      	mov	r4, r1
 800c9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ac:	f000 f86c 	bl	800ca88 <_read_r>
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	bfab      	itete	ge
 800c9b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c9b6:	89a3      	ldrhlt	r3, [r4, #12]
 800c9b8:	181b      	addge	r3, r3, r0
 800c9ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c9be:	bfac      	ite	ge
 800c9c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c9c2:	81a3      	strhlt	r3, [r4, #12]
 800c9c4:	bd10      	pop	{r4, pc}

0800c9c6 <__swrite>:
 800c9c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ca:	461f      	mov	r7, r3
 800c9cc:	898b      	ldrh	r3, [r1, #12]
 800c9ce:	05db      	lsls	r3, r3, #23
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	4616      	mov	r6, r2
 800c9d6:	d505      	bpl.n	800c9e4 <__swrite+0x1e>
 800c9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9dc:	2302      	movs	r3, #2
 800c9de:	2200      	movs	r2, #0
 800c9e0:	f000 f840 	bl	800ca64 <_lseek_r>
 800c9e4:	89a3      	ldrh	r3, [r4, #12]
 800c9e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c9ee:	81a3      	strh	r3, [r4, #12]
 800c9f0:	4632      	mov	r2, r6
 800c9f2:	463b      	mov	r3, r7
 800c9f4:	4628      	mov	r0, r5
 800c9f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9fa:	f000 b857 	b.w	800caac <_write_r>

0800c9fe <__sseek>:
 800c9fe:	b510      	push	{r4, lr}
 800ca00:	460c      	mov	r4, r1
 800ca02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca06:	f000 f82d 	bl	800ca64 <_lseek_r>
 800ca0a:	1c43      	adds	r3, r0, #1
 800ca0c:	89a3      	ldrh	r3, [r4, #12]
 800ca0e:	bf15      	itete	ne
 800ca10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ca12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ca16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ca1a:	81a3      	strheq	r3, [r4, #12]
 800ca1c:	bf18      	it	ne
 800ca1e:	81a3      	strhne	r3, [r4, #12]
 800ca20:	bd10      	pop	{r4, pc}

0800ca22 <__sclose>:
 800ca22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca26:	f000 b80d 	b.w	800ca44 <_close_r>

0800ca2a <memset>:
 800ca2a:	4402      	add	r2, r0
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d100      	bne.n	800ca34 <memset+0xa>
 800ca32:	4770      	bx	lr
 800ca34:	f803 1b01 	strb.w	r1, [r3], #1
 800ca38:	e7f9      	b.n	800ca2e <memset+0x4>
	...

0800ca3c <_localeconv_r>:
 800ca3c:	4800      	ldr	r0, [pc, #0]	@ (800ca40 <_localeconv_r+0x4>)
 800ca3e:	4770      	bx	lr
 800ca40:	20000424 	.word	0x20000424

0800ca44 <_close_r>:
 800ca44:	b538      	push	{r3, r4, r5, lr}
 800ca46:	4d06      	ldr	r5, [pc, #24]	@ (800ca60 <_close_r+0x1c>)
 800ca48:	2300      	movs	r3, #0
 800ca4a:	4604      	mov	r4, r0
 800ca4c:	4608      	mov	r0, r1
 800ca4e:	602b      	str	r3, [r5, #0]
 800ca50:	f7f5 ff22 	bl	8002898 <_close>
 800ca54:	1c43      	adds	r3, r0, #1
 800ca56:	d102      	bne.n	800ca5e <_close_r+0x1a>
 800ca58:	682b      	ldr	r3, [r5, #0]
 800ca5a:	b103      	cbz	r3, 800ca5e <_close_r+0x1a>
 800ca5c:	6023      	str	r3, [r4, #0]
 800ca5e:	bd38      	pop	{r3, r4, r5, pc}
 800ca60:	20001308 	.word	0x20001308

0800ca64 <_lseek_r>:
 800ca64:	b538      	push	{r3, r4, r5, lr}
 800ca66:	4d07      	ldr	r5, [pc, #28]	@ (800ca84 <_lseek_r+0x20>)
 800ca68:	4604      	mov	r4, r0
 800ca6a:	4608      	mov	r0, r1
 800ca6c:	4611      	mov	r1, r2
 800ca6e:	2200      	movs	r2, #0
 800ca70:	602a      	str	r2, [r5, #0]
 800ca72:	461a      	mov	r2, r3
 800ca74:	f7f5 ff37 	bl	80028e6 <_lseek>
 800ca78:	1c43      	adds	r3, r0, #1
 800ca7a:	d102      	bne.n	800ca82 <_lseek_r+0x1e>
 800ca7c:	682b      	ldr	r3, [r5, #0]
 800ca7e:	b103      	cbz	r3, 800ca82 <_lseek_r+0x1e>
 800ca80:	6023      	str	r3, [r4, #0]
 800ca82:	bd38      	pop	{r3, r4, r5, pc}
 800ca84:	20001308 	.word	0x20001308

0800ca88 <_read_r>:
 800ca88:	b538      	push	{r3, r4, r5, lr}
 800ca8a:	4d07      	ldr	r5, [pc, #28]	@ (800caa8 <_read_r+0x20>)
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	4608      	mov	r0, r1
 800ca90:	4611      	mov	r1, r2
 800ca92:	2200      	movs	r2, #0
 800ca94:	602a      	str	r2, [r5, #0]
 800ca96:	461a      	mov	r2, r3
 800ca98:	f7f5 fec5 	bl	8002826 <_read>
 800ca9c:	1c43      	adds	r3, r0, #1
 800ca9e:	d102      	bne.n	800caa6 <_read_r+0x1e>
 800caa0:	682b      	ldr	r3, [r5, #0]
 800caa2:	b103      	cbz	r3, 800caa6 <_read_r+0x1e>
 800caa4:	6023      	str	r3, [r4, #0]
 800caa6:	bd38      	pop	{r3, r4, r5, pc}
 800caa8:	20001308 	.word	0x20001308

0800caac <_write_r>:
 800caac:	b538      	push	{r3, r4, r5, lr}
 800caae:	4d07      	ldr	r5, [pc, #28]	@ (800cacc <_write_r+0x20>)
 800cab0:	4604      	mov	r4, r0
 800cab2:	4608      	mov	r0, r1
 800cab4:	4611      	mov	r1, r2
 800cab6:	2200      	movs	r2, #0
 800cab8:	602a      	str	r2, [r5, #0]
 800caba:	461a      	mov	r2, r3
 800cabc:	f7f5 fed0 	bl	8002860 <_write>
 800cac0:	1c43      	adds	r3, r0, #1
 800cac2:	d102      	bne.n	800caca <_write_r+0x1e>
 800cac4:	682b      	ldr	r3, [r5, #0]
 800cac6:	b103      	cbz	r3, 800caca <_write_r+0x1e>
 800cac8:	6023      	str	r3, [r4, #0]
 800caca:	bd38      	pop	{r3, r4, r5, pc}
 800cacc:	20001308 	.word	0x20001308

0800cad0 <__errno>:
 800cad0:	4b01      	ldr	r3, [pc, #4]	@ (800cad8 <__errno+0x8>)
 800cad2:	6818      	ldr	r0, [r3, #0]
 800cad4:	4770      	bx	lr
 800cad6:	bf00      	nop
 800cad8:	200002e4 	.word	0x200002e4

0800cadc <__libc_init_array>:
 800cadc:	b570      	push	{r4, r5, r6, lr}
 800cade:	4d0d      	ldr	r5, [pc, #52]	@ (800cb14 <__libc_init_array+0x38>)
 800cae0:	4c0d      	ldr	r4, [pc, #52]	@ (800cb18 <__libc_init_array+0x3c>)
 800cae2:	1b64      	subs	r4, r4, r5
 800cae4:	10a4      	asrs	r4, r4, #2
 800cae6:	2600      	movs	r6, #0
 800cae8:	42a6      	cmp	r6, r4
 800caea:	d109      	bne.n	800cb00 <__libc_init_array+0x24>
 800caec:	4d0b      	ldr	r5, [pc, #44]	@ (800cb1c <__libc_init_array+0x40>)
 800caee:	4c0c      	ldr	r4, [pc, #48]	@ (800cb20 <__libc_init_array+0x44>)
 800caf0:	f003 faf2 	bl	80100d8 <_init>
 800caf4:	1b64      	subs	r4, r4, r5
 800caf6:	10a4      	asrs	r4, r4, #2
 800caf8:	2600      	movs	r6, #0
 800cafa:	42a6      	cmp	r6, r4
 800cafc:	d105      	bne.n	800cb0a <__libc_init_array+0x2e>
 800cafe:	bd70      	pop	{r4, r5, r6, pc}
 800cb00:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb04:	4798      	blx	r3
 800cb06:	3601      	adds	r6, #1
 800cb08:	e7ee      	b.n	800cae8 <__libc_init_array+0xc>
 800cb0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb0e:	4798      	blx	r3
 800cb10:	3601      	adds	r6, #1
 800cb12:	e7f2      	b.n	800cafa <__libc_init_array+0x1e>
 800cb14:	08010a08 	.word	0x08010a08
 800cb18:	08010a08 	.word	0x08010a08
 800cb1c:	08010a08 	.word	0x08010a08
 800cb20:	08010a0c 	.word	0x08010a0c

0800cb24 <__retarget_lock_init_recursive>:
 800cb24:	4770      	bx	lr

0800cb26 <__retarget_lock_acquire_recursive>:
 800cb26:	4770      	bx	lr

0800cb28 <__retarget_lock_release_recursive>:
 800cb28:	4770      	bx	lr

0800cb2a <strcpy>:
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb30:	f803 2b01 	strb.w	r2, [r3], #1
 800cb34:	2a00      	cmp	r2, #0
 800cb36:	d1f9      	bne.n	800cb2c <strcpy+0x2>
 800cb38:	4770      	bx	lr

0800cb3a <memcpy>:
 800cb3a:	440a      	add	r2, r1
 800cb3c:	4291      	cmp	r1, r2
 800cb3e:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb42:	d100      	bne.n	800cb46 <memcpy+0xc>
 800cb44:	4770      	bx	lr
 800cb46:	b510      	push	{r4, lr}
 800cb48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb50:	4291      	cmp	r1, r2
 800cb52:	d1f9      	bne.n	800cb48 <memcpy+0xe>
 800cb54:	bd10      	pop	{r4, pc}
	...

0800cb58 <nanf>:
 800cb58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cb60 <nanf+0x8>
 800cb5c:	4770      	bx	lr
 800cb5e:	bf00      	nop
 800cb60:	7fc00000 	.word	0x7fc00000

0800cb64 <quorem>:
 800cb64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb68:	6903      	ldr	r3, [r0, #16]
 800cb6a:	690c      	ldr	r4, [r1, #16]
 800cb6c:	42a3      	cmp	r3, r4
 800cb6e:	4607      	mov	r7, r0
 800cb70:	db7e      	blt.n	800cc70 <quorem+0x10c>
 800cb72:	3c01      	subs	r4, #1
 800cb74:	f101 0814 	add.w	r8, r1, #20
 800cb78:	00a3      	lsls	r3, r4, #2
 800cb7a:	f100 0514 	add.w	r5, r0, #20
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb84:	9301      	str	r3, [sp, #4]
 800cb86:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb8e:	3301      	adds	r3, #1
 800cb90:	429a      	cmp	r2, r3
 800cb92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb96:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb9a:	d32e      	bcc.n	800cbfa <quorem+0x96>
 800cb9c:	f04f 0a00 	mov.w	sl, #0
 800cba0:	46c4      	mov	ip, r8
 800cba2:	46ae      	mov	lr, r5
 800cba4:	46d3      	mov	fp, sl
 800cba6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cbaa:	b298      	uxth	r0, r3
 800cbac:	fb06 a000 	mla	r0, r6, r0, sl
 800cbb0:	0c02      	lsrs	r2, r0, #16
 800cbb2:	0c1b      	lsrs	r3, r3, #16
 800cbb4:	fb06 2303 	mla	r3, r6, r3, r2
 800cbb8:	f8de 2000 	ldr.w	r2, [lr]
 800cbbc:	b280      	uxth	r0, r0
 800cbbe:	b292      	uxth	r2, r2
 800cbc0:	1a12      	subs	r2, r2, r0
 800cbc2:	445a      	add	r2, fp
 800cbc4:	f8de 0000 	ldr.w	r0, [lr]
 800cbc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbcc:	b29b      	uxth	r3, r3
 800cbce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cbd2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cbd6:	b292      	uxth	r2, r2
 800cbd8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cbdc:	45e1      	cmp	r9, ip
 800cbde:	f84e 2b04 	str.w	r2, [lr], #4
 800cbe2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cbe6:	d2de      	bcs.n	800cba6 <quorem+0x42>
 800cbe8:	9b00      	ldr	r3, [sp, #0]
 800cbea:	58eb      	ldr	r3, [r5, r3]
 800cbec:	b92b      	cbnz	r3, 800cbfa <quorem+0x96>
 800cbee:	9b01      	ldr	r3, [sp, #4]
 800cbf0:	3b04      	subs	r3, #4
 800cbf2:	429d      	cmp	r5, r3
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	d32f      	bcc.n	800cc58 <quorem+0xf4>
 800cbf8:	613c      	str	r4, [r7, #16]
 800cbfa:	4638      	mov	r0, r7
 800cbfc:	f001 f9c4 	bl	800df88 <__mcmp>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	db25      	blt.n	800cc50 <quorem+0xec>
 800cc04:	4629      	mov	r1, r5
 800cc06:	2000      	movs	r0, #0
 800cc08:	f858 2b04 	ldr.w	r2, [r8], #4
 800cc0c:	f8d1 c000 	ldr.w	ip, [r1]
 800cc10:	fa1f fe82 	uxth.w	lr, r2
 800cc14:	fa1f f38c 	uxth.w	r3, ip
 800cc18:	eba3 030e 	sub.w	r3, r3, lr
 800cc1c:	4403      	add	r3, r0
 800cc1e:	0c12      	lsrs	r2, r2, #16
 800cc20:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cc24:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc2e:	45c1      	cmp	r9, r8
 800cc30:	f841 3b04 	str.w	r3, [r1], #4
 800cc34:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cc38:	d2e6      	bcs.n	800cc08 <quorem+0xa4>
 800cc3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc42:	b922      	cbnz	r2, 800cc4e <quorem+0xea>
 800cc44:	3b04      	subs	r3, #4
 800cc46:	429d      	cmp	r5, r3
 800cc48:	461a      	mov	r2, r3
 800cc4a:	d30b      	bcc.n	800cc64 <quorem+0x100>
 800cc4c:	613c      	str	r4, [r7, #16]
 800cc4e:	3601      	adds	r6, #1
 800cc50:	4630      	mov	r0, r6
 800cc52:	b003      	add	sp, #12
 800cc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc58:	6812      	ldr	r2, [r2, #0]
 800cc5a:	3b04      	subs	r3, #4
 800cc5c:	2a00      	cmp	r2, #0
 800cc5e:	d1cb      	bne.n	800cbf8 <quorem+0x94>
 800cc60:	3c01      	subs	r4, #1
 800cc62:	e7c6      	b.n	800cbf2 <quorem+0x8e>
 800cc64:	6812      	ldr	r2, [r2, #0]
 800cc66:	3b04      	subs	r3, #4
 800cc68:	2a00      	cmp	r2, #0
 800cc6a:	d1ef      	bne.n	800cc4c <quorem+0xe8>
 800cc6c:	3c01      	subs	r4, #1
 800cc6e:	e7ea      	b.n	800cc46 <quorem+0xe2>
 800cc70:	2000      	movs	r0, #0
 800cc72:	e7ee      	b.n	800cc52 <quorem+0xee>
 800cc74:	0000      	movs	r0, r0
	...

0800cc78 <_dtoa_r>:
 800cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	69c7      	ldr	r7, [r0, #28]
 800cc7e:	b099      	sub	sp, #100	@ 0x64
 800cc80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cc84:	ec55 4b10 	vmov	r4, r5, d0
 800cc88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800cc8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cc8c:	4683      	mov	fp, r0
 800cc8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc92:	b97f      	cbnz	r7, 800ccb4 <_dtoa_r+0x3c>
 800cc94:	2010      	movs	r0, #16
 800cc96:	f000 fdfd 	bl	800d894 <malloc>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800cca0:	b920      	cbnz	r0, 800ccac <_dtoa_r+0x34>
 800cca2:	4ba7      	ldr	r3, [pc, #668]	@ (800cf40 <_dtoa_r+0x2c8>)
 800cca4:	21ef      	movs	r1, #239	@ 0xef
 800cca6:	48a7      	ldr	r0, [pc, #668]	@ (800cf44 <_dtoa_r+0x2cc>)
 800cca8:	f002 fd52 	bl	800f750 <__assert_func>
 800ccac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ccb0:	6007      	str	r7, [r0, #0]
 800ccb2:	60c7      	str	r7, [r0, #12]
 800ccb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ccb8:	6819      	ldr	r1, [r3, #0]
 800ccba:	b159      	cbz	r1, 800ccd4 <_dtoa_r+0x5c>
 800ccbc:	685a      	ldr	r2, [r3, #4]
 800ccbe:	604a      	str	r2, [r1, #4]
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	4093      	lsls	r3, r2
 800ccc4:	608b      	str	r3, [r1, #8]
 800ccc6:	4658      	mov	r0, fp
 800ccc8:	f000 feda 	bl	800da80 <_Bfree>
 800cccc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	601a      	str	r2, [r3, #0]
 800ccd4:	1e2b      	subs	r3, r5, #0
 800ccd6:	bfb9      	ittee	lt
 800ccd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ccdc:	9303      	strlt	r3, [sp, #12]
 800ccde:	2300      	movge	r3, #0
 800cce0:	6033      	strge	r3, [r6, #0]
 800cce2:	9f03      	ldr	r7, [sp, #12]
 800cce4:	4b98      	ldr	r3, [pc, #608]	@ (800cf48 <_dtoa_r+0x2d0>)
 800cce6:	bfbc      	itt	lt
 800cce8:	2201      	movlt	r2, #1
 800ccea:	6032      	strlt	r2, [r6, #0]
 800ccec:	43bb      	bics	r3, r7
 800ccee:	d112      	bne.n	800cd16 <_dtoa_r+0x9e>
 800ccf0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ccf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ccf6:	6013      	str	r3, [r2, #0]
 800ccf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ccfc:	4323      	orrs	r3, r4
 800ccfe:	f000 854d 	beq.w	800d79c <_dtoa_r+0xb24>
 800cd02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cd04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cf5c <_dtoa_r+0x2e4>
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	f000 854f 	beq.w	800d7ac <_dtoa_r+0xb34>
 800cd0e:	f10a 0303 	add.w	r3, sl, #3
 800cd12:	f000 bd49 	b.w	800d7a8 <_dtoa_r+0xb30>
 800cd16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	ec51 0b17 	vmov	r0, r1, d7
 800cd20:	2300      	movs	r3, #0
 800cd22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cd26:	f7f3 fed7 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd2a:	4680      	mov	r8, r0
 800cd2c:	b158      	cbz	r0, 800cd46 <_dtoa_r+0xce>
 800cd2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cd30:	2301      	movs	r3, #1
 800cd32:	6013      	str	r3, [r2, #0]
 800cd34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cd36:	b113      	cbz	r3, 800cd3e <_dtoa_r+0xc6>
 800cd38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cd3a:	4b84      	ldr	r3, [pc, #528]	@ (800cf4c <_dtoa_r+0x2d4>)
 800cd3c:	6013      	str	r3, [r2, #0]
 800cd3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cf60 <_dtoa_r+0x2e8>
 800cd42:	f000 bd33 	b.w	800d7ac <_dtoa_r+0xb34>
 800cd46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cd4a:	aa16      	add	r2, sp, #88	@ 0x58
 800cd4c:	a917      	add	r1, sp, #92	@ 0x5c
 800cd4e:	4658      	mov	r0, fp
 800cd50:	f001 fa3a 	bl	800e1c8 <__d2b>
 800cd54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cd58:	4681      	mov	r9, r0
 800cd5a:	2e00      	cmp	r6, #0
 800cd5c:	d077      	beq.n	800ce4e <_dtoa_r+0x1d6>
 800cd5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cd64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cd70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cd74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cd78:	4619      	mov	r1, r3
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	4b74      	ldr	r3, [pc, #464]	@ (800cf50 <_dtoa_r+0x2d8>)
 800cd7e:	f7f3 fa8b 	bl	8000298 <__aeabi_dsub>
 800cd82:	a369      	add	r3, pc, #420	@ (adr r3, 800cf28 <_dtoa_r+0x2b0>)
 800cd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd88:	f7f3 fc3e 	bl	8000608 <__aeabi_dmul>
 800cd8c:	a368      	add	r3, pc, #416	@ (adr r3, 800cf30 <_dtoa_r+0x2b8>)
 800cd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd92:	f7f3 fa83 	bl	800029c <__adddf3>
 800cd96:	4604      	mov	r4, r0
 800cd98:	4630      	mov	r0, r6
 800cd9a:	460d      	mov	r5, r1
 800cd9c:	f7f3 fbca 	bl	8000534 <__aeabi_i2d>
 800cda0:	a365      	add	r3, pc, #404	@ (adr r3, 800cf38 <_dtoa_r+0x2c0>)
 800cda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda6:	f7f3 fc2f 	bl	8000608 <__aeabi_dmul>
 800cdaa:	4602      	mov	r2, r0
 800cdac:	460b      	mov	r3, r1
 800cdae:	4620      	mov	r0, r4
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	f7f3 fa73 	bl	800029c <__adddf3>
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	460d      	mov	r5, r1
 800cdba:	f7f3 fed5 	bl	8000b68 <__aeabi_d2iz>
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	4607      	mov	r7, r0
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	4620      	mov	r0, r4
 800cdc6:	4629      	mov	r1, r5
 800cdc8:	f7f3 fe90 	bl	8000aec <__aeabi_dcmplt>
 800cdcc:	b140      	cbz	r0, 800cde0 <_dtoa_r+0x168>
 800cdce:	4638      	mov	r0, r7
 800cdd0:	f7f3 fbb0 	bl	8000534 <__aeabi_i2d>
 800cdd4:	4622      	mov	r2, r4
 800cdd6:	462b      	mov	r3, r5
 800cdd8:	f7f3 fe7e 	bl	8000ad8 <__aeabi_dcmpeq>
 800cddc:	b900      	cbnz	r0, 800cde0 <_dtoa_r+0x168>
 800cdde:	3f01      	subs	r7, #1
 800cde0:	2f16      	cmp	r7, #22
 800cde2:	d851      	bhi.n	800ce88 <_dtoa_r+0x210>
 800cde4:	4b5b      	ldr	r3, [pc, #364]	@ (800cf54 <_dtoa_r+0x2dc>)
 800cde6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cdf2:	f7f3 fe7b 	bl	8000aec <__aeabi_dcmplt>
 800cdf6:	2800      	cmp	r0, #0
 800cdf8:	d048      	beq.n	800ce8c <_dtoa_r+0x214>
 800cdfa:	3f01      	subs	r7, #1
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	9312      	str	r3, [sp, #72]	@ 0x48
 800ce00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ce02:	1b9b      	subs	r3, r3, r6
 800ce04:	1e5a      	subs	r2, r3, #1
 800ce06:	bf44      	itt	mi
 800ce08:	f1c3 0801 	rsbmi	r8, r3, #1
 800ce0c:	2300      	movmi	r3, #0
 800ce0e:	9208      	str	r2, [sp, #32]
 800ce10:	bf54      	ite	pl
 800ce12:	f04f 0800 	movpl.w	r8, #0
 800ce16:	9308      	strmi	r3, [sp, #32]
 800ce18:	2f00      	cmp	r7, #0
 800ce1a:	db39      	blt.n	800ce90 <_dtoa_r+0x218>
 800ce1c:	9b08      	ldr	r3, [sp, #32]
 800ce1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ce20:	443b      	add	r3, r7
 800ce22:	9308      	str	r3, [sp, #32]
 800ce24:	2300      	movs	r3, #0
 800ce26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce2a:	2b09      	cmp	r3, #9
 800ce2c:	d864      	bhi.n	800cef8 <_dtoa_r+0x280>
 800ce2e:	2b05      	cmp	r3, #5
 800ce30:	bfc4      	itt	gt
 800ce32:	3b04      	subgt	r3, #4
 800ce34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ce36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce38:	f1a3 0302 	sub.w	r3, r3, #2
 800ce3c:	bfcc      	ite	gt
 800ce3e:	2400      	movgt	r4, #0
 800ce40:	2401      	movle	r4, #1
 800ce42:	2b03      	cmp	r3, #3
 800ce44:	d863      	bhi.n	800cf0e <_dtoa_r+0x296>
 800ce46:	e8df f003 	tbb	[pc, r3]
 800ce4a:	372a      	.short	0x372a
 800ce4c:	5535      	.short	0x5535
 800ce4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ce52:	441e      	add	r6, r3
 800ce54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ce58:	2b20      	cmp	r3, #32
 800ce5a:	bfc1      	itttt	gt
 800ce5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ce60:	409f      	lslgt	r7, r3
 800ce62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ce66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ce6a:	bfd6      	itet	le
 800ce6c:	f1c3 0320 	rsble	r3, r3, #32
 800ce70:	ea47 0003 	orrgt.w	r0, r7, r3
 800ce74:	fa04 f003 	lslle.w	r0, r4, r3
 800ce78:	f7f3 fb4c 	bl	8000514 <__aeabi_ui2d>
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ce82:	3e01      	subs	r6, #1
 800ce84:	9214      	str	r2, [sp, #80]	@ 0x50
 800ce86:	e777      	b.n	800cd78 <_dtoa_r+0x100>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e7b8      	b.n	800cdfe <_dtoa_r+0x186>
 800ce8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ce8e:	e7b7      	b.n	800ce00 <_dtoa_r+0x188>
 800ce90:	427b      	negs	r3, r7
 800ce92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce94:	2300      	movs	r3, #0
 800ce96:	eba8 0807 	sub.w	r8, r8, r7
 800ce9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce9c:	e7c4      	b.n	800ce28 <_dtoa_r+0x1b0>
 800ce9e:	2300      	movs	r3, #0
 800cea0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cea2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	dc35      	bgt.n	800cf14 <_dtoa_r+0x29c>
 800cea8:	2301      	movs	r3, #1
 800ceaa:	9300      	str	r3, [sp, #0]
 800ceac:	9307      	str	r3, [sp, #28]
 800ceae:	461a      	mov	r2, r3
 800ceb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ceb2:	e00b      	b.n	800cecc <_dtoa_r+0x254>
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	e7f3      	b.n	800cea0 <_dtoa_r+0x228>
 800ceb8:	2300      	movs	r3, #0
 800ceba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cebc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cebe:	18fb      	adds	r3, r7, r3
 800cec0:	9300      	str	r3, [sp, #0]
 800cec2:	3301      	adds	r3, #1
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	9307      	str	r3, [sp, #28]
 800cec8:	bfb8      	it	lt
 800ceca:	2301      	movlt	r3, #1
 800cecc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ced0:	2100      	movs	r1, #0
 800ced2:	2204      	movs	r2, #4
 800ced4:	f102 0514 	add.w	r5, r2, #20
 800ced8:	429d      	cmp	r5, r3
 800ceda:	d91f      	bls.n	800cf1c <_dtoa_r+0x2a4>
 800cedc:	6041      	str	r1, [r0, #4]
 800cede:	4658      	mov	r0, fp
 800cee0:	f000 fd8e 	bl	800da00 <_Balloc>
 800cee4:	4682      	mov	sl, r0
 800cee6:	2800      	cmp	r0, #0
 800cee8:	d13c      	bne.n	800cf64 <_dtoa_r+0x2ec>
 800ceea:	4b1b      	ldr	r3, [pc, #108]	@ (800cf58 <_dtoa_r+0x2e0>)
 800ceec:	4602      	mov	r2, r0
 800ceee:	f240 11af 	movw	r1, #431	@ 0x1af
 800cef2:	e6d8      	b.n	800cca6 <_dtoa_r+0x2e>
 800cef4:	2301      	movs	r3, #1
 800cef6:	e7e0      	b.n	800ceba <_dtoa_r+0x242>
 800cef8:	2401      	movs	r4, #1
 800cefa:	2300      	movs	r3, #0
 800cefc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cefe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cf00:	f04f 33ff 	mov.w	r3, #4294967295
 800cf04:	9300      	str	r3, [sp, #0]
 800cf06:	9307      	str	r3, [sp, #28]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	2312      	movs	r3, #18
 800cf0c:	e7d0      	b.n	800ceb0 <_dtoa_r+0x238>
 800cf0e:	2301      	movs	r3, #1
 800cf10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf12:	e7f5      	b.n	800cf00 <_dtoa_r+0x288>
 800cf14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	9307      	str	r3, [sp, #28]
 800cf1a:	e7d7      	b.n	800cecc <_dtoa_r+0x254>
 800cf1c:	3101      	adds	r1, #1
 800cf1e:	0052      	lsls	r2, r2, #1
 800cf20:	e7d8      	b.n	800ced4 <_dtoa_r+0x25c>
 800cf22:	bf00      	nop
 800cf24:	f3af 8000 	nop.w
 800cf28:	636f4361 	.word	0x636f4361
 800cf2c:	3fd287a7 	.word	0x3fd287a7
 800cf30:	8b60c8b3 	.word	0x8b60c8b3
 800cf34:	3fc68a28 	.word	0x3fc68a28
 800cf38:	509f79fb 	.word	0x509f79fb
 800cf3c:	3fd34413 	.word	0x3fd34413
 800cf40:	0801061a 	.word	0x0801061a
 800cf44:	08010631 	.word	0x08010631
 800cf48:	7ff00000 	.word	0x7ff00000
 800cf4c:	080105e5 	.word	0x080105e5
 800cf50:	3ff80000 	.word	0x3ff80000
 800cf54:	08010728 	.word	0x08010728
 800cf58:	08010689 	.word	0x08010689
 800cf5c:	08010616 	.word	0x08010616
 800cf60:	080105e4 	.word	0x080105e4
 800cf64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cf68:	6018      	str	r0, [r3, #0]
 800cf6a:	9b07      	ldr	r3, [sp, #28]
 800cf6c:	2b0e      	cmp	r3, #14
 800cf6e:	f200 80a4 	bhi.w	800d0ba <_dtoa_r+0x442>
 800cf72:	2c00      	cmp	r4, #0
 800cf74:	f000 80a1 	beq.w	800d0ba <_dtoa_r+0x442>
 800cf78:	2f00      	cmp	r7, #0
 800cf7a:	dd33      	ble.n	800cfe4 <_dtoa_r+0x36c>
 800cf7c:	4bad      	ldr	r3, [pc, #692]	@ (800d234 <_dtoa_r+0x5bc>)
 800cf7e:	f007 020f 	and.w	r2, r7, #15
 800cf82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf86:	ed93 7b00 	vldr	d7, [r3]
 800cf8a:	05f8      	lsls	r0, r7, #23
 800cf8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cf90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cf94:	d516      	bpl.n	800cfc4 <_dtoa_r+0x34c>
 800cf96:	4ba8      	ldr	r3, [pc, #672]	@ (800d238 <_dtoa_r+0x5c0>)
 800cf98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cfa0:	f7f3 fc5c 	bl	800085c <__aeabi_ddiv>
 800cfa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfa8:	f004 040f 	and.w	r4, r4, #15
 800cfac:	2603      	movs	r6, #3
 800cfae:	4da2      	ldr	r5, [pc, #648]	@ (800d238 <_dtoa_r+0x5c0>)
 800cfb0:	b954      	cbnz	r4, 800cfc8 <_dtoa_r+0x350>
 800cfb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cfb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfba:	f7f3 fc4f 	bl	800085c <__aeabi_ddiv>
 800cfbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfc2:	e028      	b.n	800d016 <_dtoa_r+0x39e>
 800cfc4:	2602      	movs	r6, #2
 800cfc6:	e7f2      	b.n	800cfae <_dtoa_r+0x336>
 800cfc8:	07e1      	lsls	r1, r4, #31
 800cfca:	d508      	bpl.n	800cfde <_dtoa_r+0x366>
 800cfcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cfd4:	f7f3 fb18 	bl	8000608 <__aeabi_dmul>
 800cfd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfdc:	3601      	adds	r6, #1
 800cfde:	1064      	asrs	r4, r4, #1
 800cfe0:	3508      	adds	r5, #8
 800cfe2:	e7e5      	b.n	800cfb0 <_dtoa_r+0x338>
 800cfe4:	f000 80d2 	beq.w	800d18c <_dtoa_r+0x514>
 800cfe8:	427c      	negs	r4, r7
 800cfea:	4b92      	ldr	r3, [pc, #584]	@ (800d234 <_dtoa_r+0x5bc>)
 800cfec:	4d92      	ldr	r5, [pc, #584]	@ (800d238 <_dtoa_r+0x5c0>)
 800cfee:	f004 020f 	and.w	r2, r4, #15
 800cff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cffe:	f7f3 fb03 	bl	8000608 <__aeabi_dmul>
 800d002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d006:	1124      	asrs	r4, r4, #4
 800d008:	2300      	movs	r3, #0
 800d00a:	2602      	movs	r6, #2
 800d00c:	2c00      	cmp	r4, #0
 800d00e:	f040 80b2 	bne.w	800d176 <_dtoa_r+0x4fe>
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1d3      	bne.n	800cfbe <_dtoa_r+0x346>
 800d016:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d018:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	f000 80b7 	beq.w	800d190 <_dtoa_r+0x518>
 800d022:	4b86      	ldr	r3, [pc, #536]	@ (800d23c <_dtoa_r+0x5c4>)
 800d024:	2200      	movs	r2, #0
 800d026:	4620      	mov	r0, r4
 800d028:	4629      	mov	r1, r5
 800d02a:	f7f3 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800d02e:	2800      	cmp	r0, #0
 800d030:	f000 80ae 	beq.w	800d190 <_dtoa_r+0x518>
 800d034:	9b07      	ldr	r3, [sp, #28]
 800d036:	2b00      	cmp	r3, #0
 800d038:	f000 80aa 	beq.w	800d190 <_dtoa_r+0x518>
 800d03c:	9b00      	ldr	r3, [sp, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	dd37      	ble.n	800d0b2 <_dtoa_r+0x43a>
 800d042:	1e7b      	subs	r3, r7, #1
 800d044:	9304      	str	r3, [sp, #16]
 800d046:	4620      	mov	r0, r4
 800d048:	4b7d      	ldr	r3, [pc, #500]	@ (800d240 <_dtoa_r+0x5c8>)
 800d04a:	2200      	movs	r2, #0
 800d04c:	4629      	mov	r1, r5
 800d04e:	f7f3 fadb 	bl	8000608 <__aeabi_dmul>
 800d052:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d056:	9c00      	ldr	r4, [sp, #0]
 800d058:	3601      	adds	r6, #1
 800d05a:	4630      	mov	r0, r6
 800d05c:	f7f3 fa6a 	bl	8000534 <__aeabi_i2d>
 800d060:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d064:	f7f3 fad0 	bl	8000608 <__aeabi_dmul>
 800d068:	4b76      	ldr	r3, [pc, #472]	@ (800d244 <_dtoa_r+0x5cc>)
 800d06a:	2200      	movs	r2, #0
 800d06c:	f7f3 f916 	bl	800029c <__adddf3>
 800d070:	4605      	mov	r5, r0
 800d072:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d076:	2c00      	cmp	r4, #0
 800d078:	f040 808d 	bne.w	800d196 <_dtoa_r+0x51e>
 800d07c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d080:	4b71      	ldr	r3, [pc, #452]	@ (800d248 <_dtoa_r+0x5d0>)
 800d082:	2200      	movs	r2, #0
 800d084:	f7f3 f908 	bl	8000298 <__aeabi_dsub>
 800d088:	4602      	mov	r2, r0
 800d08a:	460b      	mov	r3, r1
 800d08c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d090:	462a      	mov	r2, r5
 800d092:	4633      	mov	r3, r6
 800d094:	f7f3 fd48 	bl	8000b28 <__aeabi_dcmpgt>
 800d098:	2800      	cmp	r0, #0
 800d09a:	f040 828b 	bne.w	800d5b4 <_dtoa_r+0x93c>
 800d09e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0a2:	462a      	mov	r2, r5
 800d0a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d0a8:	f7f3 fd20 	bl	8000aec <__aeabi_dcmplt>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	f040 8128 	bne.w	800d302 <_dtoa_r+0x68a>
 800d0b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d0b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d0ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	f2c0 815a 	blt.w	800d376 <_dtoa_r+0x6fe>
 800d0c2:	2f0e      	cmp	r7, #14
 800d0c4:	f300 8157 	bgt.w	800d376 <_dtoa_r+0x6fe>
 800d0c8:	4b5a      	ldr	r3, [pc, #360]	@ (800d234 <_dtoa_r+0x5bc>)
 800d0ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d0ce:	ed93 7b00 	vldr	d7, [r3]
 800d0d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	ed8d 7b00 	vstr	d7, [sp]
 800d0da:	da03      	bge.n	800d0e4 <_dtoa_r+0x46c>
 800d0dc:	9b07      	ldr	r3, [sp, #28]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f340 8101 	ble.w	800d2e6 <_dtoa_r+0x66e>
 800d0e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d0e8:	4656      	mov	r6, sl
 800d0ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0ee:	4620      	mov	r0, r4
 800d0f0:	4629      	mov	r1, r5
 800d0f2:	f7f3 fbb3 	bl	800085c <__aeabi_ddiv>
 800d0f6:	f7f3 fd37 	bl	8000b68 <__aeabi_d2iz>
 800d0fa:	4680      	mov	r8, r0
 800d0fc:	f7f3 fa1a 	bl	8000534 <__aeabi_i2d>
 800d100:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d104:	f7f3 fa80 	bl	8000608 <__aeabi_dmul>
 800d108:	4602      	mov	r2, r0
 800d10a:	460b      	mov	r3, r1
 800d10c:	4620      	mov	r0, r4
 800d10e:	4629      	mov	r1, r5
 800d110:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d114:	f7f3 f8c0 	bl	8000298 <__aeabi_dsub>
 800d118:	f806 4b01 	strb.w	r4, [r6], #1
 800d11c:	9d07      	ldr	r5, [sp, #28]
 800d11e:	eba6 040a 	sub.w	r4, r6, sl
 800d122:	42a5      	cmp	r5, r4
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	f040 8117 	bne.w	800d35a <_dtoa_r+0x6e2>
 800d12c:	f7f3 f8b6 	bl	800029c <__adddf3>
 800d130:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d134:	4604      	mov	r4, r0
 800d136:	460d      	mov	r5, r1
 800d138:	f7f3 fcf6 	bl	8000b28 <__aeabi_dcmpgt>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	f040 80f9 	bne.w	800d334 <_dtoa_r+0x6bc>
 800d142:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d146:	4620      	mov	r0, r4
 800d148:	4629      	mov	r1, r5
 800d14a:	f7f3 fcc5 	bl	8000ad8 <__aeabi_dcmpeq>
 800d14e:	b118      	cbz	r0, 800d158 <_dtoa_r+0x4e0>
 800d150:	f018 0f01 	tst.w	r8, #1
 800d154:	f040 80ee 	bne.w	800d334 <_dtoa_r+0x6bc>
 800d158:	4649      	mov	r1, r9
 800d15a:	4658      	mov	r0, fp
 800d15c:	f000 fc90 	bl	800da80 <_Bfree>
 800d160:	2300      	movs	r3, #0
 800d162:	7033      	strb	r3, [r6, #0]
 800d164:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d166:	3701      	adds	r7, #1
 800d168:	601f      	str	r7, [r3, #0]
 800d16a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	f000 831d 	beq.w	800d7ac <_dtoa_r+0xb34>
 800d172:	601e      	str	r6, [r3, #0]
 800d174:	e31a      	b.n	800d7ac <_dtoa_r+0xb34>
 800d176:	07e2      	lsls	r2, r4, #31
 800d178:	d505      	bpl.n	800d186 <_dtoa_r+0x50e>
 800d17a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d17e:	f7f3 fa43 	bl	8000608 <__aeabi_dmul>
 800d182:	3601      	adds	r6, #1
 800d184:	2301      	movs	r3, #1
 800d186:	1064      	asrs	r4, r4, #1
 800d188:	3508      	adds	r5, #8
 800d18a:	e73f      	b.n	800d00c <_dtoa_r+0x394>
 800d18c:	2602      	movs	r6, #2
 800d18e:	e742      	b.n	800d016 <_dtoa_r+0x39e>
 800d190:	9c07      	ldr	r4, [sp, #28]
 800d192:	9704      	str	r7, [sp, #16]
 800d194:	e761      	b.n	800d05a <_dtoa_r+0x3e2>
 800d196:	4b27      	ldr	r3, [pc, #156]	@ (800d234 <_dtoa_r+0x5bc>)
 800d198:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d19a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d19e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1a2:	4454      	add	r4, sl
 800d1a4:	2900      	cmp	r1, #0
 800d1a6:	d053      	beq.n	800d250 <_dtoa_r+0x5d8>
 800d1a8:	4928      	ldr	r1, [pc, #160]	@ (800d24c <_dtoa_r+0x5d4>)
 800d1aa:	2000      	movs	r0, #0
 800d1ac:	f7f3 fb56 	bl	800085c <__aeabi_ddiv>
 800d1b0:	4633      	mov	r3, r6
 800d1b2:	462a      	mov	r2, r5
 800d1b4:	f7f3 f870 	bl	8000298 <__aeabi_dsub>
 800d1b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d1bc:	4656      	mov	r6, sl
 800d1be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1c2:	f7f3 fcd1 	bl	8000b68 <__aeabi_d2iz>
 800d1c6:	4605      	mov	r5, r0
 800d1c8:	f7f3 f9b4 	bl	8000534 <__aeabi_i2d>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	460b      	mov	r3, r1
 800d1d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1d4:	f7f3 f860 	bl	8000298 <__aeabi_dsub>
 800d1d8:	3530      	adds	r5, #48	@ 0x30
 800d1da:	4602      	mov	r2, r0
 800d1dc:	460b      	mov	r3, r1
 800d1de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d1e2:	f806 5b01 	strb.w	r5, [r6], #1
 800d1e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d1ea:	f7f3 fc7f 	bl	8000aec <__aeabi_dcmplt>
 800d1ee:	2800      	cmp	r0, #0
 800d1f0:	d171      	bne.n	800d2d6 <_dtoa_r+0x65e>
 800d1f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d1f6:	4911      	ldr	r1, [pc, #68]	@ (800d23c <_dtoa_r+0x5c4>)
 800d1f8:	2000      	movs	r0, #0
 800d1fa:	f7f3 f84d 	bl	8000298 <__aeabi_dsub>
 800d1fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d202:	f7f3 fc73 	bl	8000aec <__aeabi_dcmplt>
 800d206:	2800      	cmp	r0, #0
 800d208:	f040 8095 	bne.w	800d336 <_dtoa_r+0x6be>
 800d20c:	42a6      	cmp	r6, r4
 800d20e:	f43f af50 	beq.w	800d0b2 <_dtoa_r+0x43a>
 800d212:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d216:	4b0a      	ldr	r3, [pc, #40]	@ (800d240 <_dtoa_r+0x5c8>)
 800d218:	2200      	movs	r2, #0
 800d21a:	f7f3 f9f5 	bl	8000608 <__aeabi_dmul>
 800d21e:	4b08      	ldr	r3, [pc, #32]	@ (800d240 <_dtoa_r+0x5c8>)
 800d220:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d224:	2200      	movs	r2, #0
 800d226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d22a:	f7f3 f9ed 	bl	8000608 <__aeabi_dmul>
 800d22e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d232:	e7c4      	b.n	800d1be <_dtoa_r+0x546>
 800d234:	08010728 	.word	0x08010728
 800d238:	08010700 	.word	0x08010700
 800d23c:	3ff00000 	.word	0x3ff00000
 800d240:	40240000 	.word	0x40240000
 800d244:	401c0000 	.word	0x401c0000
 800d248:	40140000 	.word	0x40140000
 800d24c:	3fe00000 	.word	0x3fe00000
 800d250:	4631      	mov	r1, r6
 800d252:	4628      	mov	r0, r5
 800d254:	f7f3 f9d8 	bl	8000608 <__aeabi_dmul>
 800d258:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d25c:	9415      	str	r4, [sp, #84]	@ 0x54
 800d25e:	4656      	mov	r6, sl
 800d260:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d264:	f7f3 fc80 	bl	8000b68 <__aeabi_d2iz>
 800d268:	4605      	mov	r5, r0
 800d26a:	f7f3 f963 	bl	8000534 <__aeabi_i2d>
 800d26e:	4602      	mov	r2, r0
 800d270:	460b      	mov	r3, r1
 800d272:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d276:	f7f3 f80f 	bl	8000298 <__aeabi_dsub>
 800d27a:	3530      	adds	r5, #48	@ 0x30
 800d27c:	f806 5b01 	strb.w	r5, [r6], #1
 800d280:	4602      	mov	r2, r0
 800d282:	460b      	mov	r3, r1
 800d284:	42a6      	cmp	r6, r4
 800d286:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d28a:	f04f 0200 	mov.w	r2, #0
 800d28e:	d124      	bne.n	800d2da <_dtoa_r+0x662>
 800d290:	4bac      	ldr	r3, [pc, #688]	@ (800d544 <_dtoa_r+0x8cc>)
 800d292:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d296:	f7f3 f801 	bl	800029c <__adddf3>
 800d29a:	4602      	mov	r2, r0
 800d29c:	460b      	mov	r3, r1
 800d29e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2a2:	f7f3 fc41 	bl	8000b28 <__aeabi_dcmpgt>
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d145      	bne.n	800d336 <_dtoa_r+0x6be>
 800d2aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d2ae:	49a5      	ldr	r1, [pc, #660]	@ (800d544 <_dtoa_r+0x8cc>)
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	f7f2 fff1 	bl	8000298 <__aeabi_dsub>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	460b      	mov	r3, r1
 800d2ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2be:	f7f3 fc15 	bl	8000aec <__aeabi_dcmplt>
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	f43f aef5 	beq.w	800d0b2 <_dtoa_r+0x43a>
 800d2c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d2ca:	1e73      	subs	r3, r6, #1
 800d2cc:	9315      	str	r3, [sp, #84]	@ 0x54
 800d2ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d2d2:	2b30      	cmp	r3, #48	@ 0x30
 800d2d4:	d0f8      	beq.n	800d2c8 <_dtoa_r+0x650>
 800d2d6:	9f04      	ldr	r7, [sp, #16]
 800d2d8:	e73e      	b.n	800d158 <_dtoa_r+0x4e0>
 800d2da:	4b9b      	ldr	r3, [pc, #620]	@ (800d548 <_dtoa_r+0x8d0>)
 800d2dc:	f7f3 f994 	bl	8000608 <__aeabi_dmul>
 800d2e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2e4:	e7bc      	b.n	800d260 <_dtoa_r+0x5e8>
 800d2e6:	d10c      	bne.n	800d302 <_dtoa_r+0x68a>
 800d2e8:	4b98      	ldr	r3, [pc, #608]	@ (800d54c <_dtoa_r+0x8d4>)
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d2f0:	f7f3 f98a 	bl	8000608 <__aeabi_dmul>
 800d2f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2f8:	f7f3 fc0c 	bl	8000b14 <__aeabi_dcmpge>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	f000 8157 	beq.w	800d5b0 <_dtoa_r+0x938>
 800d302:	2400      	movs	r4, #0
 800d304:	4625      	mov	r5, r4
 800d306:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d308:	43db      	mvns	r3, r3
 800d30a:	9304      	str	r3, [sp, #16]
 800d30c:	4656      	mov	r6, sl
 800d30e:	2700      	movs	r7, #0
 800d310:	4621      	mov	r1, r4
 800d312:	4658      	mov	r0, fp
 800d314:	f000 fbb4 	bl	800da80 <_Bfree>
 800d318:	2d00      	cmp	r5, #0
 800d31a:	d0dc      	beq.n	800d2d6 <_dtoa_r+0x65e>
 800d31c:	b12f      	cbz	r7, 800d32a <_dtoa_r+0x6b2>
 800d31e:	42af      	cmp	r7, r5
 800d320:	d003      	beq.n	800d32a <_dtoa_r+0x6b2>
 800d322:	4639      	mov	r1, r7
 800d324:	4658      	mov	r0, fp
 800d326:	f000 fbab 	bl	800da80 <_Bfree>
 800d32a:	4629      	mov	r1, r5
 800d32c:	4658      	mov	r0, fp
 800d32e:	f000 fba7 	bl	800da80 <_Bfree>
 800d332:	e7d0      	b.n	800d2d6 <_dtoa_r+0x65e>
 800d334:	9704      	str	r7, [sp, #16]
 800d336:	4633      	mov	r3, r6
 800d338:	461e      	mov	r6, r3
 800d33a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d33e:	2a39      	cmp	r2, #57	@ 0x39
 800d340:	d107      	bne.n	800d352 <_dtoa_r+0x6da>
 800d342:	459a      	cmp	sl, r3
 800d344:	d1f8      	bne.n	800d338 <_dtoa_r+0x6c0>
 800d346:	9a04      	ldr	r2, [sp, #16]
 800d348:	3201      	adds	r2, #1
 800d34a:	9204      	str	r2, [sp, #16]
 800d34c:	2230      	movs	r2, #48	@ 0x30
 800d34e:	f88a 2000 	strb.w	r2, [sl]
 800d352:	781a      	ldrb	r2, [r3, #0]
 800d354:	3201      	adds	r2, #1
 800d356:	701a      	strb	r2, [r3, #0]
 800d358:	e7bd      	b.n	800d2d6 <_dtoa_r+0x65e>
 800d35a:	4b7b      	ldr	r3, [pc, #492]	@ (800d548 <_dtoa_r+0x8d0>)
 800d35c:	2200      	movs	r2, #0
 800d35e:	f7f3 f953 	bl	8000608 <__aeabi_dmul>
 800d362:	2200      	movs	r2, #0
 800d364:	2300      	movs	r3, #0
 800d366:	4604      	mov	r4, r0
 800d368:	460d      	mov	r5, r1
 800d36a:	f7f3 fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800d36e:	2800      	cmp	r0, #0
 800d370:	f43f aebb 	beq.w	800d0ea <_dtoa_r+0x472>
 800d374:	e6f0      	b.n	800d158 <_dtoa_r+0x4e0>
 800d376:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d378:	2a00      	cmp	r2, #0
 800d37a:	f000 80db 	beq.w	800d534 <_dtoa_r+0x8bc>
 800d37e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d380:	2a01      	cmp	r2, #1
 800d382:	f300 80bf 	bgt.w	800d504 <_dtoa_r+0x88c>
 800d386:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d388:	2a00      	cmp	r2, #0
 800d38a:	f000 80b7 	beq.w	800d4fc <_dtoa_r+0x884>
 800d38e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d392:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d394:	4646      	mov	r6, r8
 800d396:	9a08      	ldr	r2, [sp, #32]
 800d398:	2101      	movs	r1, #1
 800d39a:	441a      	add	r2, r3
 800d39c:	4658      	mov	r0, fp
 800d39e:	4498      	add	r8, r3
 800d3a0:	9208      	str	r2, [sp, #32]
 800d3a2:	f000 fc6b 	bl	800dc7c <__i2b>
 800d3a6:	4605      	mov	r5, r0
 800d3a8:	b15e      	cbz	r6, 800d3c2 <_dtoa_r+0x74a>
 800d3aa:	9b08      	ldr	r3, [sp, #32]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	dd08      	ble.n	800d3c2 <_dtoa_r+0x74a>
 800d3b0:	42b3      	cmp	r3, r6
 800d3b2:	9a08      	ldr	r2, [sp, #32]
 800d3b4:	bfa8      	it	ge
 800d3b6:	4633      	movge	r3, r6
 800d3b8:	eba8 0803 	sub.w	r8, r8, r3
 800d3bc:	1af6      	subs	r6, r6, r3
 800d3be:	1ad3      	subs	r3, r2, r3
 800d3c0:	9308      	str	r3, [sp, #32]
 800d3c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3c4:	b1f3      	cbz	r3, 800d404 <_dtoa_r+0x78c>
 800d3c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f000 80b7 	beq.w	800d53c <_dtoa_r+0x8c4>
 800d3ce:	b18c      	cbz	r4, 800d3f4 <_dtoa_r+0x77c>
 800d3d0:	4629      	mov	r1, r5
 800d3d2:	4622      	mov	r2, r4
 800d3d4:	4658      	mov	r0, fp
 800d3d6:	f000 fd11 	bl	800ddfc <__pow5mult>
 800d3da:	464a      	mov	r2, r9
 800d3dc:	4601      	mov	r1, r0
 800d3de:	4605      	mov	r5, r0
 800d3e0:	4658      	mov	r0, fp
 800d3e2:	f000 fc61 	bl	800dca8 <__multiply>
 800d3e6:	4649      	mov	r1, r9
 800d3e8:	9004      	str	r0, [sp, #16]
 800d3ea:	4658      	mov	r0, fp
 800d3ec:	f000 fb48 	bl	800da80 <_Bfree>
 800d3f0:	9b04      	ldr	r3, [sp, #16]
 800d3f2:	4699      	mov	r9, r3
 800d3f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3f6:	1b1a      	subs	r2, r3, r4
 800d3f8:	d004      	beq.n	800d404 <_dtoa_r+0x78c>
 800d3fa:	4649      	mov	r1, r9
 800d3fc:	4658      	mov	r0, fp
 800d3fe:	f000 fcfd 	bl	800ddfc <__pow5mult>
 800d402:	4681      	mov	r9, r0
 800d404:	2101      	movs	r1, #1
 800d406:	4658      	mov	r0, fp
 800d408:	f000 fc38 	bl	800dc7c <__i2b>
 800d40c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d40e:	4604      	mov	r4, r0
 800d410:	2b00      	cmp	r3, #0
 800d412:	f000 81cf 	beq.w	800d7b4 <_dtoa_r+0xb3c>
 800d416:	461a      	mov	r2, r3
 800d418:	4601      	mov	r1, r0
 800d41a:	4658      	mov	r0, fp
 800d41c:	f000 fcee 	bl	800ddfc <__pow5mult>
 800d420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d422:	2b01      	cmp	r3, #1
 800d424:	4604      	mov	r4, r0
 800d426:	f300 8095 	bgt.w	800d554 <_dtoa_r+0x8dc>
 800d42a:	9b02      	ldr	r3, [sp, #8]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	f040 8087 	bne.w	800d540 <_dtoa_r+0x8c8>
 800d432:	9b03      	ldr	r3, [sp, #12]
 800d434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d438:	2b00      	cmp	r3, #0
 800d43a:	f040 8089 	bne.w	800d550 <_dtoa_r+0x8d8>
 800d43e:	9b03      	ldr	r3, [sp, #12]
 800d440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d444:	0d1b      	lsrs	r3, r3, #20
 800d446:	051b      	lsls	r3, r3, #20
 800d448:	b12b      	cbz	r3, 800d456 <_dtoa_r+0x7de>
 800d44a:	9b08      	ldr	r3, [sp, #32]
 800d44c:	3301      	adds	r3, #1
 800d44e:	9308      	str	r3, [sp, #32]
 800d450:	f108 0801 	add.w	r8, r8, #1
 800d454:	2301      	movs	r3, #1
 800d456:	930a      	str	r3, [sp, #40]	@ 0x28
 800d458:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	f000 81b0 	beq.w	800d7c0 <_dtoa_r+0xb48>
 800d460:	6923      	ldr	r3, [r4, #16]
 800d462:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d466:	6918      	ldr	r0, [r3, #16]
 800d468:	f000 fbbc 	bl	800dbe4 <__hi0bits>
 800d46c:	f1c0 0020 	rsb	r0, r0, #32
 800d470:	9b08      	ldr	r3, [sp, #32]
 800d472:	4418      	add	r0, r3
 800d474:	f010 001f 	ands.w	r0, r0, #31
 800d478:	d077      	beq.n	800d56a <_dtoa_r+0x8f2>
 800d47a:	f1c0 0320 	rsb	r3, r0, #32
 800d47e:	2b04      	cmp	r3, #4
 800d480:	dd6b      	ble.n	800d55a <_dtoa_r+0x8e2>
 800d482:	9b08      	ldr	r3, [sp, #32]
 800d484:	f1c0 001c 	rsb	r0, r0, #28
 800d488:	4403      	add	r3, r0
 800d48a:	4480      	add	r8, r0
 800d48c:	4406      	add	r6, r0
 800d48e:	9308      	str	r3, [sp, #32]
 800d490:	f1b8 0f00 	cmp.w	r8, #0
 800d494:	dd05      	ble.n	800d4a2 <_dtoa_r+0x82a>
 800d496:	4649      	mov	r1, r9
 800d498:	4642      	mov	r2, r8
 800d49a:	4658      	mov	r0, fp
 800d49c:	f000 fd08 	bl	800deb0 <__lshift>
 800d4a0:	4681      	mov	r9, r0
 800d4a2:	9b08      	ldr	r3, [sp, #32]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	dd05      	ble.n	800d4b4 <_dtoa_r+0x83c>
 800d4a8:	4621      	mov	r1, r4
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	4658      	mov	r0, fp
 800d4ae:	f000 fcff 	bl	800deb0 <__lshift>
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d059      	beq.n	800d56e <_dtoa_r+0x8f6>
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	4648      	mov	r0, r9
 800d4be:	f000 fd63 	bl	800df88 <__mcmp>
 800d4c2:	2800      	cmp	r0, #0
 800d4c4:	da53      	bge.n	800d56e <_dtoa_r+0x8f6>
 800d4c6:	1e7b      	subs	r3, r7, #1
 800d4c8:	9304      	str	r3, [sp, #16]
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	220a      	movs	r2, #10
 800d4d0:	4658      	mov	r0, fp
 800d4d2:	f000 faf7 	bl	800dac4 <__multadd>
 800d4d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4d8:	4681      	mov	r9, r0
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	f000 8172 	beq.w	800d7c4 <_dtoa_r+0xb4c>
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	4629      	mov	r1, r5
 800d4e4:	220a      	movs	r2, #10
 800d4e6:	4658      	mov	r0, fp
 800d4e8:	f000 faec 	bl	800dac4 <__multadd>
 800d4ec:	9b00      	ldr	r3, [sp, #0]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	4605      	mov	r5, r0
 800d4f2:	dc67      	bgt.n	800d5c4 <_dtoa_r+0x94c>
 800d4f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4f6:	2b02      	cmp	r3, #2
 800d4f8:	dc41      	bgt.n	800d57e <_dtoa_r+0x906>
 800d4fa:	e063      	b.n	800d5c4 <_dtoa_r+0x94c>
 800d4fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d4fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d502:	e746      	b.n	800d392 <_dtoa_r+0x71a>
 800d504:	9b07      	ldr	r3, [sp, #28]
 800d506:	1e5c      	subs	r4, r3, #1
 800d508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d50a:	42a3      	cmp	r3, r4
 800d50c:	bfbf      	itttt	lt
 800d50e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d510:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d512:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d514:	1ae3      	sublt	r3, r4, r3
 800d516:	bfb4      	ite	lt
 800d518:	18d2      	addlt	r2, r2, r3
 800d51a:	1b1c      	subge	r4, r3, r4
 800d51c:	9b07      	ldr	r3, [sp, #28]
 800d51e:	bfbc      	itt	lt
 800d520:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d522:	2400      	movlt	r4, #0
 800d524:	2b00      	cmp	r3, #0
 800d526:	bfb5      	itete	lt
 800d528:	eba8 0603 	sublt.w	r6, r8, r3
 800d52c:	9b07      	ldrge	r3, [sp, #28]
 800d52e:	2300      	movlt	r3, #0
 800d530:	4646      	movge	r6, r8
 800d532:	e730      	b.n	800d396 <_dtoa_r+0x71e>
 800d534:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d536:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d538:	4646      	mov	r6, r8
 800d53a:	e735      	b.n	800d3a8 <_dtoa_r+0x730>
 800d53c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d53e:	e75c      	b.n	800d3fa <_dtoa_r+0x782>
 800d540:	2300      	movs	r3, #0
 800d542:	e788      	b.n	800d456 <_dtoa_r+0x7de>
 800d544:	3fe00000 	.word	0x3fe00000
 800d548:	40240000 	.word	0x40240000
 800d54c:	40140000 	.word	0x40140000
 800d550:	9b02      	ldr	r3, [sp, #8]
 800d552:	e780      	b.n	800d456 <_dtoa_r+0x7de>
 800d554:	2300      	movs	r3, #0
 800d556:	930a      	str	r3, [sp, #40]	@ 0x28
 800d558:	e782      	b.n	800d460 <_dtoa_r+0x7e8>
 800d55a:	d099      	beq.n	800d490 <_dtoa_r+0x818>
 800d55c:	9a08      	ldr	r2, [sp, #32]
 800d55e:	331c      	adds	r3, #28
 800d560:	441a      	add	r2, r3
 800d562:	4498      	add	r8, r3
 800d564:	441e      	add	r6, r3
 800d566:	9208      	str	r2, [sp, #32]
 800d568:	e792      	b.n	800d490 <_dtoa_r+0x818>
 800d56a:	4603      	mov	r3, r0
 800d56c:	e7f6      	b.n	800d55c <_dtoa_r+0x8e4>
 800d56e:	9b07      	ldr	r3, [sp, #28]
 800d570:	9704      	str	r7, [sp, #16]
 800d572:	2b00      	cmp	r3, #0
 800d574:	dc20      	bgt.n	800d5b8 <_dtoa_r+0x940>
 800d576:	9300      	str	r3, [sp, #0]
 800d578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d57a:	2b02      	cmp	r3, #2
 800d57c:	dd1e      	ble.n	800d5bc <_dtoa_r+0x944>
 800d57e:	9b00      	ldr	r3, [sp, #0]
 800d580:	2b00      	cmp	r3, #0
 800d582:	f47f aec0 	bne.w	800d306 <_dtoa_r+0x68e>
 800d586:	4621      	mov	r1, r4
 800d588:	2205      	movs	r2, #5
 800d58a:	4658      	mov	r0, fp
 800d58c:	f000 fa9a 	bl	800dac4 <__multadd>
 800d590:	4601      	mov	r1, r0
 800d592:	4604      	mov	r4, r0
 800d594:	4648      	mov	r0, r9
 800d596:	f000 fcf7 	bl	800df88 <__mcmp>
 800d59a:	2800      	cmp	r0, #0
 800d59c:	f77f aeb3 	ble.w	800d306 <_dtoa_r+0x68e>
 800d5a0:	4656      	mov	r6, sl
 800d5a2:	2331      	movs	r3, #49	@ 0x31
 800d5a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d5a8:	9b04      	ldr	r3, [sp, #16]
 800d5aa:	3301      	adds	r3, #1
 800d5ac:	9304      	str	r3, [sp, #16]
 800d5ae:	e6ae      	b.n	800d30e <_dtoa_r+0x696>
 800d5b0:	9c07      	ldr	r4, [sp, #28]
 800d5b2:	9704      	str	r7, [sp, #16]
 800d5b4:	4625      	mov	r5, r4
 800d5b6:	e7f3      	b.n	800d5a0 <_dtoa_r+0x928>
 800d5b8:	9b07      	ldr	r3, [sp, #28]
 800d5ba:	9300      	str	r3, [sp, #0]
 800d5bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	f000 8104 	beq.w	800d7cc <_dtoa_r+0xb54>
 800d5c4:	2e00      	cmp	r6, #0
 800d5c6:	dd05      	ble.n	800d5d4 <_dtoa_r+0x95c>
 800d5c8:	4629      	mov	r1, r5
 800d5ca:	4632      	mov	r2, r6
 800d5cc:	4658      	mov	r0, fp
 800d5ce:	f000 fc6f 	bl	800deb0 <__lshift>
 800d5d2:	4605      	mov	r5, r0
 800d5d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d05a      	beq.n	800d690 <_dtoa_r+0xa18>
 800d5da:	6869      	ldr	r1, [r5, #4]
 800d5dc:	4658      	mov	r0, fp
 800d5de:	f000 fa0f 	bl	800da00 <_Balloc>
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	b928      	cbnz	r0, 800d5f2 <_dtoa_r+0x97a>
 800d5e6:	4b84      	ldr	r3, [pc, #528]	@ (800d7f8 <_dtoa_r+0xb80>)
 800d5e8:	4602      	mov	r2, r0
 800d5ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d5ee:	f7ff bb5a 	b.w	800cca6 <_dtoa_r+0x2e>
 800d5f2:	692a      	ldr	r2, [r5, #16]
 800d5f4:	3202      	adds	r2, #2
 800d5f6:	0092      	lsls	r2, r2, #2
 800d5f8:	f105 010c 	add.w	r1, r5, #12
 800d5fc:	300c      	adds	r0, #12
 800d5fe:	f7ff fa9c 	bl	800cb3a <memcpy>
 800d602:	2201      	movs	r2, #1
 800d604:	4631      	mov	r1, r6
 800d606:	4658      	mov	r0, fp
 800d608:	f000 fc52 	bl	800deb0 <__lshift>
 800d60c:	f10a 0301 	add.w	r3, sl, #1
 800d610:	9307      	str	r3, [sp, #28]
 800d612:	9b00      	ldr	r3, [sp, #0]
 800d614:	4453      	add	r3, sl
 800d616:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d618:	9b02      	ldr	r3, [sp, #8]
 800d61a:	f003 0301 	and.w	r3, r3, #1
 800d61e:	462f      	mov	r7, r5
 800d620:	930a      	str	r3, [sp, #40]	@ 0x28
 800d622:	4605      	mov	r5, r0
 800d624:	9b07      	ldr	r3, [sp, #28]
 800d626:	4621      	mov	r1, r4
 800d628:	3b01      	subs	r3, #1
 800d62a:	4648      	mov	r0, r9
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	f7ff fa99 	bl	800cb64 <quorem>
 800d632:	4639      	mov	r1, r7
 800d634:	9002      	str	r0, [sp, #8]
 800d636:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d63a:	4648      	mov	r0, r9
 800d63c:	f000 fca4 	bl	800df88 <__mcmp>
 800d640:	462a      	mov	r2, r5
 800d642:	9008      	str	r0, [sp, #32]
 800d644:	4621      	mov	r1, r4
 800d646:	4658      	mov	r0, fp
 800d648:	f000 fcba 	bl	800dfc0 <__mdiff>
 800d64c:	68c2      	ldr	r2, [r0, #12]
 800d64e:	4606      	mov	r6, r0
 800d650:	bb02      	cbnz	r2, 800d694 <_dtoa_r+0xa1c>
 800d652:	4601      	mov	r1, r0
 800d654:	4648      	mov	r0, r9
 800d656:	f000 fc97 	bl	800df88 <__mcmp>
 800d65a:	4602      	mov	r2, r0
 800d65c:	4631      	mov	r1, r6
 800d65e:	4658      	mov	r0, fp
 800d660:	920e      	str	r2, [sp, #56]	@ 0x38
 800d662:	f000 fa0d 	bl	800da80 <_Bfree>
 800d666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d668:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d66a:	9e07      	ldr	r6, [sp, #28]
 800d66c:	ea43 0102 	orr.w	r1, r3, r2
 800d670:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d672:	4319      	orrs	r1, r3
 800d674:	d110      	bne.n	800d698 <_dtoa_r+0xa20>
 800d676:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d67a:	d029      	beq.n	800d6d0 <_dtoa_r+0xa58>
 800d67c:	9b08      	ldr	r3, [sp, #32]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	dd02      	ble.n	800d688 <_dtoa_r+0xa10>
 800d682:	9b02      	ldr	r3, [sp, #8]
 800d684:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d688:	9b00      	ldr	r3, [sp, #0]
 800d68a:	f883 8000 	strb.w	r8, [r3]
 800d68e:	e63f      	b.n	800d310 <_dtoa_r+0x698>
 800d690:	4628      	mov	r0, r5
 800d692:	e7bb      	b.n	800d60c <_dtoa_r+0x994>
 800d694:	2201      	movs	r2, #1
 800d696:	e7e1      	b.n	800d65c <_dtoa_r+0x9e4>
 800d698:	9b08      	ldr	r3, [sp, #32]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	db04      	blt.n	800d6a8 <_dtoa_r+0xa30>
 800d69e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d6a0:	430b      	orrs	r3, r1
 800d6a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6a4:	430b      	orrs	r3, r1
 800d6a6:	d120      	bne.n	800d6ea <_dtoa_r+0xa72>
 800d6a8:	2a00      	cmp	r2, #0
 800d6aa:	dded      	ble.n	800d688 <_dtoa_r+0xa10>
 800d6ac:	4649      	mov	r1, r9
 800d6ae:	2201      	movs	r2, #1
 800d6b0:	4658      	mov	r0, fp
 800d6b2:	f000 fbfd 	bl	800deb0 <__lshift>
 800d6b6:	4621      	mov	r1, r4
 800d6b8:	4681      	mov	r9, r0
 800d6ba:	f000 fc65 	bl	800df88 <__mcmp>
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	dc03      	bgt.n	800d6ca <_dtoa_r+0xa52>
 800d6c2:	d1e1      	bne.n	800d688 <_dtoa_r+0xa10>
 800d6c4:	f018 0f01 	tst.w	r8, #1
 800d6c8:	d0de      	beq.n	800d688 <_dtoa_r+0xa10>
 800d6ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d6ce:	d1d8      	bne.n	800d682 <_dtoa_r+0xa0a>
 800d6d0:	9a00      	ldr	r2, [sp, #0]
 800d6d2:	2339      	movs	r3, #57	@ 0x39
 800d6d4:	7013      	strb	r3, [r2, #0]
 800d6d6:	4633      	mov	r3, r6
 800d6d8:	461e      	mov	r6, r3
 800d6da:	3b01      	subs	r3, #1
 800d6dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d6e0:	2a39      	cmp	r2, #57	@ 0x39
 800d6e2:	d052      	beq.n	800d78a <_dtoa_r+0xb12>
 800d6e4:	3201      	adds	r2, #1
 800d6e6:	701a      	strb	r2, [r3, #0]
 800d6e8:	e612      	b.n	800d310 <_dtoa_r+0x698>
 800d6ea:	2a00      	cmp	r2, #0
 800d6ec:	dd07      	ble.n	800d6fe <_dtoa_r+0xa86>
 800d6ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d6f2:	d0ed      	beq.n	800d6d0 <_dtoa_r+0xa58>
 800d6f4:	9a00      	ldr	r2, [sp, #0]
 800d6f6:	f108 0301 	add.w	r3, r8, #1
 800d6fa:	7013      	strb	r3, [r2, #0]
 800d6fc:	e608      	b.n	800d310 <_dtoa_r+0x698>
 800d6fe:	9b07      	ldr	r3, [sp, #28]
 800d700:	9a07      	ldr	r2, [sp, #28]
 800d702:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d706:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d708:	4293      	cmp	r3, r2
 800d70a:	d028      	beq.n	800d75e <_dtoa_r+0xae6>
 800d70c:	4649      	mov	r1, r9
 800d70e:	2300      	movs	r3, #0
 800d710:	220a      	movs	r2, #10
 800d712:	4658      	mov	r0, fp
 800d714:	f000 f9d6 	bl	800dac4 <__multadd>
 800d718:	42af      	cmp	r7, r5
 800d71a:	4681      	mov	r9, r0
 800d71c:	f04f 0300 	mov.w	r3, #0
 800d720:	f04f 020a 	mov.w	r2, #10
 800d724:	4639      	mov	r1, r7
 800d726:	4658      	mov	r0, fp
 800d728:	d107      	bne.n	800d73a <_dtoa_r+0xac2>
 800d72a:	f000 f9cb 	bl	800dac4 <__multadd>
 800d72e:	4607      	mov	r7, r0
 800d730:	4605      	mov	r5, r0
 800d732:	9b07      	ldr	r3, [sp, #28]
 800d734:	3301      	adds	r3, #1
 800d736:	9307      	str	r3, [sp, #28]
 800d738:	e774      	b.n	800d624 <_dtoa_r+0x9ac>
 800d73a:	f000 f9c3 	bl	800dac4 <__multadd>
 800d73e:	4629      	mov	r1, r5
 800d740:	4607      	mov	r7, r0
 800d742:	2300      	movs	r3, #0
 800d744:	220a      	movs	r2, #10
 800d746:	4658      	mov	r0, fp
 800d748:	f000 f9bc 	bl	800dac4 <__multadd>
 800d74c:	4605      	mov	r5, r0
 800d74e:	e7f0      	b.n	800d732 <_dtoa_r+0xaba>
 800d750:	9b00      	ldr	r3, [sp, #0]
 800d752:	2b00      	cmp	r3, #0
 800d754:	bfcc      	ite	gt
 800d756:	461e      	movgt	r6, r3
 800d758:	2601      	movle	r6, #1
 800d75a:	4456      	add	r6, sl
 800d75c:	2700      	movs	r7, #0
 800d75e:	4649      	mov	r1, r9
 800d760:	2201      	movs	r2, #1
 800d762:	4658      	mov	r0, fp
 800d764:	f000 fba4 	bl	800deb0 <__lshift>
 800d768:	4621      	mov	r1, r4
 800d76a:	4681      	mov	r9, r0
 800d76c:	f000 fc0c 	bl	800df88 <__mcmp>
 800d770:	2800      	cmp	r0, #0
 800d772:	dcb0      	bgt.n	800d6d6 <_dtoa_r+0xa5e>
 800d774:	d102      	bne.n	800d77c <_dtoa_r+0xb04>
 800d776:	f018 0f01 	tst.w	r8, #1
 800d77a:	d1ac      	bne.n	800d6d6 <_dtoa_r+0xa5e>
 800d77c:	4633      	mov	r3, r6
 800d77e:	461e      	mov	r6, r3
 800d780:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d784:	2a30      	cmp	r2, #48	@ 0x30
 800d786:	d0fa      	beq.n	800d77e <_dtoa_r+0xb06>
 800d788:	e5c2      	b.n	800d310 <_dtoa_r+0x698>
 800d78a:	459a      	cmp	sl, r3
 800d78c:	d1a4      	bne.n	800d6d8 <_dtoa_r+0xa60>
 800d78e:	9b04      	ldr	r3, [sp, #16]
 800d790:	3301      	adds	r3, #1
 800d792:	9304      	str	r3, [sp, #16]
 800d794:	2331      	movs	r3, #49	@ 0x31
 800d796:	f88a 3000 	strb.w	r3, [sl]
 800d79a:	e5b9      	b.n	800d310 <_dtoa_r+0x698>
 800d79c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d79e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d7fc <_dtoa_r+0xb84>
 800d7a2:	b11b      	cbz	r3, 800d7ac <_dtoa_r+0xb34>
 800d7a4:	f10a 0308 	add.w	r3, sl, #8
 800d7a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d7aa:	6013      	str	r3, [r2, #0]
 800d7ac:	4650      	mov	r0, sl
 800d7ae:	b019      	add	sp, #100	@ 0x64
 800d7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	f77f ae37 	ble.w	800d42a <_dtoa_r+0x7b2>
 800d7bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7be:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7c0:	2001      	movs	r0, #1
 800d7c2:	e655      	b.n	800d470 <_dtoa_r+0x7f8>
 800d7c4:	9b00      	ldr	r3, [sp, #0]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	f77f aed6 	ble.w	800d578 <_dtoa_r+0x900>
 800d7cc:	4656      	mov	r6, sl
 800d7ce:	4621      	mov	r1, r4
 800d7d0:	4648      	mov	r0, r9
 800d7d2:	f7ff f9c7 	bl	800cb64 <quorem>
 800d7d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d7da:	f806 8b01 	strb.w	r8, [r6], #1
 800d7de:	9b00      	ldr	r3, [sp, #0]
 800d7e0:	eba6 020a 	sub.w	r2, r6, sl
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	ddb3      	ble.n	800d750 <_dtoa_r+0xad8>
 800d7e8:	4649      	mov	r1, r9
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	220a      	movs	r2, #10
 800d7ee:	4658      	mov	r0, fp
 800d7f0:	f000 f968 	bl	800dac4 <__multadd>
 800d7f4:	4681      	mov	r9, r0
 800d7f6:	e7ea      	b.n	800d7ce <_dtoa_r+0xb56>
 800d7f8:	08010689 	.word	0x08010689
 800d7fc:	0801060d 	.word	0x0801060d

0800d800 <_free_r>:
 800d800:	b538      	push	{r3, r4, r5, lr}
 800d802:	4605      	mov	r5, r0
 800d804:	2900      	cmp	r1, #0
 800d806:	d041      	beq.n	800d88c <_free_r+0x8c>
 800d808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d80c:	1f0c      	subs	r4, r1, #4
 800d80e:	2b00      	cmp	r3, #0
 800d810:	bfb8      	it	lt
 800d812:	18e4      	addlt	r4, r4, r3
 800d814:	f000 f8e8 	bl	800d9e8 <__malloc_lock>
 800d818:	4a1d      	ldr	r2, [pc, #116]	@ (800d890 <_free_r+0x90>)
 800d81a:	6813      	ldr	r3, [r2, #0]
 800d81c:	b933      	cbnz	r3, 800d82c <_free_r+0x2c>
 800d81e:	6063      	str	r3, [r4, #4]
 800d820:	6014      	str	r4, [r2, #0]
 800d822:	4628      	mov	r0, r5
 800d824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d828:	f000 b8e4 	b.w	800d9f4 <__malloc_unlock>
 800d82c:	42a3      	cmp	r3, r4
 800d82e:	d908      	bls.n	800d842 <_free_r+0x42>
 800d830:	6820      	ldr	r0, [r4, #0]
 800d832:	1821      	adds	r1, r4, r0
 800d834:	428b      	cmp	r3, r1
 800d836:	bf01      	itttt	eq
 800d838:	6819      	ldreq	r1, [r3, #0]
 800d83a:	685b      	ldreq	r3, [r3, #4]
 800d83c:	1809      	addeq	r1, r1, r0
 800d83e:	6021      	streq	r1, [r4, #0]
 800d840:	e7ed      	b.n	800d81e <_free_r+0x1e>
 800d842:	461a      	mov	r2, r3
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	b10b      	cbz	r3, 800d84c <_free_r+0x4c>
 800d848:	42a3      	cmp	r3, r4
 800d84a:	d9fa      	bls.n	800d842 <_free_r+0x42>
 800d84c:	6811      	ldr	r1, [r2, #0]
 800d84e:	1850      	adds	r0, r2, r1
 800d850:	42a0      	cmp	r0, r4
 800d852:	d10b      	bne.n	800d86c <_free_r+0x6c>
 800d854:	6820      	ldr	r0, [r4, #0]
 800d856:	4401      	add	r1, r0
 800d858:	1850      	adds	r0, r2, r1
 800d85a:	4283      	cmp	r3, r0
 800d85c:	6011      	str	r1, [r2, #0]
 800d85e:	d1e0      	bne.n	800d822 <_free_r+0x22>
 800d860:	6818      	ldr	r0, [r3, #0]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	6053      	str	r3, [r2, #4]
 800d866:	4408      	add	r0, r1
 800d868:	6010      	str	r0, [r2, #0]
 800d86a:	e7da      	b.n	800d822 <_free_r+0x22>
 800d86c:	d902      	bls.n	800d874 <_free_r+0x74>
 800d86e:	230c      	movs	r3, #12
 800d870:	602b      	str	r3, [r5, #0]
 800d872:	e7d6      	b.n	800d822 <_free_r+0x22>
 800d874:	6820      	ldr	r0, [r4, #0]
 800d876:	1821      	adds	r1, r4, r0
 800d878:	428b      	cmp	r3, r1
 800d87a:	bf04      	itt	eq
 800d87c:	6819      	ldreq	r1, [r3, #0]
 800d87e:	685b      	ldreq	r3, [r3, #4]
 800d880:	6063      	str	r3, [r4, #4]
 800d882:	bf04      	itt	eq
 800d884:	1809      	addeq	r1, r1, r0
 800d886:	6021      	streq	r1, [r4, #0]
 800d888:	6054      	str	r4, [r2, #4]
 800d88a:	e7ca      	b.n	800d822 <_free_r+0x22>
 800d88c:	bd38      	pop	{r3, r4, r5, pc}
 800d88e:	bf00      	nop
 800d890:	20001314 	.word	0x20001314

0800d894 <malloc>:
 800d894:	4b02      	ldr	r3, [pc, #8]	@ (800d8a0 <malloc+0xc>)
 800d896:	4601      	mov	r1, r0
 800d898:	6818      	ldr	r0, [r3, #0]
 800d89a:	f000 b825 	b.w	800d8e8 <_malloc_r>
 800d89e:	bf00      	nop
 800d8a0:	200002e4 	.word	0x200002e4

0800d8a4 <sbrk_aligned>:
 800d8a4:	b570      	push	{r4, r5, r6, lr}
 800d8a6:	4e0f      	ldr	r6, [pc, #60]	@ (800d8e4 <sbrk_aligned+0x40>)
 800d8a8:	460c      	mov	r4, r1
 800d8aa:	6831      	ldr	r1, [r6, #0]
 800d8ac:	4605      	mov	r5, r0
 800d8ae:	b911      	cbnz	r1, 800d8b6 <sbrk_aligned+0x12>
 800d8b0:	f001 ff36 	bl	800f720 <_sbrk_r>
 800d8b4:	6030      	str	r0, [r6, #0]
 800d8b6:	4621      	mov	r1, r4
 800d8b8:	4628      	mov	r0, r5
 800d8ba:	f001 ff31 	bl	800f720 <_sbrk_r>
 800d8be:	1c43      	adds	r3, r0, #1
 800d8c0:	d103      	bne.n	800d8ca <sbrk_aligned+0x26>
 800d8c2:	f04f 34ff 	mov.w	r4, #4294967295
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	bd70      	pop	{r4, r5, r6, pc}
 800d8ca:	1cc4      	adds	r4, r0, #3
 800d8cc:	f024 0403 	bic.w	r4, r4, #3
 800d8d0:	42a0      	cmp	r0, r4
 800d8d2:	d0f8      	beq.n	800d8c6 <sbrk_aligned+0x22>
 800d8d4:	1a21      	subs	r1, r4, r0
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	f001 ff22 	bl	800f720 <_sbrk_r>
 800d8dc:	3001      	adds	r0, #1
 800d8de:	d1f2      	bne.n	800d8c6 <sbrk_aligned+0x22>
 800d8e0:	e7ef      	b.n	800d8c2 <sbrk_aligned+0x1e>
 800d8e2:	bf00      	nop
 800d8e4:	20001310 	.word	0x20001310

0800d8e8 <_malloc_r>:
 800d8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8ec:	1ccd      	adds	r5, r1, #3
 800d8ee:	f025 0503 	bic.w	r5, r5, #3
 800d8f2:	3508      	adds	r5, #8
 800d8f4:	2d0c      	cmp	r5, #12
 800d8f6:	bf38      	it	cc
 800d8f8:	250c      	movcc	r5, #12
 800d8fa:	2d00      	cmp	r5, #0
 800d8fc:	4606      	mov	r6, r0
 800d8fe:	db01      	blt.n	800d904 <_malloc_r+0x1c>
 800d900:	42a9      	cmp	r1, r5
 800d902:	d904      	bls.n	800d90e <_malloc_r+0x26>
 800d904:	230c      	movs	r3, #12
 800d906:	6033      	str	r3, [r6, #0]
 800d908:	2000      	movs	r0, #0
 800d90a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d90e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d9e4 <_malloc_r+0xfc>
 800d912:	f000 f869 	bl	800d9e8 <__malloc_lock>
 800d916:	f8d8 3000 	ldr.w	r3, [r8]
 800d91a:	461c      	mov	r4, r3
 800d91c:	bb44      	cbnz	r4, 800d970 <_malloc_r+0x88>
 800d91e:	4629      	mov	r1, r5
 800d920:	4630      	mov	r0, r6
 800d922:	f7ff ffbf 	bl	800d8a4 <sbrk_aligned>
 800d926:	1c43      	adds	r3, r0, #1
 800d928:	4604      	mov	r4, r0
 800d92a:	d158      	bne.n	800d9de <_malloc_r+0xf6>
 800d92c:	f8d8 4000 	ldr.w	r4, [r8]
 800d930:	4627      	mov	r7, r4
 800d932:	2f00      	cmp	r7, #0
 800d934:	d143      	bne.n	800d9be <_malloc_r+0xd6>
 800d936:	2c00      	cmp	r4, #0
 800d938:	d04b      	beq.n	800d9d2 <_malloc_r+0xea>
 800d93a:	6823      	ldr	r3, [r4, #0]
 800d93c:	4639      	mov	r1, r7
 800d93e:	4630      	mov	r0, r6
 800d940:	eb04 0903 	add.w	r9, r4, r3
 800d944:	f001 feec 	bl	800f720 <_sbrk_r>
 800d948:	4581      	cmp	r9, r0
 800d94a:	d142      	bne.n	800d9d2 <_malloc_r+0xea>
 800d94c:	6821      	ldr	r1, [r4, #0]
 800d94e:	1a6d      	subs	r5, r5, r1
 800d950:	4629      	mov	r1, r5
 800d952:	4630      	mov	r0, r6
 800d954:	f7ff ffa6 	bl	800d8a4 <sbrk_aligned>
 800d958:	3001      	adds	r0, #1
 800d95a:	d03a      	beq.n	800d9d2 <_malloc_r+0xea>
 800d95c:	6823      	ldr	r3, [r4, #0]
 800d95e:	442b      	add	r3, r5
 800d960:	6023      	str	r3, [r4, #0]
 800d962:	f8d8 3000 	ldr.w	r3, [r8]
 800d966:	685a      	ldr	r2, [r3, #4]
 800d968:	bb62      	cbnz	r2, 800d9c4 <_malloc_r+0xdc>
 800d96a:	f8c8 7000 	str.w	r7, [r8]
 800d96e:	e00f      	b.n	800d990 <_malloc_r+0xa8>
 800d970:	6822      	ldr	r2, [r4, #0]
 800d972:	1b52      	subs	r2, r2, r5
 800d974:	d420      	bmi.n	800d9b8 <_malloc_r+0xd0>
 800d976:	2a0b      	cmp	r2, #11
 800d978:	d917      	bls.n	800d9aa <_malloc_r+0xc2>
 800d97a:	1961      	adds	r1, r4, r5
 800d97c:	42a3      	cmp	r3, r4
 800d97e:	6025      	str	r5, [r4, #0]
 800d980:	bf18      	it	ne
 800d982:	6059      	strne	r1, [r3, #4]
 800d984:	6863      	ldr	r3, [r4, #4]
 800d986:	bf08      	it	eq
 800d988:	f8c8 1000 	streq.w	r1, [r8]
 800d98c:	5162      	str	r2, [r4, r5]
 800d98e:	604b      	str	r3, [r1, #4]
 800d990:	4630      	mov	r0, r6
 800d992:	f000 f82f 	bl	800d9f4 <__malloc_unlock>
 800d996:	f104 000b 	add.w	r0, r4, #11
 800d99a:	1d23      	adds	r3, r4, #4
 800d99c:	f020 0007 	bic.w	r0, r0, #7
 800d9a0:	1ac2      	subs	r2, r0, r3
 800d9a2:	bf1c      	itt	ne
 800d9a4:	1a1b      	subne	r3, r3, r0
 800d9a6:	50a3      	strne	r3, [r4, r2]
 800d9a8:	e7af      	b.n	800d90a <_malloc_r+0x22>
 800d9aa:	6862      	ldr	r2, [r4, #4]
 800d9ac:	42a3      	cmp	r3, r4
 800d9ae:	bf0c      	ite	eq
 800d9b0:	f8c8 2000 	streq.w	r2, [r8]
 800d9b4:	605a      	strne	r2, [r3, #4]
 800d9b6:	e7eb      	b.n	800d990 <_malloc_r+0xa8>
 800d9b8:	4623      	mov	r3, r4
 800d9ba:	6864      	ldr	r4, [r4, #4]
 800d9bc:	e7ae      	b.n	800d91c <_malloc_r+0x34>
 800d9be:	463c      	mov	r4, r7
 800d9c0:	687f      	ldr	r7, [r7, #4]
 800d9c2:	e7b6      	b.n	800d932 <_malloc_r+0x4a>
 800d9c4:	461a      	mov	r2, r3
 800d9c6:	685b      	ldr	r3, [r3, #4]
 800d9c8:	42a3      	cmp	r3, r4
 800d9ca:	d1fb      	bne.n	800d9c4 <_malloc_r+0xdc>
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	6053      	str	r3, [r2, #4]
 800d9d0:	e7de      	b.n	800d990 <_malloc_r+0xa8>
 800d9d2:	230c      	movs	r3, #12
 800d9d4:	6033      	str	r3, [r6, #0]
 800d9d6:	4630      	mov	r0, r6
 800d9d8:	f000 f80c 	bl	800d9f4 <__malloc_unlock>
 800d9dc:	e794      	b.n	800d908 <_malloc_r+0x20>
 800d9de:	6005      	str	r5, [r0, #0]
 800d9e0:	e7d6      	b.n	800d990 <_malloc_r+0xa8>
 800d9e2:	bf00      	nop
 800d9e4:	20001314 	.word	0x20001314

0800d9e8 <__malloc_lock>:
 800d9e8:	4801      	ldr	r0, [pc, #4]	@ (800d9f0 <__malloc_lock+0x8>)
 800d9ea:	f7ff b89c 	b.w	800cb26 <__retarget_lock_acquire_recursive>
 800d9ee:	bf00      	nop
 800d9f0:	2000130c 	.word	0x2000130c

0800d9f4 <__malloc_unlock>:
 800d9f4:	4801      	ldr	r0, [pc, #4]	@ (800d9fc <__malloc_unlock+0x8>)
 800d9f6:	f7ff b897 	b.w	800cb28 <__retarget_lock_release_recursive>
 800d9fa:	bf00      	nop
 800d9fc:	2000130c 	.word	0x2000130c

0800da00 <_Balloc>:
 800da00:	b570      	push	{r4, r5, r6, lr}
 800da02:	69c6      	ldr	r6, [r0, #28]
 800da04:	4604      	mov	r4, r0
 800da06:	460d      	mov	r5, r1
 800da08:	b976      	cbnz	r6, 800da28 <_Balloc+0x28>
 800da0a:	2010      	movs	r0, #16
 800da0c:	f7ff ff42 	bl	800d894 <malloc>
 800da10:	4602      	mov	r2, r0
 800da12:	61e0      	str	r0, [r4, #28]
 800da14:	b920      	cbnz	r0, 800da20 <_Balloc+0x20>
 800da16:	4b18      	ldr	r3, [pc, #96]	@ (800da78 <_Balloc+0x78>)
 800da18:	4818      	ldr	r0, [pc, #96]	@ (800da7c <_Balloc+0x7c>)
 800da1a:	216b      	movs	r1, #107	@ 0x6b
 800da1c:	f001 fe98 	bl	800f750 <__assert_func>
 800da20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da24:	6006      	str	r6, [r0, #0]
 800da26:	60c6      	str	r6, [r0, #12]
 800da28:	69e6      	ldr	r6, [r4, #28]
 800da2a:	68f3      	ldr	r3, [r6, #12]
 800da2c:	b183      	cbz	r3, 800da50 <_Balloc+0x50>
 800da2e:	69e3      	ldr	r3, [r4, #28]
 800da30:	68db      	ldr	r3, [r3, #12]
 800da32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da36:	b9b8      	cbnz	r0, 800da68 <_Balloc+0x68>
 800da38:	2101      	movs	r1, #1
 800da3a:	fa01 f605 	lsl.w	r6, r1, r5
 800da3e:	1d72      	adds	r2, r6, #5
 800da40:	0092      	lsls	r2, r2, #2
 800da42:	4620      	mov	r0, r4
 800da44:	f001 fea2 	bl	800f78c <_calloc_r>
 800da48:	b160      	cbz	r0, 800da64 <_Balloc+0x64>
 800da4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da4e:	e00e      	b.n	800da6e <_Balloc+0x6e>
 800da50:	2221      	movs	r2, #33	@ 0x21
 800da52:	2104      	movs	r1, #4
 800da54:	4620      	mov	r0, r4
 800da56:	f001 fe99 	bl	800f78c <_calloc_r>
 800da5a:	69e3      	ldr	r3, [r4, #28]
 800da5c:	60f0      	str	r0, [r6, #12]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1e4      	bne.n	800da2e <_Balloc+0x2e>
 800da64:	2000      	movs	r0, #0
 800da66:	bd70      	pop	{r4, r5, r6, pc}
 800da68:	6802      	ldr	r2, [r0, #0]
 800da6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800da6e:	2300      	movs	r3, #0
 800da70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da74:	e7f7      	b.n	800da66 <_Balloc+0x66>
 800da76:	bf00      	nop
 800da78:	0801061a 	.word	0x0801061a
 800da7c:	0801069a 	.word	0x0801069a

0800da80 <_Bfree>:
 800da80:	b570      	push	{r4, r5, r6, lr}
 800da82:	69c6      	ldr	r6, [r0, #28]
 800da84:	4605      	mov	r5, r0
 800da86:	460c      	mov	r4, r1
 800da88:	b976      	cbnz	r6, 800daa8 <_Bfree+0x28>
 800da8a:	2010      	movs	r0, #16
 800da8c:	f7ff ff02 	bl	800d894 <malloc>
 800da90:	4602      	mov	r2, r0
 800da92:	61e8      	str	r0, [r5, #28]
 800da94:	b920      	cbnz	r0, 800daa0 <_Bfree+0x20>
 800da96:	4b09      	ldr	r3, [pc, #36]	@ (800dabc <_Bfree+0x3c>)
 800da98:	4809      	ldr	r0, [pc, #36]	@ (800dac0 <_Bfree+0x40>)
 800da9a:	218f      	movs	r1, #143	@ 0x8f
 800da9c:	f001 fe58 	bl	800f750 <__assert_func>
 800daa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800daa4:	6006      	str	r6, [r0, #0]
 800daa6:	60c6      	str	r6, [r0, #12]
 800daa8:	b13c      	cbz	r4, 800daba <_Bfree+0x3a>
 800daaa:	69eb      	ldr	r3, [r5, #28]
 800daac:	6862      	ldr	r2, [r4, #4]
 800daae:	68db      	ldr	r3, [r3, #12]
 800dab0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dab4:	6021      	str	r1, [r4, #0]
 800dab6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800daba:	bd70      	pop	{r4, r5, r6, pc}
 800dabc:	0801061a 	.word	0x0801061a
 800dac0:	0801069a 	.word	0x0801069a

0800dac4 <__multadd>:
 800dac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dac8:	690d      	ldr	r5, [r1, #16]
 800daca:	4607      	mov	r7, r0
 800dacc:	460c      	mov	r4, r1
 800dace:	461e      	mov	r6, r3
 800dad0:	f101 0c14 	add.w	ip, r1, #20
 800dad4:	2000      	movs	r0, #0
 800dad6:	f8dc 3000 	ldr.w	r3, [ip]
 800dada:	b299      	uxth	r1, r3
 800dadc:	fb02 6101 	mla	r1, r2, r1, r6
 800dae0:	0c1e      	lsrs	r6, r3, #16
 800dae2:	0c0b      	lsrs	r3, r1, #16
 800dae4:	fb02 3306 	mla	r3, r2, r6, r3
 800dae8:	b289      	uxth	r1, r1
 800daea:	3001      	adds	r0, #1
 800daec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800daf0:	4285      	cmp	r5, r0
 800daf2:	f84c 1b04 	str.w	r1, [ip], #4
 800daf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dafa:	dcec      	bgt.n	800dad6 <__multadd+0x12>
 800dafc:	b30e      	cbz	r6, 800db42 <__multadd+0x7e>
 800dafe:	68a3      	ldr	r3, [r4, #8]
 800db00:	42ab      	cmp	r3, r5
 800db02:	dc19      	bgt.n	800db38 <__multadd+0x74>
 800db04:	6861      	ldr	r1, [r4, #4]
 800db06:	4638      	mov	r0, r7
 800db08:	3101      	adds	r1, #1
 800db0a:	f7ff ff79 	bl	800da00 <_Balloc>
 800db0e:	4680      	mov	r8, r0
 800db10:	b928      	cbnz	r0, 800db1e <__multadd+0x5a>
 800db12:	4602      	mov	r2, r0
 800db14:	4b0c      	ldr	r3, [pc, #48]	@ (800db48 <__multadd+0x84>)
 800db16:	480d      	ldr	r0, [pc, #52]	@ (800db4c <__multadd+0x88>)
 800db18:	21ba      	movs	r1, #186	@ 0xba
 800db1a:	f001 fe19 	bl	800f750 <__assert_func>
 800db1e:	6922      	ldr	r2, [r4, #16]
 800db20:	3202      	adds	r2, #2
 800db22:	f104 010c 	add.w	r1, r4, #12
 800db26:	0092      	lsls	r2, r2, #2
 800db28:	300c      	adds	r0, #12
 800db2a:	f7ff f806 	bl	800cb3a <memcpy>
 800db2e:	4621      	mov	r1, r4
 800db30:	4638      	mov	r0, r7
 800db32:	f7ff ffa5 	bl	800da80 <_Bfree>
 800db36:	4644      	mov	r4, r8
 800db38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db3c:	3501      	adds	r5, #1
 800db3e:	615e      	str	r6, [r3, #20]
 800db40:	6125      	str	r5, [r4, #16]
 800db42:	4620      	mov	r0, r4
 800db44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db48:	08010689 	.word	0x08010689
 800db4c:	0801069a 	.word	0x0801069a

0800db50 <__s2b>:
 800db50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db54:	460c      	mov	r4, r1
 800db56:	4615      	mov	r5, r2
 800db58:	461f      	mov	r7, r3
 800db5a:	2209      	movs	r2, #9
 800db5c:	3308      	adds	r3, #8
 800db5e:	4606      	mov	r6, r0
 800db60:	fb93 f3f2 	sdiv	r3, r3, r2
 800db64:	2100      	movs	r1, #0
 800db66:	2201      	movs	r2, #1
 800db68:	429a      	cmp	r2, r3
 800db6a:	db09      	blt.n	800db80 <__s2b+0x30>
 800db6c:	4630      	mov	r0, r6
 800db6e:	f7ff ff47 	bl	800da00 <_Balloc>
 800db72:	b940      	cbnz	r0, 800db86 <__s2b+0x36>
 800db74:	4602      	mov	r2, r0
 800db76:	4b19      	ldr	r3, [pc, #100]	@ (800dbdc <__s2b+0x8c>)
 800db78:	4819      	ldr	r0, [pc, #100]	@ (800dbe0 <__s2b+0x90>)
 800db7a:	21d3      	movs	r1, #211	@ 0xd3
 800db7c:	f001 fde8 	bl	800f750 <__assert_func>
 800db80:	0052      	lsls	r2, r2, #1
 800db82:	3101      	adds	r1, #1
 800db84:	e7f0      	b.n	800db68 <__s2b+0x18>
 800db86:	9b08      	ldr	r3, [sp, #32]
 800db88:	6143      	str	r3, [r0, #20]
 800db8a:	2d09      	cmp	r5, #9
 800db8c:	f04f 0301 	mov.w	r3, #1
 800db90:	6103      	str	r3, [r0, #16]
 800db92:	dd16      	ble.n	800dbc2 <__s2b+0x72>
 800db94:	f104 0909 	add.w	r9, r4, #9
 800db98:	46c8      	mov	r8, r9
 800db9a:	442c      	add	r4, r5
 800db9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dba0:	4601      	mov	r1, r0
 800dba2:	3b30      	subs	r3, #48	@ 0x30
 800dba4:	220a      	movs	r2, #10
 800dba6:	4630      	mov	r0, r6
 800dba8:	f7ff ff8c 	bl	800dac4 <__multadd>
 800dbac:	45a0      	cmp	r8, r4
 800dbae:	d1f5      	bne.n	800db9c <__s2b+0x4c>
 800dbb0:	f1a5 0408 	sub.w	r4, r5, #8
 800dbb4:	444c      	add	r4, r9
 800dbb6:	1b2d      	subs	r5, r5, r4
 800dbb8:	1963      	adds	r3, r4, r5
 800dbba:	42bb      	cmp	r3, r7
 800dbbc:	db04      	blt.n	800dbc8 <__s2b+0x78>
 800dbbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbc2:	340a      	adds	r4, #10
 800dbc4:	2509      	movs	r5, #9
 800dbc6:	e7f6      	b.n	800dbb6 <__s2b+0x66>
 800dbc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dbcc:	4601      	mov	r1, r0
 800dbce:	3b30      	subs	r3, #48	@ 0x30
 800dbd0:	220a      	movs	r2, #10
 800dbd2:	4630      	mov	r0, r6
 800dbd4:	f7ff ff76 	bl	800dac4 <__multadd>
 800dbd8:	e7ee      	b.n	800dbb8 <__s2b+0x68>
 800dbda:	bf00      	nop
 800dbdc:	08010689 	.word	0x08010689
 800dbe0:	0801069a 	.word	0x0801069a

0800dbe4 <__hi0bits>:
 800dbe4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dbe8:	4603      	mov	r3, r0
 800dbea:	bf36      	itet	cc
 800dbec:	0403      	lslcc	r3, r0, #16
 800dbee:	2000      	movcs	r0, #0
 800dbf0:	2010      	movcc	r0, #16
 800dbf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dbf6:	bf3c      	itt	cc
 800dbf8:	021b      	lslcc	r3, r3, #8
 800dbfa:	3008      	addcc	r0, #8
 800dbfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc00:	bf3c      	itt	cc
 800dc02:	011b      	lslcc	r3, r3, #4
 800dc04:	3004      	addcc	r0, #4
 800dc06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc0a:	bf3c      	itt	cc
 800dc0c:	009b      	lslcc	r3, r3, #2
 800dc0e:	3002      	addcc	r0, #2
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	db05      	blt.n	800dc20 <__hi0bits+0x3c>
 800dc14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dc18:	f100 0001 	add.w	r0, r0, #1
 800dc1c:	bf08      	it	eq
 800dc1e:	2020      	moveq	r0, #32
 800dc20:	4770      	bx	lr

0800dc22 <__lo0bits>:
 800dc22:	6803      	ldr	r3, [r0, #0]
 800dc24:	4602      	mov	r2, r0
 800dc26:	f013 0007 	ands.w	r0, r3, #7
 800dc2a:	d00b      	beq.n	800dc44 <__lo0bits+0x22>
 800dc2c:	07d9      	lsls	r1, r3, #31
 800dc2e:	d421      	bmi.n	800dc74 <__lo0bits+0x52>
 800dc30:	0798      	lsls	r0, r3, #30
 800dc32:	bf49      	itett	mi
 800dc34:	085b      	lsrmi	r3, r3, #1
 800dc36:	089b      	lsrpl	r3, r3, #2
 800dc38:	2001      	movmi	r0, #1
 800dc3a:	6013      	strmi	r3, [r2, #0]
 800dc3c:	bf5c      	itt	pl
 800dc3e:	6013      	strpl	r3, [r2, #0]
 800dc40:	2002      	movpl	r0, #2
 800dc42:	4770      	bx	lr
 800dc44:	b299      	uxth	r1, r3
 800dc46:	b909      	cbnz	r1, 800dc4c <__lo0bits+0x2a>
 800dc48:	0c1b      	lsrs	r3, r3, #16
 800dc4a:	2010      	movs	r0, #16
 800dc4c:	b2d9      	uxtb	r1, r3
 800dc4e:	b909      	cbnz	r1, 800dc54 <__lo0bits+0x32>
 800dc50:	3008      	adds	r0, #8
 800dc52:	0a1b      	lsrs	r3, r3, #8
 800dc54:	0719      	lsls	r1, r3, #28
 800dc56:	bf04      	itt	eq
 800dc58:	091b      	lsreq	r3, r3, #4
 800dc5a:	3004      	addeq	r0, #4
 800dc5c:	0799      	lsls	r1, r3, #30
 800dc5e:	bf04      	itt	eq
 800dc60:	089b      	lsreq	r3, r3, #2
 800dc62:	3002      	addeq	r0, #2
 800dc64:	07d9      	lsls	r1, r3, #31
 800dc66:	d403      	bmi.n	800dc70 <__lo0bits+0x4e>
 800dc68:	085b      	lsrs	r3, r3, #1
 800dc6a:	f100 0001 	add.w	r0, r0, #1
 800dc6e:	d003      	beq.n	800dc78 <__lo0bits+0x56>
 800dc70:	6013      	str	r3, [r2, #0]
 800dc72:	4770      	bx	lr
 800dc74:	2000      	movs	r0, #0
 800dc76:	4770      	bx	lr
 800dc78:	2020      	movs	r0, #32
 800dc7a:	4770      	bx	lr

0800dc7c <__i2b>:
 800dc7c:	b510      	push	{r4, lr}
 800dc7e:	460c      	mov	r4, r1
 800dc80:	2101      	movs	r1, #1
 800dc82:	f7ff febd 	bl	800da00 <_Balloc>
 800dc86:	4602      	mov	r2, r0
 800dc88:	b928      	cbnz	r0, 800dc96 <__i2b+0x1a>
 800dc8a:	4b05      	ldr	r3, [pc, #20]	@ (800dca0 <__i2b+0x24>)
 800dc8c:	4805      	ldr	r0, [pc, #20]	@ (800dca4 <__i2b+0x28>)
 800dc8e:	f240 1145 	movw	r1, #325	@ 0x145
 800dc92:	f001 fd5d 	bl	800f750 <__assert_func>
 800dc96:	2301      	movs	r3, #1
 800dc98:	6144      	str	r4, [r0, #20]
 800dc9a:	6103      	str	r3, [r0, #16]
 800dc9c:	bd10      	pop	{r4, pc}
 800dc9e:	bf00      	nop
 800dca0:	08010689 	.word	0x08010689
 800dca4:	0801069a 	.word	0x0801069a

0800dca8 <__multiply>:
 800dca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcac:	4614      	mov	r4, r2
 800dcae:	690a      	ldr	r2, [r1, #16]
 800dcb0:	6923      	ldr	r3, [r4, #16]
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	bfa8      	it	ge
 800dcb6:	4623      	movge	r3, r4
 800dcb8:	460f      	mov	r7, r1
 800dcba:	bfa4      	itt	ge
 800dcbc:	460c      	movge	r4, r1
 800dcbe:	461f      	movge	r7, r3
 800dcc0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dcc4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dcc8:	68a3      	ldr	r3, [r4, #8]
 800dcca:	6861      	ldr	r1, [r4, #4]
 800dccc:	eb0a 0609 	add.w	r6, sl, r9
 800dcd0:	42b3      	cmp	r3, r6
 800dcd2:	b085      	sub	sp, #20
 800dcd4:	bfb8      	it	lt
 800dcd6:	3101      	addlt	r1, #1
 800dcd8:	f7ff fe92 	bl	800da00 <_Balloc>
 800dcdc:	b930      	cbnz	r0, 800dcec <__multiply+0x44>
 800dcde:	4602      	mov	r2, r0
 800dce0:	4b44      	ldr	r3, [pc, #272]	@ (800ddf4 <__multiply+0x14c>)
 800dce2:	4845      	ldr	r0, [pc, #276]	@ (800ddf8 <__multiply+0x150>)
 800dce4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dce8:	f001 fd32 	bl	800f750 <__assert_func>
 800dcec:	f100 0514 	add.w	r5, r0, #20
 800dcf0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dcf4:	462b      	mov	r3, r5
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	4543      	cmp	r3, r8
 800dcfa:	d321      	bcc.n	800dd40 <__multiply+0x98>
 800dcfc:	f107 0114 	add.w	r1, r7, #20
 800dd00:	f104 0214 	add.w	r2, r4, #20
 800dd04:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800dd08:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800dd0c:	9302      	str	r3, [sp, #8]
 800dd0e:	1b13      	subs	r3, r2, r4
 800dd10:	3b15      	subs	r3, #21
 800dd12:	f023 0303 	bic.w	r3, r3, #3
 800dd16:	3304      	adds	r3, #4
 800dd18:	f104 0715 	add.w	r7, r4, #21
 800dd1c:	42ba      	cmp	r2, r7
 800dd1e:	bf38      	it	cc
 800dd20:	2304      	movcc	r3, #4
 800dd22:	9301      	str	r3, [sp, #4]
 800dd24:	9b02      	ldr	r3, [sp, #8]
 800dd26:	9103      	str	r1, [sp, #12]
 800dd28:	428b      	cmp	r3, r1
 800dd2a:	d80c      	bhi.n	800dd46 <__multiply+0x9e>
 800dd2c:	2e00      	cmp	r6, #0
 800dd2e:	dd03      	ble.n	800dd38 <__multiply+0x90>
 800dd30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d05b      	beq.n	800ddf0 <__multiply+0x148>
 800dd38:	6106      	str	r6, [r0, #16]
 800dd3a:	b005      	add	sp, #20
 800dd3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd40:	f843 2b04 	str.w	r2, [r3], #4
 800dd44:	e7d8      	b.n	800dcf8 <__multiply+0x50>
 800dd46:	f8b1 a000 	ldrh.w	sl, [r1]
 800dd4a:	f1ba 0f00 	cmp.w	sl, #0
 800dd4e:	d024      	beq.n	800dd9a <__multiply+0xf2>
 800dd50:	f104 0e14 	add.w	lr, r4, #20
 800dd54:	46a9      	mov	r9, r5
 800dd56:	f04f 0c00 	mov.w	ip, #0
 800dd5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd5e:	f8d9 3000 	ldr.w	r3, [r9]
 800dd62:	fa1f fb87 	uxth.w	fp, r7
 800dd66:	b29b      	uxth	r3, r3
 800dd68:	fb0a 330b 	mla	r3, sl, fp, r3
 800dd6c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800dd70:	f8d9 7000 	ldr.w	r7, [r9]
 800dd74:	4463      	add	r3, ip
 800dd76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dd7a:	fb0a c70b 	mla	r7, sl, fp, ip
 800dd7e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dd88:	4572      	cmp	r2, lr
 800dd8a:	f849 3b04 	str.w	r3, [r9], #4
 800dd8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dd92:	d8e2      	bhi.n	800dd5a <__multiply+0xb2>
 800dd94:	9b01      	ldr	r3, [sp, #4]
 800dd96:	f845 c003 	str.w	ip, [r5, r3]
 800dd9a:	9b03      	ldr	r3, [sp, #12]
 800dd9c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dda0:	3104      	adds	r1, #4
 800dda2:	f1b9 0f00 	cmp.w	r9, #0
 800dda6:	d021      	beq.n	800ddec <__multiply+0x144>
 800dda8:	682b      	ldr	r3, [r5, #0]
 800ddaa:	f104 0c14 	add.w	ip, r4, #20
 800ddae:	46ae      	mov	lr, r5
 800ddb0:	f04f 0a00 	mov.w	sl, #0
 800ddb4:	f8bc b000 	ldrh.w	fp, [ip]
 800ddb8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ddbc:	fb09 770b 	mla	r7, r9, fp, r7
 800ddc0:	4457      	add	r7, sl
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ddc8:	f84e 3b04 	str.w	r3, [lr], #4
 800ddcc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ddd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ddd4:	f8be 3000 	ldrh.w	r3, [lr]
 800ddd8:	fb09 330a 	mla	r3, r9, sl, r3
 800dddc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800dde0:	4562      	cmp	r2, ip
 800dde2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dde6:	d8e5      	bhi.n	800ddb4 <__multiply+0x10c>
 800dde8:	9f01      	ldr	r7, [sp, #4]
 800ddea:	51eb      	str	r3, [r5, r7]
 800ddec:	3504      	adds	r5, #4
 800ddee:	e799      	b.n	800dd24 <__multiply+0x7c>
 800ddf0:	3e01      	subs	r6, #1
 800ddf2:	e79b      	b.n	800dd2c <__multiply+0x84>
 800ddf4:	08010689 	.word	0x08010689
 800ddf8:	0801069a 	.word	0x0801069a

0800ddfc <__pow5mult>:
 800ddfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de00:	4615      	mov	r5, r2
 800de02:	f012 0203 	ands.w	r2, r2, #3
 800de06:	4607      	mov	r7, r0
 800de08:	460e      	mov	r6, r1
 800de0a:	d007      	beq.n	800de1c <__pow5mult+0x20>
 800de0c:	4c25      	ldr	r4, [pc, #148]	@ (800dea4 <__pow5mult+0xa8>)
 800de0e:	3a01      	subs	r2, #1
 800de10:	2300      	movs	r3, #0
 800de12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800de16:	f7ff fe55 	bl	800dac4 <__multadd>
 800de1a:	4606      	mov	r6, r0
 800de1c:	10ad      	asrs	r5, r5, #2
 800de1e:	d03d      	beq.n	800de9c <__pow5mult+0xa0>
 800de20:	69fc      	ldr	r4, [r7, #28]
 800de22:	b97c      	cbnz	r4, 800de44 <__pow5mult+0x48>
 800de24:	2010      	movs	r0, #16
 800de26:	f7ff fd35 	bl	800d894 <malloc>
 800de2a:	4602      	mov	r2, r0
 800de2c:	61f8      	str	r0, [r7, #28]
 800de2e:	b928      	cbnz	r0, 800de3c <__pow5mult+0x40>
 800de30:	4b1d      	ldr	r3, [pc, #116]	@ (800dea8 <__pow5mult+0xac>)
 800de32:	481e      	ldr	r0, [pc, #120]	@ (800deac <__pow5mult+0xb0>)
 800de34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800de38:	f001 fc8a 	bl	800f750 <__assert_func>
 800de3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de40:	6004      	str	r4, [r0, #0]
 800de42:	60c4      	str	r4, [r0, #12]
 800de44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800de48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de4c:	b94c      	cbnz	r4, 800de62 <__pow5mult+0x66>
 800de4e:	f240 2171 	movw	r1, #625	@ 0x271
 800de52:	4638      	mov	r0, r7
 800de54:	f7ff ff12 	bl	800dc7c <__i2b>
 800de58:	2300      	movs	r3, #0
 800de5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800de5e:	4604      	mov	r4, r0
 800de60:	6003      	str	r3, [r0, #0]
 800de62:	f04f 0900 	mov.w	r9, #0
 800de66:	07eb      	lsls	r3, r5, #31
 800de68:	d50a      	bpl.n	800de80 <__pow5mult+0x84>
 800de6a:	4631      	mov	r1, r6
 800de6c:	4622      	mov	r2, r4
 800de6e:	4638      	mov	r0, r7
 800de70:	f7ff ff1a 	bl	800dca8 <__multiply>
 800de74:	4631      	mov	r1, r6
 800de76:	4680      	mov	r8, r0
 800de78:	4638      	mov	r0, r7
 800de7a:	f7ff fe01 	bl	800da80 <_Bfree>
 800de7e:	4646      	mov	r6, r8
 800de80:	106d      	asrs	r5, r5, #1
 800de82:	d00b      	beq.n	800de9c <__pow5mult+0xa0>
 800de84:	6820      	ldr	r0, [r4, #0]
 800de86:	b938      	cbnz	r0, 800de98 <__pow5mult+0x9c>
 800de88:	4622      	mov	r2, r4
 800de8a:	4621      	mov	r1, r4
 800de8c:	4638      	mov	r0, r7
 800de8e:	f7ff ff0b 	bl	800dca8 <__multiply>
 800de92:	6020      	str	r0, [r4, #0]
 800de94:	f8c0 9000 	str.w	r9, [r0]
 800de98:	4604      	mov	r4, r0
 800de9a:	e7e4      	b.n	800de66 <__pow5mult+0x6a>
 800de9c:	4630      	mov	r0, r6
 800de9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dea2:	bf00      	nop
 800dea4:	080106f4 	.word	0x080106f4
 800dea8:	0801061a 	.word	0x0801061a
 800deac:	0801069a 	.word	0x0801069a

0800deb0 <__lshift>:
 800deb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deb4:	460c      	mov	r4, r1
 800deb6:	6849      	ldr	r1, [r1, #4]
 800deb8:	6923      	ldr	r3, [r4, #16]
 800deba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800debe:	68a3      	ldr	r3, [r4, #8]
 800dec0:	4607      	mov	r7, r0
 800dec2:	4691      	mov	r9, r2
 800dec4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dec8:	f108 0601 	add.w	r6, r8, #1
 800decc:	42b3      	cmp	r3, r6
 800dece:	db0b      	blt.n	800dee8 <__lshift+0x38>
 800ded0:	4638      	mov	r0, r7
 800ded2:	f7ff fd95 	bl	800da00 <_Balloc>
 800ded6:	4605      	mov	r5, r0
 800ded8:	b948      	cbnz	r0, 800deee <__lshift+0x3e>
 800deda:	4602      	mov	r2, r0
 800dedc:	4b28      	ldr	r3, [pc, #160]	@ (800df80 <__lshift+0xd0>)
 800dede:	4829      	ldr	r0, [pc, #164]	@ (800df84 <__lshift+0xd4>)
 800dee0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dee4:	f001 fc34 	bl	800f750 <__assert_func>
 800dee8:	3101      	adds	r1, #1
 800deea:	005b      	lsls	r3, r3, #1
 800deec:	e7ee      	b.n	800decc <__lshift+0x1c>
 800deee:	2300      	movs	r3, #0
 800def0:	f100 0114 	add.w	r1, r0, #20
 800def4:	f100 0210 	add.w	r2, r0, #16
 800def8:	4618      	mov	r0, r3
 800defa:	4553      	cmp	r3, sl
 800defc:	db33      	blt.n	800df66 <__lshift+0xb6>
 800defe:	6920      	ldr	r0, [r4, #16]
 800df00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800df04:	f104 0314 	add.w	r3, r4, #20
 800df08:	f019 091f 	ands.w	r9, r9, #31
 800df0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800df10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800df14:	d02b      	beq.n	800df6e <__lshift+0xbe>
 800df16:	f1c9 0e20 	rsb	lr, r9, #32
 800df1a:	468a      	mov	sl, r1
 800df1c:	2200      	movs	r2, #0
 800df1e:	6818      	ldr	r0, [r3, #0]
 800df20:	fa00 f009 	lsl.w	r0, r0, r9
 800df24:	4310      	orrs	r0, r2
 800df26:	f84a 0b04 	str.w	r0, [sl], #4
 800df2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800df2e:	459c      	cmp	ip, r3
 800df30:	fa22 f20e 	lsr.w	r2, r2, lr
 800df34:	d8f3      	bhi.n	800df1e <__lshift+0x6e>
 800df36:	ebac 0304 	sub.w	r3, ip, r4
 800df3a:	3b15      	subs	r3, #21
 800df3c:	f023 0303 	bic.w	r3, r3, #3
 800df40:	3304      	adds	r3, #4
 800df42:	f104 0015 	add.w	r0, r4, #21
 800df46:	4584      	cmp	ip, r0
 800df48:	bf38      	it	cc
 800df4a:	2304      	movcc	r3, #4
 800df4c:	50ca      	str	r2, [r1, r3]
 800df4e:	b10a      	cbz	r2, 800df54 <__lshift+0xa4>
 800df50:	f108 0602 	add.w	r6, r8, #2
 800df54:	3e01      	subs	r6, #1
 800df56:	4638      	mov	r0, r7
 800df58:	612e      	str	r6, [r5, #16]
 800df5a:	4621      	mov	r1, r4
 800df5c:	f7ff fd90 	bl	800da80 <_Bfree>
 800df60:	4628      	mov	r0, r5
 800df62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df66:	f842 0f04 	str.w	r0, [r2, #4]!
 800df6a:	3301      	adds	r3, #1
 800df6c:	e7c5      	b.n	800defa <__lshift+0x4a>
 800df6e:	3904      	subs	r1, #4
 800df70:	f853 2b04 	ldr.w	r2, [r3], #4
 800df74:	f841 2f04 	str.w	r2, [r1, #4]!
 800df78:	459c      	cmp	ip, r3
 800df7a:	d8f9      	bhi.n	800df70 <__lshift+0xc0>
 800df7c:	e7ea      	b.n	800df54 <__lshift+0xa4>
 800df7e:	bf00      	nop
 800df80:	08010689 	.word	0x08010689
 800df84:	0801069a 	.word	0x0801069a

0800df88 <__mcmp>:
 800df88:	690a      	ldr	r2, [r1, #16]
 800df8a:	4603      	mov	r3, r0
 800df8c:	6900      	ldr	r0, [r0, #16]
 800df8e:	1a80      	subs	r0, r0, r2
 800df90:	b530      	push	{r4, r5, lr}
 800df92:	d10e      	bne.n	800dfb2 <__mcmp+0x2a>
 800df94:	3314      	adds	r3, #20
 800df96:	3114      	adds	r1, #20
 800df98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800df9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dfa0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dfa4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dfa8:	4295      	cmp	r5, r2
 800dfaa:	d003      	beq.n	800dfb4 <__mcmp+0x2c>
 800dfac:	d205      	bcs.n	800dfba <__mcmp+0x32>
 800dfae:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb2:	bd30      	pop	{r4, r5, pc}
 800dfb4:	42a3      	cmp	r3, r4
 800dfb6:	d3f3      	bcc.n	800dfa0 <__mcmp+0x18>
 800dfb8:	e7fb      	b.n	800dfb2 <__mcmp+0x2a>
 800dfba:	2001      	movs	r0, #1
 800dfbc:	e7f9      	b.n	800dfb2 <__mcmp+0x2a>
	...

0800dfc0 <__mdiff>:
 800dfc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfc4:	4689      	mov	r9, r1
 800dfc6:	4606      	mov	r6, r0
 800dfc8:	4611      	mov	r1, r2
 800dfca:	4648      	mov	r0, r9
 800dfcc:	4614      	mov	r4, r2
 800dfce:	f7ff ffdb 	bl	800df88 <__mcmp>
 800dfd2:	1e05      	subs	r5, r0, #0
 800dfd4:	d112      	bne.n	800dffc <__mdiff+0x3c>
 800dfd6:	4629      	mov	r1, r5
 800dfd8:	4630      	mov	r0, r6
 800dfda:	f7ff fd11 	bl	800da00 <_Balloc>
 800dfde:	4602      	mov	r2, r0
 800dfe0:	b928      	cbnz	r0, 800dfee <__mdiff+0x2e>
 800dfe2:	4b3f      	ldr	r3, [pc, #252]	@ (800e0e0 <__mdiff+0x120>)
 800dfe4:	f240 2137 	movw	r1, #567	@ 0x237
 800dfe8:	483e      	ldr	r0, [pc, #248]	@ (800e0e4 <__mdiff+0x124>)
 800dfea:	f001 fbb1 	bl	800f750 <__assert_func>
 800dfee:	2301      	movs	r3, #1
 800dff0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dff4:	4610      	mov	r0, r2
 800dff6:	b003      	add	sp, #12
 800dff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dffc:	bfbc      	itt	lt
 800dffe:	464b      	movlt	r3, r9
 800e000:	46a1      	movlt	r9, r4
 800e002:	4630      	mov	r0, r6
 800e004:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e008:	bfba      	itte	lt
 800e00a:	461c      	movlt	r4, r3
 800e00c:	2501      	movlt	r5, #1
 800e00e:	2500      	movge	r5, #0
 800e010:	f7ff fcf6 	bl	800da00 <_Balloc>
 800e014:	4602      	mov	r2, r0
 800e016:	b918      	cbnz	r0, 800e020 <__mdiff+0x60>
 800e018:	4b31      	ldr	r3, [pc, #196]	@ (800e0e0 <__mdiff+0x120>)
 800e01a:	f240 2145 	movw	r1, #581	@ 0x245
 800e01e:	e7e3      	b.n	800dfe8 <__mdiff+0x28>
 800e020:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e024:	6926      	ldr	r6, [r4, #16]
 800e026:	60c5      	str	r5, [r0, #12]
 800e028:	f109 0310 	add.w	r3, r9, #16
 800e02c:	f109 0514 	add.w	r5, r9, #20
 800e030:	f104 0e14 	add.w	lr, r4, #20
 800e034:	f100 0b14 	add.w	fp, r0, #20
 800e038:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e03c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e040:	9301      	str	r3, [sp, #4]
 800e042:	46d9      	mov	r9, fp
 800e044:	f04f 0c00 	mov.w	ip, #0
 800e048:	9b01      	ldr	r3, [sp, #4]
 800e04a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e04e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e052:	9301      	str	r3, [sp, #4]
 800e054:	fa1f f38a 	uxth.w	r3, sl
 800e058:	4619      	mov	r1, r3
 800e05a:	b283      	uxth	r3, r0
 800e05c:	1acb      	subs	r3, r1, r3
 800e05e:	0c00      	lsrs	r0, r0, #16
 800e060:	4463      	add	r3, ip
 800e062:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e066:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e070:	4576      	cmp	r6, lr
 800e072:	f849 3b04 	str.w	r3, [r9], #4
 800e076:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e07a:	d8e5      	bhi.n	800e048 <__mdiff+0x88>
 800e07c:	1b33      	subs	r3, r6, r4
 800e07e:	3b15      	subs	r3, #21
 800e080:	f023 0303 	bic.w	r3, r3, #3
 800e084:	3415      	adds	r4, #21
 800e086:	3304      	adds	r3, #4
 800e088:	42a6      	cmp	r6, r4
 800e08a:	bf38      	it	cc
 800e08c:	2304      	movcc	r3, #4
 800e08e:	441d      	add	r5, r3
 800e090:	445b      	add	r3, fp
 800e092:	461e      	mov	r6, r3
 800e094:	462c      	mov	r4, r5
 800e096:	4544      	cmp	r4, r8
 800e098:	d30e      	bcc.n	800e0b8 <__mdiff+0xf8>
 800e09a:	f108 0103 	add.w	r1, r8, #3
 800e09e:	1b49      	subs	r1, r1, r5
 800e0a0:	f021 0103 	bic.w	r1, r1, #3
 800e0a4:	3d03      	subs	r5, #3
 800e0a6:	45a8      	cmp	r8, r5
 800e0a8:	bf38      	it	cc
 800e0aa:	2100      	movcc	r1, #0
 800e0ac:	440b      	add	r3, r1
 800e0ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e0b2:	b191      	cbz	r1, 800e0da <__mdiff+0x11a>
 800e0b4:	6117      	str	r7, [r2, #16]
 800e0b6:	e79d      	b.n	800dff4 <__mdiff+0x34>
 800e0b8:	f854 1b04 	ldr.w	r1, [r4], #4
 800e0bc:	46e6      	mov	lr, ip
 800e0be:	0c08      	lsrs	r0, r1, #16
 800e0c0:	fa1c fc81 	uxtah	ip, ip, r1
 800e0c4:	4471      	add	r1, lr
 800e0c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e0ca:	b289      	uxth	r1, r1
 800e0cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e0d0:	f846 1b04 	str.w	r1, [r6], #4
 800e0d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e0d8:	e7dd      	b.n	800e096 <__mdiff+0xd6>
 800e0da:	3f01      	subs	r7, #1
 800e0dc:	e7e7      	b.n	800e0ae <__mdiff+0xee>
 800e0de:	bf00      	nop
 800e0e0:	08010689 	.word	0x08010689
 800e0e4:	0801069a 	.word	0x0801069a

0800e0e8 <__ulp>:
 800e0e8:	b082      	sub	sp, #8
 800e0ea:	ed8d 0b00 	vstr	d0, [sp]
 800e0ee:	9a01      	ldr	r2, [sp, #4]
 800e0f0:	4b0f      	ldr	r3, [pc, #60]	@ (800e130 <__ulp+0x48>)
 800e0f2:	4013      	ands	r3, r2
 800e0f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	dc08      	bgt.n	800e10e <__ulp+0x26>
 800e0fc:	425b      	negs	r3, r3
 800e0fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e102:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e106:	da04      	bge.n	800e112 <__ulp+0x2a>
 800e108:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e10c:	4113      	asrs	r3, r2
 800e10e:	2200      	movs	r2, #0
 800e110:	e008      	b.n	800e124 <__ulp+0x3c>
 800e112:	f1a2 0314 	sub.w	r3, r2, #20
 800e116:	2b1e      	cmp	r3, #30
 800e118:	bfda      	itte	le
 800e11a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e11e:	40da      	lsrle	r2, r3
 800e120:	2201      	movgt	r2, #1
 800e122:	2300      	movs	r3, #0
 800e124:	4619      	mov	r1, r3
 800e126:	4610      	mov	r0, r2
 800e128:	ec41 0b10 	vmov	d0, r0, r1
 800e12c:	b002      	add	sp, #8
 800e12e:	4770      	bx	lr
 800e130:	7ff00000 	.word	0x7ff00000

0800e134 <__b2d>:
 800e134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e138:	6906      	ldr	r6, [r0, #16]
 800e13a:	f100 0814 	add.w	r8, r0, #20
 800e13e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e142:	1f37      	subs	r7, r6, #4
 800e144:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e148:	4610      	mov	r0, r2
 800e14a:	f7ff fd4b 	bl	800dbe4 <__hi0bits>
 800e14e:	f1c0 0320 	rsb	r3, r0, #32
 800e152:	280a      	cmp	r0, #10
 800e154:	600b      	str	r3, [r1, #0]
 800e156:	491b      	ldr	r1, [pc, #108]	@ (800e1c4 <__b2d+0x90>)
 800e158:	dc15      	bgt.n	800e186 <__b2d+0x52>
 800e15a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e15e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e162:	45b8      	cmp	r8, r7
 800e164:	ea43 0501 	orr.w	r5, r3, r1
 800e168:	bf34      	ite	cc
 800e16a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e16e:	2300      	movcs	r3, #0
 800e170:	3015      	adds	r0, #21
 800e172:	fa02 f000 	lsl.w	r0, r2, r0
 800e176:	fa23 f30c 	lsr.w	r3, r3, ip
 800e17a:	4303      	orrs	r3, r0
 800e17c:	461c      	mov	r4, r3
 800e17e:	ec45 4b10 	vmov	d0, r4, r5
 800e182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e186:	45b8      	cmp	r8, r7
 800e188:	bf3a      	itte	cc
 800e18a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e18e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e192:	2300      	movcs	r3, #0
 800e194:	380b      	subs	r0, #11
 800e196:	d012      	beq.n	800e1be <__b2d+0x8a>
 800e198:	f1c0 0120 	rsb	r1, r0, #32
 800e19c:	fa23 f401 	lsr.w	r4, r3, r1
 800e1a0:	4082      	lsls	r2, r0
 800e1a2:	4322      	orrs	r2, r4
 800e1a4:	4547      	cmp	r7, r8
 800e1a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e1aa:	bf8c      	ite	hi
 800e1ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e1b0:	2200      	movls	r2, #0
 800e1b2:	4083      	lsls	r3, r0
 800e1b4:	40ca      	lsrs	r2, r1
 800e1b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e1ba:	4313      	orrs	r3, r2
 800e1bc:	e7de      	b.n	800e17c <__b2d+0x48>
 800e1be:	ea42 0501 	orr.w	r5, r2, r1
 800e1c2:	e7db      	b.n	800e17c <__b2d+0x48>
 800e1c4:	3ff00000 	.word	0x3ff00000

0800e1c8 <__d2b>:
 800e1c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e1cc:	460f      	mov	r7, r1
 800e1ce:	2101      	movs	r1, #1
 800e1d0:	ec59 8b10 	vmov	r8, r9, d0
 800e1d4:	4616      	mov	r6, r2
 800e1d6:	f7ff fc13 	bl	800da00 <_Balloc>
 800e1da:	4604      	mov	r4, r0
 800e1dc:	b930      	cbnz	r0, 800e1ec <__d2b+0x24>
 800e1de:	4602      	mov	r2, r0
 800e1e0:	4b23      	ldr	r3, [pc, #140]	@ (800e270 <__d2b+0xa8>)
 800e1e2:	4824      	ldr	r0, [pc, #144]	@ (800e274 <__d2b+0xac>)
 800e1e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800e1e8:	f001 fab2 	bl	800f750 <__assert_func>
 800e1ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e1f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e1f4:	b10d      	cbz	r5, 800e1fa <__d2b+0x32>
 800e1f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1fa:	9301      	str	r3, [sp, #4]
 800e1fc:	f1b8 0300 	subs.w	r3, r8, #0
 800e200:	d023      	beq.n	800e24a <__d2b+0x82>
 800e202:	4668      	mov	r0, sp
 800e204:	9300      	str	r3, [sp, #0]
 800e206:	f7ff fd0c 	bl	800dc22 <__lo0bits>
 800e20a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e20e:	b1d0      	cbz	r0, 800e246 <__d2b+0x7e>
 800e210:	f1c0 0320 	rsb	r3, r0, #32
 800e214:	fa02 f303 	lsl.w	r3, r2, r3
 800e218:	430b      	orrs	r3, r1
 800e21a:	40c2      	lsrs	r2, r0
 800e21c:	6163      	str	r3, [r4, #20]
 800e21e:	9201      	str	r2, [sp, #4]
 800e220:	9b01      	ldr	r3, [sp, #4]
 800e222:	61a3      	str	r3, [r4, #24]
 800e224:	2b00      	cmp	r3, #0
 800e226:	bf0c      	ite	eq
 800e228:	2201      	moveq	r2, #1
 800e22a:	2202      	movne	r2, #2
 800e22c:	6122      	str	r2, [r4, #16]
 800e22e:	b1a5      	cbz	r5, 800e25a <__d2b+0x92>
 800e230:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e234:	4405      	add	r5, r0
 800e236:	603d      	str	r5, [r7, #0]
 800e238:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e23c:	6030      	str	r0, [r6, #0]
 800e23e:	4620      	mov	r0, r4
 800e240:	b003      	add	sp, #12
 800e242:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e246:	6161      	str	r1, [r4, #20]
 800e248:	e7ea      	b.n	800e220 <__d2b+0x58>
 800e24a:	a801      	add	r0, sp, #4
 800e24c:	f7ff fce9 	bl	800dc22 <__lo0bits>
 800e250:	9b01      	ldr	r3, [sp, #4]
 800e252:	6163      	str	r3, [r4, #20]
 800e254:	3020      	adds	r0, #32
 800e256:	2201      	movs	r2, #1
 800e258:	e7e8      	b.n	800e22c <__d2b+0x64>
 800e25a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e25e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e262:	6038      	str	r0, [r7, #0]
 800e264:	6918      	ldr	r0, [r3, #16]
 800e266:	f7ff fcbd 	bl	800dbe4 <__hi0bits>
 800e26a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e26e:	e7e5      	b.n	800e23c <__d2b+0x74>
 800e270:	08010689 	.word	0x08010689
 800e274:	0801069a 	.word	0x0801069a

0800e278 <__ratio>:
 800e278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e27c:	b085      	sub	sp, #20
 800e27e:	e9cd 1000 	strd	r1, r0, [sp]
 800e282:	a902      	add	r1, sp, #8
 800e284:	f7ff ff56 	bl	800e134 <__b2d>
 800e288:	9800      	ldr	r0, [sp, #0]
 800e28a:	a903      	add	r1, sp, #12
 800e28c:	ec55 4b10 	vmov	r4, r5, d0
 800e290:	f7ff ff50 	bl	800e134 <__b2d>
 800e294:	9b01      	ldr	r3, [sp, #4]
 800e296:	6919      	ldr	r1, [r3, #16]
 800e298:	9b00      	ldr	r3, [sp, #0]
 800e29a:	691b      	ldr	r3, [r3, #16]
 800e29c:	1ac9      	subs	r1, r1, r3
 800e29e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e2a2:	1a9b      	subs	r3, r3, r2
 800e2a4:	ec5b ab10 	vmov	sl, fp, d0
 800e2a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	bfce      	itee	gt
 800e2b0:	462a      	movgt	r2, r5
 800e2b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e2b6:	465a      	movle	r2, fp
 800e2b8:	462f      	mov	r7, r5
 800e2ba:	46d9      	mov	r9, fp
 800e2bc:	bfcc      	ite	gt
 800e2be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e2c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e2c6:	464b      	mov	r3, r9
 800e2c8:	4652      	mov	r2, sl
 800e2ca:	4620      	mov	r0, r4
 800e2cc:	4639      	mov	r1, r7
 800e2ce:	f7f2 fac5 	bl	800085c <__aeabi_ddiv>
 800e2d2:	ec41 0b10 	vmov	d0, r0, r1
 800e2d6:	b005      	add	sp, #20
 800e2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e2dc <__copybits>:
 800e2dc:	3901      	subs	r1, #1
 800e2de:	b570      	push	{r4, r5, r6, lr}
 800e2e0:	1149      	asrs	r1, r1, #5
 800e2e2:	6914      	ldr	r4, [r2, #16]
 800e2e4:	3101      	adds	r1, #1
 800e2e6:	f102 0314 	add.w	r3, r2, #20
 800e2ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e2ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e2f2:	1f05      	subs	r5, r0, #4
 800e2f4:	42a3      	cmp	r3, r4
 800e2f6:	d30c      	bcc.n	800e312 <__copybits+0x36>
 800e2f8:	1aa3      	subs	r3, r4, r2
 800e2fa:	3b11      	subs	r3, #17
 800e2fc:	f023 0303 	bic.w	r3, r3, #3
 800e300:	3211      	adds	r2, #17
 800e302:	42a2      	cmp	r2, r4
 800e304:	bf88      	it	hi
 800e306:	2300      	movhi	r3, #0
 800e308:	4418      	add	r0, r3
 800e30a:	2300      	movs	r3, #0
 800e30c:	4288      	cmp	r0, r1
 800e30e:	d305      	bcc.n	800e31c <__copybits+0x40>
 800e310:	bd70      	pop	{r4, r5, r6, pc}
 800e312:	f853 6b04 	ldr.w	r6, [r3], #4
 800e316:	f845 6f04 	str.w	r6, [r5, #4]!
 800e31a:	e7eb      	b.n	800e2f4 <__copybits+0x18>
 800e31c:	f840 3b04 	str.w	r3, [r0], #4
 800e320:	e7f4      	b.n	800e30c <__copybits+0x30>

0800e322 <__any_on>:
 800e322:	f100 0214 	add.w	r2, r0, #20
 800e326:	6900      	ldr	r0, [r0, #16]
 800e328:	114b      	asrs	r3, r1, #5
 800e32a:	4298      	cmp	r0, r3
 800e32c:	b510      	push	{r4, lr}
 800e32e:	db11      	blt.n	800e354 <__any_on+0x32>
 800e330:	dd0a      	ble.n	800e348 <__any_on+0x26>
 800e332:	f011 011f 	ands.w	r1, r1, #31
 800e336:	d007      	beq.n	800e348 <__any_on+0x26>
 800e338:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e33c:	fa24 f001 	lsr.w	r0, r4, r1
 800e340:	fa00 f101 	lsl.w	r1, r0, r1
 800e344:	428c      	cmp	r4, r1
 800e346:	d10b      	bne.n	800e360 <__any_on+0x3e>
 800e348:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d803      	bhi.n	800e358 <__any_on+0x36>
 800e350:	2000      	movs	r0, #0
 800e352:	bd10      	pop	{r4, pc}
 800e354:	4603      	mov	r3, r0
 800e356:	e7f7      	b.n	800e348 <__any_on+0x26>
 800e358:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e35c:	2900      	cmp	r1, #0
 800e35e:	d0f5      	beq.n	800e34c <__any_on+0x2a>
 800e360:	2001      	movs	r0, #1
 800e362:	e7f6      	b.n	800e352 <__any_on+0x30>

0800e364 <sulp>:
 800e364:	b570      	push	{r4, r5, r6, lr}
 800e366:	4604      	mov	r4, r0
 800e368:	460d      	mov	r5, r1
 800e36a:	ec45 4b10 	vmov	d0, r4, r5
 800e36e:	4616      	mov	r6, r2
 800e370:	f7ff feba 	bl	800e0e8 <__ulp>
 800e374:	ec51 0b10 	vmov	r0, r1, d0
 800e378:	b17e      	cbz	r6, 800e39a <sulp+0x36>
 800e37a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e37e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e382:	2b00      	cmp	r3, #0
 800e384:	dd09      	ble.n	800e39a <sulp+0x36>
 800e386:	051b      	lsls	r3, r3, #20
 800e388:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e38c:	2400      	movs	r4, #0
 800e38e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e392:	4622      	mov	r2, r4
 800e394:	462b      	mov	r3, r5
 800e396:	f7f2 f937 	bl	8000608 <__aeabi_dmul>
 800e39a:	ec41 0b10 	vmov	d0, r0, r1
 800e39e:	bd70      	pop	{r4, r5, r6, pc}

0800e3a0 <_strtod_l>:
 800e3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3a4:	b09f      	sub	sp, #124	@ 0x7c
 800e3a6:	460c      	mov	r4, r1
 800e3a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	921a      	str	r2, [sp, #104]	@ 0x68
 800e3ae:	9005      	str	r0, [sp, #20]
 800e3b0:	f04f 0a00 	mov.w	sl, #0
 800e3b4:	f04f 0b00 	mov.w	fp, #0
 800e3b8:	460a      	mov	r2, r1
 800e3ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800e3bc:	7811      	ldrb	r1, [r2, #0]
 800e3be:	292b      	cmp	r1, #43	@ 0x2b
 800e3c0:	d04a      	beq.n	800e458 <_strtod_l+0xb8>
 800e3c2:	d838      	bhi.n	800e436 <_strtod_l+0x96>
 800e3c4:	290d      	cmp	r1, #13
 800e3c6:	d832      	bhi.n	800e42e <_strtod_l+0x8e>
 800e3c8:	2908      	cmp	r1, #8
 800e3ca:	d832      	bhi.n	800e432 <_strtod_l+0x92>
 800e3cc:	2900      	cmp	r1, #0
 800e3ce:	d03b      	beq.n	800e448 <_strtod_l+0xa8>
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e3d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e3d6:	782a      	ldrb	r2, [r5, #0]
 800e3d8:	2a30      	cmp	r2, #48	@ 0x30
 800e3da:	f040 80b3 	bne.w	800e544 <_strtod_l+0x1a4>
 800e3de:	786a      	ldrb	r2, [r5, #1]
 800e3e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e3e4:	2a58      	cmp	r2, #88	@ 0x58
 800e3e6:	d16e      	bne.n	800e4c6 <_strtod_l+0x126>
 800e3e8:	9302      	str	r3, [sp, #8]
 800e3ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3ec:	9301      	str	r3, [sp, #4]
 800e3ee:	ab1a      	add	r3, sp, #104	@ 0x68
 800e3f0:	9300      	str	r3, [sp, #0]
 800e3f2:	4a8e      	ldr	r2, [pc, #568]	@ (800e62c <_strtod_l+0x28c>)
 800e3f4:	9805      	ldr	r0, [sp, #20]
 800e3f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e3f8:	a919      	add	r1, sp, #100	@ 0x64
 800e3fa:	f001 fa43 	bl	800f884 <__gethex>
 800e3fe:	f010 060f 	ands.w	r6, r0, #15
 800e402:	4604      	mov	r4, r0
 800e404:	d005      	beq.n	800e412 <_strtod_l+0x72>
 800e406:	2e06      	cmp	r6, #6
 800e408:	d128      	bne.n	800e45c <_strtod_l+0xbc>
 800e40a:	3501      	adds	r5, #1
 800e40c:	2300      	movs	r3, #0
 800e40e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e410:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e412:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e414:	2b00      	cmp	r3, #0
 800e416:	f040 858e 	bne.w	800ef36 <_strtod_l+0xb96>
 800e41a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e41c:	b1cb      	cbz	r3, 800e452 <_strtod_l+0xb2>
 800e41e:	4652      	mov	r2, sl
 800e420:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e424:	ec43 2b10 	vmov	d0, r2, r3
 800e428:	b01f      	add	sp, #124	@ 0x7c
 800e42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e42e:	2920      	cmp	r1, #32
 800e430:	d1ce      	bne.n	800e3d0 <_strtod_l+0x30>
 800e432:	3201      	adds	r2, #1
 800e434:	e7c1      	b.n	800e3ba <_strtod_l+0x1a>
 800e436:	292d      	cmp	r1, #45	@ 0x2d
 800e438:	d1ca      	bne.n	800e3d0 <_strtod_l+0x30>
 800e43a:	2101      	movs	r1, #1
 800e43c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e43e:	1c51      	adds	r1, r2, #1
 800e440:	9119      	str	r1, [sp, #100]	@ 0x64
 800e442:	7852      	ldrb	r2, [r2, #1]
 800e444:	2a00      	cmp	r2, #0
 800e446:	d1c5      	bne.n	800e3d4 <_strtod_l+0x34>
 800e448:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e44a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	f040 8570 	bne.w	800ef32 <_strtod_l+0xb92>
 800e452:	4652      	mov	r2, sl
 800e454:	465b      	mov	r3, fp
 800e456:	e7e5      	b.n	800e424 <_strtod_l+0x84>
 800e458:	2100      	movs	r1, #0
 800e45a:	e7ef      	b.n	800e43c <_strtod_l+0x9c>
 800e45c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e45e:	b13a      	cbz	r2, 800e470 <_strtod_l+0xd0>
 800e460:	2135      	movs	r1, #53	@ 0x35
 800e462:	a81c      	add	r0, sp, #112	@ 0x70
 800e464:	f7ff ff3a 	bl	800e2dc <__copybits>
 800e468:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e46a:	9805      	ldr	r0, [sp, #20]
 800e46c:	f7ff fb08 	bl	800da80 <_Bfree>
 800e470:	3e01      	subs	r6, #1
 800e472:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e474:	2e04      	cmp	r6, #4
 800e476:	d806      	bhi.n	800e486 <_strtod_l+0xe6>
 800e478:	e8df f006 	tbb	[pc, r6]
 800e47c:	201d0314 	.word	0x201d0314
 800e480:	14          	.byte	0x14
 800e481:	00          	.byte	0x00
 800e482:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e486:	05e1      	lsls	r1, r4, #23
 800e488:	bf48      	it	mi
 800e48a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e48e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e492:	0d1b      	lsrs	r3, r3, #20
 800e494:	051b      	lsls	r3, r3, #20
 800e496:	2b00      	cmp	r3, #0
 800e498:	d1bb      	bne.n	800e412 <_strtod_l+0x72>
 800e49a:	f7fe fb19 	bl	800cad0 <__errno>
 800e49e:	2322      	movs	r3, #34	@ 0x22
 800e4a0:	6003      	str	r3, [r0, #0]
 800e4a2:	e7b6      	b.n	800e412 <_strtod_l+0x72>
 800e4a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e4a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e4ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e4b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e4b4:	e7e7      	b.n	800e486 <_strtod_l+0xe6>
 800e4b6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e634 <_strtod_l+0x294>
 800e4ba:	e7e4      	b.n	800e486 <_strtod_l+0xe6>
 800e4bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e4c0:	f04f 3aff 	mov.w	sl, #4294967295
 800e4c4:	e7df      	b.n	800e486 <_strtod_l+0xe6>
 800e4c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e4c8:	1c5a      	adds	r2, r3, #1
 800e4ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800e4cc:	785b      	ldrb	r3, [r3, #1]
 800e4ce:	2b30      	cmp	r3, #48	@ 0x30
 800e4d0:	d0f9      	beq.n	800e4c6 <_strtod_l+0x126>
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d09d      	beq.n	800e412 <_strtod_l+0x72>
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e4dc:	930c      	str	r3, [sp, #48]	@ 0x30
 800e4de:	2300      	movs	r3, #0
 800e4e0:	9308      	str	r3, [sp, #32]
 800e4e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4e4:	461f      	mov	r7, r3
 800e4e6:	220a      	movs	r2, #10
 800e4e8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e4ea:	7805      	ldrb	r5, [r0, #0]
 800e4ec:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e4f0:	b2d9      	uxtb	r1, r3
 800e4f2:	2909      	cmp	r1, #9
 800e4f4:	d928      	bls.n	800e548 <_strtod_l+0x1a8>
 800e4f6:	494e      	ldr	r1, [pc, #312]	@ (800e630 <_strtod_l+0x290>)
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	f001 f8ff 	bl	800f6fc <strncmp>
 800e4fe:	2800      	cmp	r0, #0
 800e500:	d032      	beq.n	800e568 <_strtod_l+0x1c8>
 800e502:	2000      	movs	r0, #0
 800e504:	462a      	mov	r2, r5
 800e506:	4681      	mov	r9, r0
 800e508:	463d      	mov	r5, r7
 800e50a:	4603      	mov	r3, r0
 800e50c:	2a65      	cmp	r2, #101	@ 0x65
 800e50e:	d001      	beq.n	800e514 <_strtod_l+0x174>
 800e510:	2a45      	cmp	r2, #69	@ 0x45
 800e512:	d114      	bne.n	800e53e <_strtod_l+0x19e>
 800e514:	b91d      	cbnz	r5, 800e51e <_strtod_l+0x17e>
 800e516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e518:	4302      	orrs	r2, r0
 800e51a:	d095      	beq.n	800e448 <_strtod_l+0xa8>
 800e51c:	2500      	movs	r5, #0
 800e51e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e520:	1c62      	adds	r2, r4, #1
 800e522:	9219      	str	r2, [sp, #100]	@ 0x64
 800e524:	7862      	ldrb	r2, [r4, #1]
 800e526:	2a2b      	cmp	r2, #43	@ 0x2b
 800e528:	d077      	beq.n	800e61a <_strtod_l+0x27a>
 800e52a:	2a2d      	cmp	r2, #45	@ 0x2d
 800e52c:	d07b      	beq.n	800e626 <_strtod_l+0x286>
 800e52e:	f04f 0c00 	mov.w	ip, #0
 800e532:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e536:	2909      	cmp	r1, #9
 800e538:	f240 8082 	bls.w	800e640 <_strtod_l+0x2a0>
 800e53c:	9419      	str	r4, [sp, #100]	@ 0x64
 800e53e:	f04f 0800 	mov.w	r8, #0
 800e542:	e0a2      	b.n	800e68a <_strtod_l+0x2ea>
 800e544:	2300      	movs	r3, #0
 800e546:	e7c7      	b.n	800e4d8 <_strtod_l+0x138>
 800e548:	2f08      	cmp	r7, #8
 800e54a:	bfd5      	itete	le
 800e54c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e54e:	9908      	ldrgt	r1, [sp, #32]
 800e550:	fb02 3301 	mlale	r3, r2, r1, r3
 800e554:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e558:	f100 0001 	add.w	r0, r0, #1
 800e55c:	bfd4      	ite	le
 800e55e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e560:	9308      	strgt	r3, [sp, #32]
 800e562:	3701      	adds	r7, #1
 800e564:	9019      	str	r0, [sp, #100]	@ 0x64
 800e566:	e7bf      	b.n	800e4e8 <_strtod_l+0x148>
 800e568:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e56a:	1c5a      	adds	r2, r3, #1
 800e56c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e56e:	785a      	ldrb	r2, [r3, #1]
 800e570:	b37f      	cbz	r7, 800e5d2 <_strtod_l+0x232>
 800e572:	4681      	mov	r9, r0
 800e574:	463d      	mov	r5, r7
 800e576:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e57a:	2b09      	cmp	r3, #9
 800e57c:	d912      	bls.n	800e5a4 <_strtod_l+0x204>
 800e57e:	2301      	movs	r3, #1
 800e580:	e7c4      	b.n	800e50c <_strtod_l+0x16c>
 800e582:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e584:	1c5a      	adds	r2, r3, #1
 800e586:	9219      	str	r2, [sp, #100]	@ 0x64
 800e588:	785a      	ldrb	r2, [r3, #1]
 800e58a:	3001      	adds	r0, #1
 800e58c:	2a30      	cmp	r2, #48	@ 0x30
 800e58e:	d0f8      	beq.n	800e582 <_strtod_l+0x1e2>
 800e590:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e594:	2b08      	cmp	r3, #8
 800e596:	f200 84d3 	bhi.w	800ef40 <_strtod_l+0xba0>
 800e59a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e59c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e59e:	4681      	mov	r9, r0
 800e5a0:	2000      	movs	r0, #0
 800e5a2:	4605      	mov	r5, r0
 800e5a4:	3a30      	subs	r2, #48	@ 0x30
 800e5a6:	f100 0301 	add.w	r3, r0, #1
 800e5aa:	d02a      	beq.n	800e602 <_strtod_l+0x262>
 800e5ac:	4499      	add	r9, r3
 800e5ae:	eb00 0c05 	add.w	ip, r0, r5
 800e5b2:	462b      	mov	r3, r5
 800e5b4:	210a      	movs	r1, #10
 800e5b6:	4563      	cmp	r3, ip
 800e5b8:	d10d      	bne.n	800e5d6 <_strtod_l+0x236>
 800e5ba:	1c69      	adds	r1, r5, #1
 800e5bc:	4401      	add	r1, r0
 800e5be:	4428      	add	r0, r5
 800e5c0:	2808      	cmp	r0, #8
 800e5c2:	dc16      	bgt.n	800e5f2 <_strtod_l+0x252>
 800e5c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e5c6:	230a      	movs	r3, #10
 800e5c8:	fb03 2300 	mla	r3, r3, r0, r2
 800e5cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	e018      	b.n	800e604 <_strtod_l+0x264>
 800e5d2:	4638      	mov	r0, r7
 800e5d4:	e7da      	b.n	800e58c <_strtod_l+0x1ec>
 800e5d6:	2b08      	cmp	r3, #8
 800e5d8:	f103 0301 	add.w	r3, r3, #1
 800e5dc:	dc03      	bgt.n	800e5e6 <_strtod_l+0x246>
 800e5de:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e5e0:	434e      	muls	r6, r1
 800e5e2:	960a      	str	r6, [sp, #40]	@ 0x28
 800e5e4:	e7e7      	b.n	800e5b6 <_strtod_l+0x216>
 800e5e6:	2b10      	cmp	r3, #16
 800e5e8:	bfde      	ittt	le
 800e5ea:	9e08      	ldrle	r6, [sp, #32]
 800e5ec:	434e      	mulle	r6, r1
 800e5ee:	9608      	strle	r6, [sp, #32]
 800e5f0:	e7e1      	b.n	800e5b6 <_strtod_l+0x216>
 800e5f2:	280f      	cmp	r0, #15
 800e5f4:	dceb      	bgt.n	800e5ce <_strtod_l+0x22e>
 800e5f6:	9808      	ldr	r0, [sp, #32]
 800e5f8:	230a      	movs	r3, #10
 800e5fa:	fb03 2300 	mla	r3, r3, r0, r2
 800e5fe:	9308      	str	r3, [sp, #32]
 800e600:	e7e5      	b.n	800e5ce <_strtod_l+0x22e>
 800e602:	4629      	mov	r1, r5
 800e604:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e606:	1c50      	adds	r0, r2, #1
 800e608:	9019      	str	r0, [sp, #100]	@ 0x64
 800e60a:	7852      	ldrb	r2, [r2, #1]
 800e60c:	4618      	mov	r0, r3
 800e60e:	460d      	mov	r5, r1
 800e610:	e7b1      	b.n	800e576 <_strtod_l+0x1d6>
 800e612:	f04f 0900 	mov.w	r9, #0
 800e616:	2301      	movs	r3, #1
 800e618:	e77d      	b.n	800e516 <_strtod_l+0x176>
 800e61a:	f04f 0c00 	mov.w	ip, #0
 800e61e:	1ca2      	adds	r2, r4, #2
 800e620:	9219      	str	r2, [sp, #100]	@ 0x64
 800e622:	78a2      	ldrb	r2, [r4, #2]
 800e624:	e785      	b.n	800e532 <_strtod_l+0x192>
 800e626:	f04f 0c01 	mov.w	ip, #1
 800e62a:	e7f8      	b.n	800e61e <_strtod_l+0x27e>
 800e62c:	08010808 	.word	0x08010808
 800e630:	080107f0 	.word	0x080107f0
 800e634:	7ff00000 	.word	0x7ff00000
 800e638:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e63a:	1c51      	adds	r1, r2, #1
 800e63c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e63e:	7852      	ldrb	r2, [r2, #1]
 800e640:	2a30      	cmp	r2, #48	@ 0x30
 800e642:	d0f9      	beq.n	800e638 <_strtod_l+0x298>
 800e644:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e648:	2908      	cmp	r1, #8
 800e64a:	f63f af78 	bhi.w	800e53e <_strtod_l+0x19e>
 800e64e:	3a30      	subs	r2, #48	@ 0x30
 800e650:	920e      	str	r2, [sp, #56]	@ 0x38
 800e652:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e654:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e656:	f04f 080a 	mov.w	r8, #10
 800e65a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e65c:	1c56      	adds	r6, r2, #1
 800e65e:	9619      	str	r6, [sp, #100]	@ 0x64
 800e660:	7852      	ldrb	r2, [r2, #1]
 800e662:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e666:	f1be 0f09 	cmp.w	lr, #9
 800e66a:	d939      	bls.n	800e6e0 <_strtod_l+0x340>
 800e66c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e66e:	1a76      	subs	r6, r6, r1
 800e670:	2e08      	cmp	r6, #8
 800e672:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e676:	dc03      	bgt.n	800e680 <_strtod_l+0x2e0>
 800e678:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e67a:	4588      	cmp	r8, r1
 800e67c:	bfa8      	it	ge
 800e67e:	4688      	movge	r8, r1
 800e680:	f1bc 0f00 	cmp.w	ip, #0
 800e684:	d001      	beq.n	800e68a <_strtod_l+0x2ea>
 800e686:	f1c8 0800 	rsb	r8, r8, #0
 800e68a:	2d00      	cmp	r5, #0
 800e68c:	d14e      	bne.n	800e72c <_strtod_l+0x38c>
 800e68e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e690:	4308      	orrs	r0, r1
 800e692:	f47f aebe 	bne.w	800e412 <_strtod_l+0x72>
 800e696:	2b00      	cmp	r3, #0
 800e698:	f47f aed6 	bne.w	800e448 <_strtod_l+0xa8>
 800e69c:	2a69      	cmp	r2, #105	@ 0x69
 800e69e:	d028      	beq.n	800e6f2 <_strtod_l+0x352>
 800e6a0:	dc25      	bgt.n	800e6ee <_strtod_l+0x34e>
 800e6a2:	2a49      	cmp	r2, #73	@ 0x49
 800e6a4:	d025      	beq.n	800e6f2 <_strtod_l+0x352>
 800e6a6:	2a4e      	cmp	r2, #78	@ 0x4e
 800e6a8:	f47f aece 	bne.w	800e448 <_strtod_l+0xa8>
 800e6ac:	499b      	ldr	r1, [pc, #620]	@ (800e91c <_strtod_l+0x57c>)
 800e6ae:	a819      	add	r0, sp, #100	@ 0x64
 800e6b0:	f001 fb0a 	bl	800fcc8 <__match>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	f43f aec7 	beq.w	800e448 <_strtod_l+0xa8>
 800e6ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6bc:	781b      	ldrb	r3, [r3, #0]
 800e6be:	2b28      	cmp	r3, #40	@ 0x28
 800e6c0:	d12e      	bne.n	800e720 <_strtod_l+0x380>
 800e6c2:	4997      	ldr	r1, [pc, #604]	@ (800e920 <_strtod_l+0x580>)
 800e6c4:	aa1c      	add	r2, sp, #112	@ 0x70
 800e6c6:	a819      	add	r0, sp, #100	@ 0x64
 800e6c8:	f001 fb12 	bl	800fcf0 <__hexnan>
 800e6cc:	2805      	cmp	r0, #5
 800e6ce:	d127      	bne.n	800e720 <_strtod_l+0x380>
 800e6d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e6d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e6d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e6da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e6de:	e698      	b.n	800e412 <_strtod_l+0x72>
 800e6e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e6e2:	fb08 2101 	mla	r1, r8, r1, r2
 800e6e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e6ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800e6ec:	e7b5      	b.n	800e65a <_strtod_l+0x2ba>
 800e6ee:	2a6e      	cmp	r2, #110	@ 0x6e
 800e6f0:	e7da      	b.n	800e6a8 <_strtod_l+0x308>
 800e6f2:	498c      	ldr	r1, [pc, #560]	@ (800e924 <_strtod_l+0x584>)
 800e6f4:	a819      	add	r0, sp, #100	@ 0x64
 800e6f6:	f001 fae7 	bl	800fcc8 <__match>
 800e6fa:	2800      	cmp	r0, #0
 800e6fc:	f43f aea4 	beq.w	800e448 <_strtod_l+0xa8>
 800e700:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e702:	4989      	ldr	r1, [pc, #548]	@ (800e928 <_strtod_l+0x588>)
 800e704:	3b01      	subs	r3, #1
 800e706:	a819      	add	r0, sp, #100	@ 0x64
 800e708:	9319      	str	r3, [sp, #100]	@ 0x64
 800e70a:	f001 fadd 	bl	800fcc8 <__match>
 800e70e:	b910      	cbnz	r0, 800e716 <_strtod_l+0x376>
 800e710:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e712:	3301      	adds	r3, #1
 800e714:	9319      	str	r3, [sp, #100]	@ 0x64
 800e716:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e938 <_strtod_l+0x598>
 800e71a:	f04f 0a00 	mov.w	sl, #0
 800e71e:	e678      	b.n	800e412 <_strtod_l+0x72>
 800e720:	4882      	ldr	r0, [pc, #520]	@ (800e92c <_strtod_l+0x58c>)
 800e722:	f001 f80d 	bl	800f740 <nan>
 800e726:	ec5b ab10 	vmov	sl, fp, d0
 800e72a:	e672      	b.n	800e412 <_strtod_l+0x72>
 800e72c:	eba8 0309 	sub.w	r3, r8, r9
 800e730:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e732:	9309      	str	r3, [sp, #36]	@ 0x24
 800e734:	2f00      	cmp	r7, #0
 800e736:	bf08      	it	eq
 800e738:	462f      	moveq	r7, r5
 800e73a:	2d10      	cmp	r5, #16
 800e73c:	462c      	mov	r4, r5
 800e73e:	bfa8      	it	ge
 800e740:	2410      	movge	r4, #16
 800e742:	f7f1 fee7 	bl	8000514 <__aeabi_ui2d>
 800e746:	2d09      	cmp	r5, #9
 800e748:	4682      	mov	sl, r0
 800e74a:	468b      	mov	fp, r1
 800e74c:	dc13      	bgt.n	800e776 <_strtod_l+0x3d6>
 800e74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e750:	2b00      	cmp	r3, #0
 800e752:	f43f ae5e 	beq.w	800e412 <_strtod_l+0x72>
 800e756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e758:	dd78      	ble.n	800e84c <_strtod_l+0x4ac>
 800e75a:	2b16      	cmp	r3, #22
 800e75c:	dc5f      	bgt.n	800e81e <_strtod_l+0x47e>
 800e75e:	4974      	ldr	r1, [pc, #464]	@ (800e930 <_strtod_l+0x590>)
 800e760:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e764:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e768:	4652      	mov	r2, sl
 800e76a:	465b      	mov	r3, fp
 800e76c:	f7f1 ff4c 	bl	8000608 <__aeabi_dmul>
 800e770:	4682      	mov	sl, r0
 800e772:	468b      	mov	fp, r1
 800e774:	e64d      	b.n	800e412 <_strtod_l+0x72>
 800e776:	4b6e      	ldr	r3, [pc, #440]	@ (800e930 <_strtod_l+0x590>)
 800e778:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e77c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e780:	f7f1 ff42 	bl	8000608 <__aeabi_dmul>
 800e784:	4682      	mov	sl, r0
 800e786:	9808      	ldr	r0, [sp, #32]
 800e788:	468b      	mov	fp, r1
 800e78a:	f7f1 fec3 	bl	8000514 <__aeabi_ui2d>
 800e78e:	4602      	mov	r2, r0
 800e790:	460b      	mov	r3, r1
 800e792:	4650      	mov	r0, sl
 800e794:	4659      	mov	r1, fp
 800e796:	f7f1 fd81 	bl	800029c <__adddf3>
 800e79a:	2d0f      	cmp	r5, #15
 800e79c:	4682      	mov	sl, r0
 800e79e:	468b      	mov	fp, r1
 800e7a0:	ddd5      	ble.n	800e74e <_strtod_l+0x3ae>
 800e7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7a4:	1b2c      	subs	r4, r5, r4
 800e7a6:	441c      	add	r4, r3
 800e7a8:	2c00      	cmp	r4, #0
 800e7aa:	f340 8096 	ble.w	800e8da <_strtod_l+0x53a>
 800e7ae:	f014 030f 	ands.w	r3, r4, #15
 800e7b2:	d00a      	beq.n	800e7ca <_strtod_l+0x42a>
 800e7b4:	495e      	ldr	r1, [pc, #376]	@ (800e930 <_strtod_l+0x590>)
 800e7b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e7ba:	4652      	mov	r2, sl
 800e7bc:	465b      	mov	r3, fp
 800e7be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7c2:	f7f1 ff21 	bl	8000608 <__aeabi_dmul>
 800e7c6:	4682      	mov	sl, r0
 800e7c8:	468b      	mov	fp, r1
 800e7ca:	f034 040f 	bics.w	r4, r4, #15
 800e7ce:	d073      	beq.n	800e8b8 <_strtod_l+0x518>
 800e7d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e7d4:	dd48      	ble.n	800e868 <_strtod_l+0x4c8>
 800e7d6:	2400      	movs	r4, #0
 800e7d8:	46a0      	mov	r8, r4
 800e7da:	940a      	str	r4, [sp, #40]	@ 0x28
 800e7dc:	46a1      	mov	r9, r4
 800e7de:	9a05      	ldr	r2, [sp, #20]
 800e7e0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e938 <_strtod_l+0x598>
 800e7e4:	2322      	movs	r3, #34	@ 0x22
 800e7e6:	6013      	str	r3, [r2, #0]
 800e7e8:	f04f 0a00 	mov.w	sl, #0
 800e7ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	f43f ae0f 	beq.w	800e412 <_strtod_l+0x72>
 800e7f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e7f6:	9805      	ldr	r0, [sp, #20]
 800e7f8:	f7ff f942 	bl	800da80 <_Bfree>
 800e7fc:	9805      	ldr	r0, [sp, #20]
 800e7fe:	4649      	mov	r1, r9
 800e800:	f7ff f93e 	bl	800da80 <_Bfree>
 800e804:	9805      	ldr	r0, [sp, #20]
 800e806:	4641      	mov	r1, r8
 800e808:	f7ff f93a 	bl	800da80 <_Bfree>
 800e80c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e80e:	9805      	ldr	r0, [sp, #20]
 800e810:	f7ff f936 	bl	800da80 <_Bfree>
 800e814:	9805      	ldr	r0, [sp, #20]
 800e816:	4621      	mov	r1, r4
 800e818:	f7ff f932 	bl	800da80 <_Bfree>
 800e81c:	e5f9      	b.n	800e412 <_strtod_l+0x72>
 800e81e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e820:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e824:	4293      	cmp	r3, r2
 800e826:	dbbc      	blt.n	800e7a2 <_strtod_l+0x402>
 800e828:	4c41      	ldr	r4, [pc, #260]	@ (800e930 <_strtod_l+0x590>)
 800e82a:	f1c5 050f 	rsb	r5, r5, #15
 800e82e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e832:	4652      	mov	r2, sl
 800e834:	465b      	mov	r3, fp
 800e836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e83a:	f7f1 fee5 	bl	8000608 <__aeabi_dmul>
 800e83e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e840:	1b5d      	subs	r5, r3, r5
 800e842:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e846:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e84a:	e78f      	b.n	800e76c <_strtod_l+0x3cc>
 800e84c:	3316      	adds	r3, #22
 800e84e:	dba8      	blt.n	800e7a2 <_strtod_l+0x402>
 800e850:	4b37      	ldr	r3, [pc, #220]	@ (800e930 <_strtod_l+0x590>)
 800e852:	eba9 0808 	sub.w	r8, r9, r8
 800e856:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e85a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e85e:	4650      	mov	r0, sl
 800e860:	4659      	mov	r1, fp
 800e862:	f7f1 fffb 	bl	800085c <__aeabi_ddiv>
 800e866:	e783      	b.n	800e770 <_strtod_l+0x3d0>
 800e868:	4b32      	ldr	r3, [pc, #200]	@ (800e934 <_strtod_l+0x594>)
 800e86a:	9308      	str	r3, [sp, #32]
 800e86c:	2300      	movs	r3, #0
 800e86e:	1124      	asrs	r4, r4, #4
 800e870:	4650      	mov	r0, sl
 800e872:	4659      	mov	r1, fp
 800e874:	461e      	mov	r6, r3
 800e876:	2c01      	cmp	r4, #1
 800e878:	dc21      	bgt.n	800e8be <_strtod_l+0x51e>
 800e87a:	b10b      	cbz	r3, 800e880 <_strtod_l+0x4e0>
 800e87c:	4682      	mov	sl, r0
 800e87e:	468b      	mov	fp, r1
 800e880:	492c      	ldr	r1, [pc, #176]	@ (800e934 <_strtod_l+0x594>)
 800e882:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e886:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e88a:	4652      	mov	r2, sl
 800e88c:	465b      	mov	r3, fp
 800e88e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e892:	f7f1 feb9 	bl	8000608 <__aeabi_dmul>
 800e896:	4b28      	ldr	r3, [pc, #160]	@ (800e938 <_strtod_l+0x598>)
 800e898:	460a      	mov	r2, r1
 800e89a:	400b      	ands	r3, r1
 800e89c:	4927      	ldr	r1, [pc, #156]	@ (800e93c <_strtod_l+0x59c>)
 800e89e:	428b      	cmp	r3, r1
 800e8a0:	4682      	mov	sl, r0
 800e8a2:	d898      	bhi.n	800e7d6 <_strtod_l+0x436>
 800e8a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e8a8:	428b      	cmp	r3, r1
 800e8aa:	bf86      	itte	hi
 800e8ac:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e940 <_strtod_l+0x5a0>
 800e8b0:	f04f 3aff 	movhi.w	sl, #4294967295
 800e8b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	9308      	str	r3, [sp, #32]
 800e8bc:	e07a      	b.n	800e9b4 <_strtod_l+0x614>
 800e8be:	07e2      	lsls	r2, r4, #31
 800e8c0:	d505      	bpl.n	800e8ce <_strtod_l+0x52e>
 800e8c2:	9b08      	ldr	r3, [sp, #32]
 800e8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8c8:	f7f1 fe9e 	bl	8000608 <__aeabi_dmul>
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	9a08      	ldr	r2, [sp, #32]
 800e8d0:	3208      	adds	r2, #8
 800e8d2:	3601      	adds	r6, #1
 800e8d4:	1064      	asrs	r4, r4, #1
 800e8d6:	9208      	str	r2, [sp, #32]
 800e8d8:	e7cd      	b.n	800e876 <_strtod_l+0x4d6>
 800e8da:	d0ed      	beq.n	800e8b8 <_strtod_l+0x518>
 800e8dc:	4264      	negs	r4, r4
 800e8de:	f014 020f 	ands.w	r2, r4, #15
 800e8e2:	d00a      	beq.n	800e8fa <_strtod_l+0x55a>
 800e8e4:	4b12      	ldr	r3, [pc, #72]	@ (800e930 <_strtod_l+0x590>)
 800e8e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8ea:	4650      	mov	r0, sl
 800e8ec:	4659      	mov	r1, fp
 800e8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f2:	f7f1 ffb3 	bl	800085c <__aeabi_ddiv>
 800e8f6:	4682      	mov	sl, r0
 800e8f8:	468b      	mov	fp, r1
 800e8fa:	1124      	asrs	r4, r4, #4
 800e8fc:	d0dc      	beq.n	800e8b8 <_strtod_l+0x518>
 800e8fe:	2c1f      	cmp	r4, #31
 800e900:	dd20      	ble.n	800e944 <_strtod_l+0x5a4>
 800e902:	2400      	movs	r4, #0
 800e904:	46a0      	mov	r8, r4
 800e906:	940a      	str	r4, [sp, #40]	@ 0x28
 800e908:	46a1      	mov	r9, r4
 800e90a:	9a05      	ldr	r2, [sp, #20]
 800e90c:	2322      	movs	r3, #34	@ 0x22
 800e90e:	f04f 0a00 	mov.w	sl, #0
 800e912:	f04f 0b00 	mov.w	fp, #0
 800e916:	6013      	str	r3, [r2, #0]
 800e918:	e768      	b.n	800e7ec <_strtod_l+0x44c>
 800e91a:	bf00      	nop
 800e91c:	080105e1 	.word	0x080105e1
 800e920:	080107f4 	.word	0x080107f4
 800e924:	080105d9 	.word	0x080105d9
 800e928:	08010610 	.word	0x08010610
 800e92c:	0801099d 	.word	0x0801099d
 800e930:	08010728 	.word	0x08010728
 800e934:	08010700 	.word	0x08010700
 800e938:	7ff00000 	.word	0x7ff00000
 800e93c:	7ca00000 	.word	0x7ca00000
 800e940:	7fefffff 	.word	0x7fefffff
 800e944:	f014 0310 	ands.w	r3, r4, #16
 800e948:	bf18      	it	ne
 800e94a:	236a      	movne	r3, #106	@ 0x6a
 800e94c:	4ea9      	ldr	r6, [pc, #676]	@ (800ebf4 <_strtod_l+0x854>)
 800e94e:	9308      	str	r3, [sp, #32]
 800e950:	4650      	mov	r0, sl
 800e952:	4659      	mov	r1, fp
 800e954:	2300      	movs	r3, #0
 800e956:	07e2      	lsls	r2, r4, #31
 800e958:	d504      	bpl.n	800e964 <_strtod_l+0x5c4>
 800e95a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e95e:	f7f1 fe53 	bl	8000608 <__aeabi_dmul>
 800e962:	2301      	movs	r3, #1
 800e964:	1064      	asrs	r4, r4, #1
 800e966:	f106 0608 	add.w	r6, r6, #8
 800e96a:	d1f4      	bne.n	800e956 <_strtod_l+0x5b6>
 800e96c:	b10b      	cbz	r3, 800e972 <_strtod_l+0x5d2>
 800e96e:	4682      	mov	sl, r0
 800e970:	468b      	mov	fp, r1
 800e972:	9b08      	ldr	r3, [sp, #32]
 800e974:	b1b3      	cbz	r3, 800e9a4 <_strtod_l+0x604>
 800e976:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e97a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e97e:	2b00      	cmp	r3, #0
 800e980:	4659      	mov	r1, fp
 800e982:	dd0f      	ble.n	800e9a4 <_strtod_l+0x604>
 800e984:	2b1f      	cmp	r3, #31
 800e986:	dd55      	ble.n	800ea34 <_strtod_l+0x694>
 800e988:	2b34      	cmp	r3, #52	@ 0x34
 800e98a:	bfde      	ittt	le
 800e98c:	f04f 33ff 	movle.w	r3, #4294967295
 800e990:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e994:	4093      	lslle	r3, r2
 800e996:	f04f 0a00 	mov.w	sl, #0
 800e99a:	bfcc      	ite	gt
 800e99c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e9a0:	ea03 0b01 	andle.w	fp, r3, r1
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	4650      	mov	r0, sl
 800e9aa:	4659      	mov	r1, fp
 800e9ac:	f7f2 f894 	bl	8000ad8 <__aeabi_dcmpeq>
 800e9b0:	2800      	cmp	r0, #0
 800e9b2:	d1a6      	bne.n	800e902 <_strtod_l+0x562>
 800e9b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9b6:	9300      	str	r3, [sp, #0]
 800e9b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e9ba:	9805      	ldr	r0, [sp, #20]
 800e9bc:	462b      	mov	r3, r5
 800e9be:	463a      	mov	r2, r7
 800e9c0:	f7ff f8c6 	bl	800db50 <__s2b>
 800e9c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e9c6:	2800      	cmp	r0, #0
 800e9c8:	f43f af05 	beq.w	800e7d6 <_strtod_l+0x436>
 800e9cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9ce:	2a00      	cmp	r2, #0
 800e9d0:	eba9 0308 	sub.w	r3, r9, r8
 800e9d4:	bfa8      	it	ge
 800e9d6:	2300      	movge	r3, #0
 800e9d8:	9312      	str	r3, [sp, #72]	@ 0x48
 800e9da:	2400      	movs	r4, #0
 800e9dc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e9e0:	9316      	str	r3, [sp, #88]	@ 0x58
 800e9e2:	46a0      	mov	r8, r4
 800e9e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9e6:	9805      	ldr	r0, [sp, #20]
 800e9e8:	6859      	ldr	r1, [r3, #4]
 800e9ea:	f7ff f809 	bl	800da00 <_Balloc>
 800e9ee:	4681      	mov	r9, r0
 800e9f0:	2800      	cmp	r0, #0
 800e9f2:	f43f aef4 	beq.w	800e7de <_strtod_l+0x43e>
 800e9f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9f8:	691a      	ldr	r2, [r3, #16]
 800e9fa:	3202      	adds	r2, #2
 800e9fc:	f103 010c 	add.w	r1, r3, #12
 800ea00:	0092      	lsls	r2, r2, #2
 800ea02:	300c      	adds	r0, #12
 800ea04:	f7fe f899 	bl	800cb3a <memcpy>
 800ea08:	ec4b ab10 	vmov	d0, sl, fp
 800ea0c:	9805      	ldr	r0, [sp, #20]
 800ea0e:	aa1c      	add	r2, sp, #112	@ 0x70
 800ea10:	a91b      	add	r1, sp, #108	@ 0x6c
 800ea12:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ea16:	f7ff fbd7 	bl	800e1c8 <__d2b>
 800ea1a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ea1c:	2800      	cmp	r0, #0
 800ea1e:	f43f aede 	beq.w	800e7de <_strtod_l+0x43e>
 800ea22:	9805      	ldr	r0, [sp, #20]
 800ea24:	2101      	movs	r1, #1
 800ea26:	f7ff f929 	bl	800dc7c <__i2b>
 800ea2a:	4680      	mov	r8, r0
 800ea2c:	b948      	cbnz	r0, 800ea42 <_strtod_l+0x6a2>
 800ea2e:	f04f 0800 	mov.w	r8, #0
 800ea32:	e6d4      	b.n	800e7de <_strtod_l+0x43e>
 800ea34:	f04f 32ff 	mov.w	r2, #4294967295
 800ea38:	fa02 f303 	lsl.w	r3, r2, r3
 800ea3c:	ea03 0a0a 	and.w	sl, r3, sl
 800ea40:	e7b0      	b.n	800e9a4 <_strtod_l+0x604>
 800ea42:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ea44:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ea46:	2d00      	cmp	r5, #0
 800ea48:	bfab      	itete	ge
 800ea4a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ea4c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ea4e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ea50:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ea52:	bfac      	ite	ge
 800ea54:	18ef      	addge	r7, r5, r3
 800ea56:	1b5e      	sublt	r6, r3, r5
 800ea58:	9b08      	ldr	r3, [sp, #32]
 800ea5a:	1aed      	subs	r5, r5, r3
 800ea5c:	4415      	add	r5, r2
 800ea5e:	4b66      	ldr	r3, [pc, #408]	@ (800ebf8 <_strtod_l+0x858>)
 800ea60:	3d01      	subs	r5, #1
 800ea62:	429d      	cmp	r5, r3
 800ea64:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ea68:	da50      	bge.n	800eb0c <_strtod_l+0x76c>
 800ea6a:	1b5b      	subs	r3, r3, r5
 800ea6c:	2b1f      	cmp	r3, #31
 800ea6e:	eba2 0203 	sub.w	r2, r2, r3
 800ea72:	f04f 0101 	mov.w	r1, #1
 800ea76:	dc3d      	bgt.n	800eaf4 <_strtod_l+0x754>
 800ea78:	fa01 f303 	lsl.w	r3, r1, r3
 800ea7c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ea7e:	2300      	movs	r3, #0
 800ea80:	9310      	str	r3, [sp, #64]	@ 0x40
 800ea82:	18bd      	adds	r5, r7, r2
 800ea84:	9b08      	ldr	r3, [sp, #32]
 800ea86:	42af      	cmp	r7, r5
 800ea88:	4416      	add	r6, r2
 800ea8a:	441e      	add	r6, r3
 800ea8c:	463b      	mov	r3, r7
 800ea8e:	bfa8      	it	ge
 800ea90:	462b      	movge	r3, r5
 800ea92:	42b3      	cmp	r3, r6
 800ea94:	bfa8      	it	ge
 800ea96:	4633      	movge	r3, r6
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	bfc2      	ittt	gt
 800ea9c:	1aed      	subgt	r5, r5, r3
 800ea9e:	1af6      	subgt	r6, r6, r3
 800eaa0:	1aff      	subgt	r7, r7, r3
 800eaa2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	dd16      	ble.n	800ead6 <_strtod_l+0x736>
 800eaa8:	4641      	mov	r1, r8
 800eaaa:	9805      	ldr	r0, [sp, #20]
 800eaac:	461a      	mov	r2, r3
 800eaae:	f7ff f9a5 	bl	800ddfc <__pow5mult>
 800eab2:	4680      	mov	r8, r0
 800eab4:	2800      	cmp	r0, #0
 800eab6:	d0ba      	beq.n	800ea2e <_strtod_l+0x68e>
 800eab8:	4601      	mov	r1, r0
 800eaba:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800eabc:	9805      	ldr	r0, [sp, #20]
 800eabe:	f7ff f8f3 	bl	800dca8 <__multiply>
 800eac2:	900e      	str	r0, [sp, #56]	@ 0x38
 800eac4:	2800      	cmp	r0, #0
 800eac6:	f43f ae8a 	beq.w	800e7de <_strtod_l+0x43e>
 800eaca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eacc:	9805      	ldr	r0, [sp, #20]
 800eace:	f7fe ffd7 	bl	800da80 <_Bfree>
 800ead2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ead4:	931a      	str	r3, [sp, #104]	@ 0x68
 800ead6:	2d00      	cmp	r5, #0
 800ead8:	dc1d      	bgt.n	800eb16 <_strtod_l+0x776>
 800eada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eadc:	2b00      	cmp	r3, #0
 800eade:	dd23      	ble.n	800eb28 <_strtod_l+0x788>
 800eae0:	4649      	mov	r1, r9
 800eae2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800eae4:	9805      	ldr	r0, [sp, #20]
 800eae6:	f7ff f989 	bl	800ddfc <__pow5mult>
 800eaea:	4681      	mov	r9, r0
 800eaec:	b9e0      	cbnz	r0, 800eb28 <_strtod_l+0x788>
 800eaee:	f04f 0900 	mov.w	r9, #0
 800eaf2:	e674      	b.n	800e7de <_strtod_l+0x43e>
 800eaf4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800eaf8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800eafc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800eb00:	35e2      	adds	r5, #226	@ 0xe2
 800eb02:	fa01 f305 	lsl.w	r3, r1, r5
 800eb06:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb08:	9113      	str	r1, [sp, #76]	@ 0x4c
 800eb0a:	e7ba      	b.n	800ea82 <_strtod_l+0x6e2>
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb10:	2301      	movs	r3, #1
 800eb12:	9313      	str	r3, [sp, #76]	@ 0x4c
 800eb14:	e7b5      	b.n	800ea82 <_strtod_l+0x6e2>
 800eb16:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eb18:	9805      	ldr	r0, [sp, #20]
 800eb1a:	462a      	mov	r2, r5
 800eb1c:	f7ff f9c8 	bl	800deb0 <__lshift>
 800eb20:	901a      	str	r0, [sp, #104]	@ 0x68
 800eb22:	2800      	cmp	r0, #0
 800eb24:	d1d9      	bne.n	800eada <_strtod_l+0x73a>
 800eb26:	e65a      	b.n	800e7de <_strtod_l+0x43e>
 800eb28:	2e00      	cmp	r6, #0
 800eb2a:	dd07      	ble.n	800eb3c <_strtod_l+0x79c>
 800eb2c:	4649      	mov	r1, r9
 800eb2e:	9805      	ldr	r0, [sp, #20]
 800eb30:	4632      	mov	r2, r6
 800eb32:	f7ff f9bd 	bl	800deb0 <__lshift>
 800eb36:	4681      	mov	r9, r0
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	d0d8      	beq.n	800eaee <_strtod_l+0x74e>
 800eb3c:	2f00      	cmp	r7, #0
 800eb3e:	dd08      	ble.n	800eb52 <_strtod_l+0x7b2>
 800eb40:	4641      	mov	r1, r8
 800eb42:	9805      	ldr	r0, [sp, #20]
 800eb44:	463a      	mov	r2, r7
 800eb46:	f7ff f9b3 	bl	800deb0 <__lshift>
 800eb4a:	4680      	mov	r8, r0
 800eb4c:	2800      	cmp	r0, #0
 800eb4e:	f43f ae46 	beq.w	800e7de <_strtod_l+0x43e>
 800eb52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eb54:	9805      	ldr	r0, [sp, #20]
 800eb56:	464a      	mov	r2, r9
 800eb58:	f7ff fa32 	bl	800dfc0 <__mdiff>
 800eb5c:	4604      	mov	r4, r0
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	f43f ae3d 	beq.w	800e7de <_strtod_l+0x43e>
 800eb64:	68c3      	ldr	r3, [r0, #12]
 800eb66:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eb68:	2300      	movs	r3, #0
 800eb6a:	60c3      	str	r3, [r0, #12]
 800eb6c:	4641      	mov	r1, r8
 800eb6e:	f7ff fa0b 	bl	800df88 <__mcmp>
 800eb72:	2800      	cmp	r0, #0
 800eb74:	da46      	bge.n	800ec04 <_strtod_l+0x864>
 800eb76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb78:	ea53 030a 	orrs.w	r3, r3, sl
 800eb7c:	d16c      	bne.n	800ec58 <_strtod_l+0x8b8>
 800eb7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d168      	bne.n	800ec58 <_strtod_l+0x8b8>
 800eb86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eb8a:	0d1b      	lsrs	r3, r3, #20
 800eb8c:	051b      	lsls	r3, r3, #20
 800eb8e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eb92:	d961      	bls.n	800ec58 <_strtod_l+0x8b8>
 800eb94:	6963      	ldr	r3, [r4, #20]
 800eb96:	b913      	cbnz	r3, 800eb9e <_strtod_l+0x7fe>
 800eb98:	6923      	ldr	r3, [r4, #16]
 800eb9a:	2b01      	cmp	r3, #1
 800eb9c:	dd5c      	ble.n	800ec58 <_strtod_l+0x8b8>
 800eb9e:	4621      	mov	r1, r4
 800eba0:	2201      	movs	r2, #1
 800eba2:	9805      	ldr	r0, [sp, #20]
 800eba4:	f7ff f984 	bl	800deb0 <__lshift>
 800eba8:	4641      	mov	r1, r8
 800ebaa:	4604      	mov	r4, r0
 800ebac:	f7ff f9ec 	bl	800df88 <__mcmp>
 800ebb0:	2800      	cmp	r0, #0
 800ebb2:	dd51      	ble.n	800ec58 <_strtod_l+0x8b8>
 800ebb4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ebb8:	9a08      	ldr	r2, [sp, #32]
 800ebba:	0d1b      	lsrs	r3, r3, #20
 800ebbc:	051b      	lsls	r3, r3, #20
 800ebbe:	2a00      	cmp	r2, #0
 800ebc0:	d06b      	beq.n	800ec9a <_strtod_l+0x8fa>
 800ebc2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ebc6:	d868      	bhi.n	800ec9a <_strtod_l+0x8fa>
 800ebc8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ebcc:	f67f ae9d 	bls.w	800e90a <_strtod_l+0x56a>
 800ebd0:	4b0a      	ldr	r3, [pc, #40]	@ (800ebfc <_strtod_l+0x85c>)
 800ebd2:	4650      	mov	r0, sl
 800ebd4:	4659      	mov	r1, fp
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	f7f1 fd16 	bl	8000608 <__aeabi_dmul>
 800ebdc:	4b08      	ldr	r3, [pc, #32]	@ (800ec00 <_strtod_l+0x860>)
 800ebde:	400b      	ands	r3, r1
 800ebe0:	4682      	mov	sl, r0
 800ebe2:	468b      	mov	fp, r1
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	f47f ae05 	bne.w	800e7f4 <_strtod_l+0x454>
 800ebea:	9a05      	ldr	r2, [sp, #20]
 800ebec:	2322      	movs	r3, #34	@ 0x22
 800ebee:	6013      	str	r3, [r2, #0]
 800ebf0:	e600      	b.n	800e7f4 <_strtod_l+0x454>
 800ebf2:	bf00      	nop
 800ebf4:	08010820 	.word	0x08010820
 800ebf8:	fffffc02 	.word	0xfffffc02
 800ebfc:	39500000 	.word	0x39500000
 800ec00:	7ff00000 	.word	0x7ff00000
 800ec04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ec08:	d165      	bne.n	800ecd6 <_strtod_l+0x936>
 800ec0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ec0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ec10:	b35a      	cbz	r2, 800ec6a <_strtod_l+0x8ca>
 800ec12:	4a9f      	ldr	r2, [pc, #636]	@ (800ee90 <_strtod_l+0xaf0>)
 800ec14:	4293      	cmp	r3, r2
 800ec16:	d12b      	bne.n	800ec70 <_strtod_l+0x8d0>
 800ec18:	9b08      	ldr	r3, [sp, #32]
 800ec1a:	4651      	mov	r1, sl
 800ec1c:	b303      	cbz	r3, 800ec60 <_strtod_l+0x8c0>
 800ec1e:	4b9d      	ldr	r3, [pc, #628]	@ (800ee94 <_strtod_l+0xaf4>)
 800ec20:	465a      	mov	r2, fp
 800ec22:	4013      	ands	r3, r2
 800ec24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ec28:	f04f 32ff 	mov.w	r2, #4294967295
 800ec2c:	d81b      	bhi.n	800ec66 <_strtod_l+0x8c6>
 800ec2e:	0d1b      	lsrs	r3, r3, #20
 800ec30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ec34:	fa02 f303 	lsl.w	r3, r2, r3
 800ec38:	4299      	cmp	r1, r3
 800ec3a:	d119      	bne.n	800ec70 <_strtod_l+0x8d0>
 800ec3c:	4b96      	ldr	r3, [pc, #600]	@ (800ee98 <_strtod_l+0xaf8>)
 800ec3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec40:	429a      	cmp	r2, r3
 800ec42:	d102      	bne.n	800ec4a <_strtod_l+0x8aa>
 800ec44:	3101      	adds	r1, #1
 800ec46:	f43f adca 	beq.w	800e7de <_strtod_l+0x43e>
 800ec4a:	4b92      	ldr	r3, [pc, #584]	@ (800ee94 <_strtod_l+0xaf4>)
 800ec4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec4e:	401a      	ands	r2, r3
 800ec50:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ec54:	f04f 0a00 	mov.w	sl, #0
 800ec58:	9b08      	ldr	r3, [sp, #32]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d1b8      	bne.n	800ebd0 <_strtod_l+0x830>
 800ec5e:	e5c9      	b.n	800e7f4 <_strtod_l+0x454>
 800ec60:	f04f 33ff 	mov.w	r3, #4294967295
 800ec64:	e7e8      	b.n	800ec38 <_strtod_l+0x898>
 800ec66:	4613      	mov	r3, r2
 800ec68:	e7e6      	b.n	800ec38 <_strtod_l+0x898>
 800ec6a:	ea53 030a 	orrs.w	r3, r3, sl
 800ec6e:	d0a1      	beq.n	800ebb4 <_strtod_l+0x814>
 800ec70:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ec72:	b1db      	cbz	r3, 800ecac <_strtod_l+0x90c>
 800ec74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec76:	4213      	tst	r3, r2
 800ec78:	d0ee      	beq.n	800ec58 <_strtod_l+0x8b8>
 800ec7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec7c:	9a08      	ldr	r2, [sp, #32]
 800ec7e:	4650      	mov	r0, sl
 800ec80:	4659      	mov	r1, fp
 800ec82:	b1bb      	cbz	r3, 800ecb4 <_strtod_l+0x914>
 800ec84:	f7ff fb6e 	bl	800e364 <sulp>
 800ec88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ec8c:	ec53 2b10 	vmov	r2, r3, d0
 800ec90:	f7f1 fb04 	bl	800029c <__adddf3>
 800ec94:	4682      	mov	sl, r0
 800ec96:	468b      	mov	fp, r1
 800ec98:	e7de      	b.n	800ec58 <_strtod_l+0x8b8>
 800ec9a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ec9e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800eca2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800eca6:	f04f 3aff 	mov.w	sl, #4294967295
 800ecaa:	e7d5      	b.n	800ec58 <_strtod_l+0x8b8>
 800ecac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ecae:	ea13 0f0a 	tst.w	r3, sl
 800ecb2:	e7e1      	b.n	800ec78 <_strtod_l+0x8d8>
 800ecb4:	f7ff fb56 	bl	800e364 <sulp>
 800ecb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ecbc:	ec53 2b10 	vmov	r2, r3, d0
 800ecc0:	f7f1 faea 	bl	8000298 <__aeabi_dsub>
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	4682      	mov	sl, r0
 800ecca:	468b      	mov	fp, r1
 800eccc:	f7f1 ff04 	bl	8000ad8 <__aeabi_dcmpeq>
 800ecd0:	2800      	cmp	r0, #0
 800ecd2:	d0c1      	beq.n	800ec58 <_strtod_l+0x8b8>
 800ecd4:	e619      	b.n	800e90a <_strtod_l+0x56a>
 800ecd6:	4641      	mov	r1, r8
 800ecd8:	4620      	mov	r0, r4
 800ecda:	f7ff facd 	bl	800e278 <__ratio>
 800ecde:	ec57 6b10 	vmov	r6, r7, d0
 800ece2:	2200      	movs	r2, #0
 800ece4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ece8:	4630      	mov	r0, r6
 800ecea:	4639      	mov	r1, r7
 800ecec:	f7f1 ff08 	bl	8000b00 <__aeabi_dcmple>
 800ecf0:	2800      	cmp	r0, #0
 800ecf2:	d06f      	beq.n	800edd4 <_strtod_l+0xa34>
 800ecf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d17a      	bne.n	800edf0 <_strtod_l+0xa50>
 800ecfa:	f1ba 0f00 	cmp.w	sl, #0
 800ecfe:	d158      	bne.n	800edb2 <_strtod_l+0xa12>
 800ed00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d15a      	bne.n	800edc0 <_strtod_l+0xa20>
 800ed0a:	4b64      	ldr	r3, [pc, #400]	@ (800ee9c <_strtod_l+0xafc>)
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	4630      	mov	r0, r6
 800ed10:	4639      	mov	r1, r7
 800ed12:	f7f1 feeb 	bl	8000aec <__aeabi_dcmplt>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d159      	bne.n	800edce <_strtod_l+0xa2e>
 800ed1a:	4630      	mov	r0, r6
 800ed1c:	4639      	mov	r1, r7
 800ed1e:	4b60      	ldr	r3, [pc, #384]	@ (800eea0 <_strtod_l+0xb00>)
 800ed20:	2200      	movs	r2, #0
 800ed22:	f7f1 fc71 	bl	8000608 <__aeabi_dmul>
 800ed26:	4606      	mov	r6, r0
 800ed28:	460f      	mov	r7, r1
 800ed2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ed2e:	9606      	str	r6, [sp, #24]
 800ed30:	9307      	str	r3, [sp, #28]
 800ed32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ed36:	4d57      	ldr	r5, [pc, #348]	@ (800ee94 <_strtod_l+0xaf4>)
 800ed38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ed3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed3e:	401d      	ands	r5, r3
 800ed40:	4b58      	ldr	r3, [pc, #352]	@ (800eea4 <_strtod_l+0xb04>)
 800ed42:	429d      	cmp	r5, r3
 800ed44:	f040 80b2 	bne.w	800eeac <_strtod_l+0xb0c>
 800ed48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ed4e:	ec4b ab10 	vmov	d0, sl, fp
 800ed52:	f7ff f9c9 	bl	800e0e8 <__ulp>
 800ed56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ed5a:	ec51 0b10 	vmov	r0, r1, d0
 800ed5e:	f7f1 fc53 	bl	8000608 <__aeabi_dmul>
 800ed62:	4652      	mov	r2, sl
 800ed64:	465b      	mov	r3, fp
 800ed66:	f7f1 fa99 	bl	800029c <__adddf3>
 800ed6a:	460b      	mov	r3, r1
 800ed6c:	4949      	ldr	r1, [pc, #292]	@ (800ee94 <_strtod_l+0xaf4>)
 800ed6e:	4a4e      	ldr	r2, [pc, #312]	@ (800eea8 <_strtod_l+0xb08>)
 800ed70:	4019      	ands	r1, r3
 800ed72:	4291      	cmp	r1, r2
 800ed74:	4682      	mov	sl, r0
 800ed76:	d942      	bls.n	800edfe <_strtod_l+0xa5e>
 800ed78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed7a:	4b47      	ldr	r3, [pc, #284]	@ (800ee98 <_strtod_l+0xaf8>)
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	d103      	bne.n	800ed88 <_strtod_l+0x9e8>
 800ed80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ed82:	3301      	adds	r3, #1
 800ed84:	f43f ad2b 	beq.w	800e7de <_strtod_l+0x43e>
 800ed88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ee98 <_strtod_l+0xaf8>
 800ed8c:	f04f 3aff 	mov.w	sl, #4294967295
 800ed90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed92:	9805      	ldr	r0, [sp, #20]
 800ed94:	f7fe fe74 	bl	800da80 <_Bfree>
 800ed98:	9805      	ldr	r0, [sp, #20]
 800ed9a:	4649      	mov	r1, r9
 800ed9c:	f7fe fe70 	bl	800da80 <_Bfree>
 800eda0:	9805      	ldr	r0, [sp, #20]
 800eda2:	4641      	mov	r1, r8
 800eda4:	f7fe fe6c 	bl	800da80 <_Bfree>
 800eda8:	9805      	ldr	r0, [sp, #20]
 800edaa:	4621      	mov	r1, r4
 800edac:	f7fe fe68 	bl	800da80 <_Bfree>
 800edb0:	e618      	b.n	800e9e4 <_strtod_l+0x644>
 800edb2:	f1ba 0f01 	cmp.w	sl, #1
 800edb6:	d103      	bne.n	800edc0 <_strtod_l+0xa20>
 800edb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800edba:	2b00      	cmp	r3, #0
 800edbc:	f43f ada5 	beq.w	800e90a <_strtod_l+0x56a>
 800edc0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ee70 <_strtod_l+0xad0>
 800edc4:	4f35      	ldr	r7, [pc, #212]	@ (800ee9c <_strtod_l+0xafc>)
 800edc6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800edca:	2600      	movs	r6, #0
 800edcc:	e7b1      	b.n	800ed32 <_strtod_l+0x992>
 800edce:	4f34      	ldr	r7, [pc, #208]	@ (800eea0 <_strtod_l+0xb00>)
 800edd0:	2600      	movs	r6, #0
 800edd2:	e7aa      	b.n	800ed2a <_strtod_l+0x98a>
 800edd4:	4b32      	ldr	r3, [pc, #200]	@ (800eea0 <_strtod_l+0xb00>)
 800edd6:	4630      	mov	r0, r6
 800edd8:	4639      	mov	r1, r7
 800edda:	2200      	movs	r2, #0
 800eddc:	f7f1 fc14 	bl	8000608 <__aeabi_dmul>
 800ede0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ede2:	4606      	mov	r6, r0
 800ede4:	460f      	mov	r7, r1
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d09f      	beq.n	800ed2a <_strtod_l+0x98a>
 800edea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800edee:	e7a0      	b.n	800ed32 <_strtod_l+0x992>
 800edf0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ee78 <_strtod_l+0xad8>
 800edf4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800edf8:	ec57 6b17 	vmov	r6, r7, d7
 800edfc:	e799      	b.n	800ed32 <_strtod_l+0x992>
 800edfe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ee02:	9b08      	ldr	r3, [sp, #32]
 800ee04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d1c1      	bne.n	800ed90 <_strtod_l+0x9f0>
 800ee0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee10:	0d1b      	lsrs	r3, r3, #20
 800ee12:	051b      	lsls	r3, r3, #20
 800ee14:	429d      	cmp	r5, r3
 800ee16:	d1bb      	bne.n	800ed90 <_strtod_l+0x9f0>
 800ee18:	4630      	mov	r0, r6
 800ee1a:	4639      	mov	r1, r7
 800ee1c:	f7f1 ff54 	bl	8000cc8 <__aeabi_d2lz>
 800ee20:	f7f1 fbc4 	bl	80005ac <__aeabi_l2d>
 800ee24:	4602      	mov	r2, r0
 800ee26:	460b      	mov	r3, r1
 800ee28:	4630      	mov	r0, r6
 800ee2a:	4639      	mov	r1, r7
 800ee2c:	f7f1 fa34 	bl	8000298 <__aeabi_dsub>
 800ee30:	460b      	mov	r3, r1
 800ee32:	4602      	mov	r2, r0
 800ee34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ee38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ee3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee3e:	ea46 060a 	orr.w	r6, r6, sl
 800ee42:	431e      	orrs	r6, r3
 800ee44:	d06f      	beq.n	800ef26 <_strtod_l+0xb86>
 800ee46:	a30e      	add	r3, pc, #56	@ (adr r3, 800ee80 <_strtod_l+0xae0>)
 800ee48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee4c:	f7f1 fe4e 	bl	8000aec <__aeabi_dcmplt>
 800ee50:	2800      	cmp	r0, #0
 800ee52:	f47f accf 	bne.w	800e7f4 <_strtod_l+0x454>
 800ee56:	a30c      	add	r3, pc, #48	@ (adr r3, 800ee88 <_strtod_l+0xae8>)
 800ee58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ee60:	f7f1 fe62 	bl	8000b28 <__aeabi_dcmpgt>
 800ee64:	2800      	cmp	r0, #0
 800ee66:	d093      	beq.n	800ed90 <_strtod_l+0x9f0>
 800ee68:	e4c4      	b.n	800e7f4 <_strtod_l+0x454>
 800ee6a:	bf00      	nop
 800ee6c:	f3af 8000 	nop.w
 800ee70:	00000000 	.word	0x00000000
 800ee74:	bff00000 	.word	0xbff00000
 800ee78:	00000000 	.word	0x00000000
 800ee7c:	3ff00000 	.word	0x3ff00000
 800ee80:	94a03595 	.word	0x94a03595
 800ee84:	3fdfffff 	.word	0x3fdfffff
 800ee88:	35afe535 	.word	0x35afe535
 800ee8c:	3fe00000 	.word	0x3fe00000
 800ee90:	000fffff 	.word	0x000fffff
 800ee94:	7ff00000 	.word	0x7ff00000
 800ee98:	7fefffff 	.word	0x7fefffff
 800ee9c:	3ff00000 	.word	0x3ff00000
 800eea0:	3fe00000 	.word	0x3fe00000
 800eea4:	7fe00000 	.word	0x7fe00000
 800eea8:	7c9fffff 	.word	0x7c9fffff
 800eeac:	9b08      	ldr	r3, [sp, #32]
 800eeae:	b323      	cbz	r3, 800eefa <_strtod_l+0xb5a>
 800eeb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800eeb4:	d821      	bhi.n	800eefa <_strtod_l+0xb5a>
 800eeb6:	a328      	add	r3, pc, #160	@ (adr r3, 800ef58 <_strtod_l+0xbb8>)
 800eeb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eebc:	4630      	mov	r0, r6
 800eebe:	4639      	mov	r1, r7
 800eec0:	f7f1 fe1e 	bl	8000b00 <__aeabi_dcmple>
 800eec4:	b1a0      	cbz	r0, 800eef0 <_strtod_l+0xb50>
 800eec6:	4639      	mov	r1, r7
 800eec8:	4630      	mov	r0, r6
 800eeca:	f7f1 fe75 	bl	8000bb8 <__aeabi_d2uiz>
 800eece:	2801      	cmp	r0, #1
 800eed0:	bf38      	it	cc
 800eed2:	2001      	movcc	r0, #1
 800eed4:	f7f1 fb1e 	bl	8000514 <__aeabi_ui2d>
 800eed8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eeda:	4606      	mov	r6, r0
 800eedc:	460f      	mov	r7, r1
 800eede:	b9fb      	cbnz	r3, 800ef20 <_strtod_l+0xb80>
 800eee0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eee4:	9014      	str	r0, [sp, #80]	@ 0x50
 800eee6:	9315      	str	r3, [sp, #84]	@ 0x54
 800eee8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eeec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eef0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eef2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800eef6:	1b5b      	subs	r3, r3, r5
 800eef8:	9311      	str	r3, [sp, #68]	@ 0x44
 800eefa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eefe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ef02:	f7ff f8f1 	bl	800e0e8 <__ulp>
 800ef06:	4650      	mov	r0, sl
 800ef08:	ec53 2b10 	vmov	r2, r3, d0
 800ef0c:	4659      	mov	r1, fp
 800ef0e:	f7f1 fb7b 	bl	8000608 <__aeabi_dmul>
 800ef12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ef16:	f7f1 f9c1 	bl	800029c <__adddf3>
 800ef1a:	4682      	mov	sl, r0
 800ef1c:	468b      	mov	fp, r1
 800ef1e:	e770      	b.n	800ee02 <_strtod_l+0xa62>
 800ef20:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ef24:	e7e0      	b.n	800eee8 <_strtod_l+0xb48>
 800ef26:	a30e      	add	r3, pc, #56	@ (adr r3, 800ef60 <_strtod_l+0xbc0>)
 800ef28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2c:	f7f1 fdde 	bl	8000aec <__aeabi_dcmplt>
 800ef30:	e798      	b.n	800ee64 <_strtod_l+0xac4>
 800ef32:	2300      	movs	r3, #0
 800ef34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ef36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ef38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef3a:	6013      	str	r3, [r2, #0]
 800ef3c:	f7ff ba6d 	b.w	800e41a <_strtod_l+0x7a>
 800ef40:	2a65      	cmp	r2, #101	@ 0x65
 800ef42:	f43f ab66 	beq.w	800e612 <_strtod_l+0x272>
 800ef46:	2a45      	cmp	r2, #69	@ 0x45
 800ef48:	f43f ab63 	beq.w	800e612 <_strtod_l+0x272>
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	f7ff bb9e 	b.w	800e68e <_strtod_l+0x2ee>
 800ef52:	bf00      	nop
 800ef54:	f3af 8000 	nop.w
 800ef58:	ffc00000 	.word	0xffc00000
 800ef5c:	41dfffff 	.word	0x41dfffff
 800ef60:	94a03595 	.word	0x94a03595
 800ef64:	3fcfffff 	.word	0x3fcfffff

0800ef68 <_strtod_r>:
 800ef68:	4b01      	ldr	r3, [pc, #4]	@ (800ef70 <_strtod_r+0x8>)
 800ef6a:	f7ff ba19 	b.w	800e3a0 <_strtod_l>
 800ef6e:	bf00      	nop
 800ef70:	20000334 	.word	0x20000334

0800ef74 <_strtol_l.constprop.0>:
 800ef74:	2b24      	cmp	r3, #36	@ 0x24
 800ef76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef7a:	4686      	mov	lr, r0
 800ef7c:	4690      	mov	r8, r2
 800ef7e:	d801      	bhi.n	800ef84 <_strtol_l.constprop.0+0x10>
 800ef80:	2b01      	cmp	r3, #1
 800ef82:	d106      	bne.n	800ef92 <_strtol_l.constprop.0+0x1e>
 800ef84:	f7fd fda4 	bl	800cad0 <__errno>
 800ef88:	2316      	movs	r3, #22
 800ef8a:	6003      	str	r3, [r0, #0]
 800ef8c:	2000      	movs	r0, #0
 800ef8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef92:	4834      	ldr	r0, [pc, #208]	@ (800f064 <_strtol_l.constprop.0+0xf0>)
 800ef94:	460d      	mov	r5, r1
 800ef96:	462a      	mov	r2, r5
 800ef98:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ef9c:	5d06      	ldrb	r6, [r0, r4]
 800ef9e:	f016 0608 	ands.w	r6, r6, #8
 800efa2:	d1f8      	bne.n	800ef96 <_strtol_l.constprop.0+0x22>
 800efa4:	2c2d      	cmp	r4, #45	@ 0x2d
 800efa6:	d12d      	bne.n	800f004 <_strtol_l.constprop.0+0x90>
 800efa8:	782c      	ldrb	r4, [r5, #0]
 800efaa:	2601      	movs	r6, #1
 800efac:	1c95      	adds	r5, r2, #2
 800efae:	f033 0210 	bics.w	r2, r3, #16
 800efb2:	d109      	bne.n	800efc8 <_strtol_l.constprop.0+0x54>
 800efb4:	2c30      	cmp	r4, #48	@ 0x30
 800efb6:	d12a      	bne.n	800f00e <_strtol_l.constprop.0+0x9a>
 800efb8:	782a      	ldrb	r2, [r5, #0]
 800efba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800efbe:	2a58      	cmp	r2, #88	@ 0x58
 800efc0:	d125      	bne.n	800f00e <_strtol_l.constprop.0+0x9a>
 800efc2:	786c      	ldrb	r4, [r5, #1]
 800efc4:	2310      	movs	r3, #16
 800efc6:	3502      	adds	r5, #2
 800efc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800efcc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800efd0:	2200      	movs	r2, #0
 800efd2:	fbbc f9f3 	udiv	r9, ip, r3
 800efd6:	4610      	mov	r0, r2
 800efd8:	fb03 ca19 	mls	sl, r3, r9, ip
 800efdc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800efe0:	2f09      	cmp	r7, #9
 800efe2:	d81b      	bhi.n	800f01c <_strtol_l.constprop.0+0xa8>
 800efe4:	463c      	mov	r4, r7
 800efe6:	42a3      	cmp	r3, r4
 800efe8:	dd27      	ble.n	800f03a <_strtol_l.constprop.0+0xc6>
 800efea:	1c57      	adds	r7, r2, #1
 800efec:	d007      	beq.n	800effe <_strtol_l.constprop.0+0x8a>
 800efee:	4581      	cmp	r9, r0
 800eff0:	d320      	bcc.n	800f034 <_strtol_l.constprop.0+0xc0>
 800eff2:	d101      	bne.n	800eff8 <_strtol_l.constprop.0+0x84>
 800eff4:	45a2      	cmp	sl, r4
 800eff6:	db1d      	blt.n	800f034 <_strtol_l.constprop.0+0xc0>
 800eff8:	fb00 4003 	mla	r0, r0, r3, r4
 800effc:	2201      	movs	r2, #1
 800effe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f002:	e7eb      	b.n	800efdc <_strtol_l.constprop.0+0x68>
 800f004:	2c2b      	cmp	r4, #43	@ 0x2b
 800f006:	bf04      	itt	eq
 800f008:	782c      	ldrbeq	r4, [r5, #0]
 800f00a:	1c95      	addeq	r5, r2, #2
 800f00c:	e7cf      	b.n	800efae <_strtol_l.constprop.0+0x3a>
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d1da      	bne.n	800efc8 <_strtol_l.constprop.0+0x54>
 800f012:	2c30      	cmp	r4, #48	@ 0x30
 800f014:	bf0c      	ite	eq
 800f016:	2308      	moveq	r3, #8
 800f018:	230a      	movne	r3, #10
 800f01a:	e7d5      	b.n	800efc8 <_strtol_l.constprop.0+0x54>
 800f01c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f020:	2f19      	cmp	r7, #25
 800f022:	d801      	bhi.n	800f028 <_strtol_l.constprop.0+0xb4>
 800f024:	3c37      	subs	r4, #55	@ 0x37
 800f026:	e7de      	b.n	800efe6 <_strtol_l.constprop.0+0x72>
 800f028:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f02c:	2f19      	cmp	r7, #25
 800f02e:	d804      	bhi.n	800f03a <_strtol_l.constprop.0+0xc6>
 800f030:	3c57      	subs	r4, #87	@ 0x57
 800f032:	e7d8      	b.n	800efe6 <_strtol_l.constprop.0+0x72>
 800f034:	f04f 32ff 	mov.w	r2, #4294967295
 800f038:	e7e1      	b.n	800effe <_strtol_l.constprop.0+0x8a>
 800f03a:	1c53      	adds	r3, r2, #1
 800f03c:	d108      	bne.n	800f050 <_strtol_l.constprop.0+0xdc>
 800f03e:	2322      	movs	r3, #34	@ 0x22
 800f040:	f8ce 3000 	str.w	r3, [lr]
 800f044:	4660      	mov	r0, ip
 800f046:	f1b8 0f00 	cmp.w	r8, #0
 800f04a:	d0a0      	beq.n	800ef8e <_strtol_l.constprop.0+0x1a>
 800f04c:	1e69      	subs	r1, r5, #1
 800f04e:	e006      	b.n	800f05e <_strtol_l.constprop.0+0xea>
 800f050:	b106      	cbz	r6, 800f054 <_strtol_l.constprop.0+0xe0>
 800f052:	4240      	negs	r0, r0
 800f054:	f1b8 0f00 	cmp.w	r8, #0
 800f058:	d099      	beq.n	800ef8e <_strtol_l.constprop.0+0x1a>
 800f05a:	2a00      	cmp	r2, #0
 800f05c:	d1f6      	bne.n	800f04c <_strtol_l.constprop.0+0xd8>
 800f05e:	f8c8 1000 	str.w	r1, [r8]
 800f062:	e794      	b.n	800ef8e <_strtol_l.constprop.0+0x1a>
 800f064:	08010849 	.word	0x08010849

0800f068 <_strtol_r>:
 800f068:	f7ff bf84 	b.w	800ef74 <_strtol_l.constprop.0>

0800f06c <__ssputs_r>:
 800f06c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f070:	688e      	ldr	r6, [r1, #8]
 800f072:	461f      	mov	r7, r3
 800f074:	42be      	cmp	r6, r7
 800f076:	680b      	ldr	r3, [r1, #0]
 800f078:	4682      	mov	sl, r0
 800f07a:	460c      	mov	r4, r1
 800f07c:	4690      	mov	r8, r2
 800f07e:	d82d      	bhi.n	800f0dc <__ssputs_r+0x70>
 800f080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f084:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f088:	d026      	beq.n	800f0d8 <__ssputs_r+0x6c>
 800f08a:	6965      	ldr	r5, [r4, #20]
 800f08c:	6909      	ldr	r1, [r1, #16]
 800f08e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f092:	eba3 0901 	sub.w	r9, r3, r1
 800f096:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f09a:	1c7b      	adds	r3, r7, #1
 800f09c:	444b      	add	r3, r9
 800f09e:	106d      	asrs	r5, r5, #1
 800f0a0:	429d      	cmp	r5, r3
 800f0a2:	bf38      	it	cc
 800f0a4:	461d      	movcc	r5, r3
 800f0a6:	0553      	lsls	r3, r2, #21
 800f0a8:	d527      	bpl.n	800f0fa <__ssputs_r+0x8e>
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	f7fe fc1c 	bl	800d8e8 <_malloc_r>
 800f0b0:	4606      	mov	r6, r0
 800f0b2:	b360      	cbz	r0, 800f10e <__ssputs_r+0xa2>
 800f0b4:	6921      	ldr	r1, [r4, #16]
 800f0b6:	464a      	mov	r2, r9
 800f0b8:	f7fd fd3f 	bl	800cb3a <memcpy>
 800f0bc:	89a3      	ldrh	r3, [r4, #12]
 800f0be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0c6:	81a3      	strh	r3, [r4, #12]
 800f0c8:	6126      	str	r6, [r4, #16]
 800f0ca:	6165      	str	r5, [r4, #20]
 800f0cc:	444e      	add	r6, r9
 800f0ce:	eba5 0509 	sub.w	r5, r5, r9
 800f0d2:	6026      	str	r6, [r4, #0]
 800f0d4:	60a5      	str	r5, [r4, #8]
 800f0d6:	463e      	mov	r6, r7
 800f0d8:	42be      	cmp	r6, r7
 800f0da:	d900      	bls.n	800f0de <__ssputs_r+0x72>
 800f0dc:	463e      	mov	r6, r7
 800f0de:	6820      	ldr	r0, [r4, #0]
 800f0e0:	4632      	mov	r2, r6
 800f0e2:	4641      	mov	r1, r8
 800f0e4:	f000 faf0 	bl	800f6c8 <memmove>
 800f0e8:	68a3      	ldr	r3, [r4, #8]
 800f0ea:	1b9b      	subs	r3, r3, r6
 800f0ec:	60a3      	str	r3, [r4, #8]
 800f0ee:	6823      	ldr	r3, [r4, #0]
 800f0f0:	4433      	add	r3, r6
 800f0f2:	6023      	str	r3, [r4, #0]
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0fa:	462a      	mov	r2, r5
 800f0fc:	f000 fea5 	bl	800fe4a <_realloc_r>
 800f100:	4606      	mov	r6, r0
 800f102:	2800      	cmp	r0, #0
 800f104:	d1e0      	bne.n	800f0c8 <__ssputs_r+0x5c>
 800f106:	6921      	ldr	r1, [r4, #16]
 800f108:	4650      	mov	r0, sl
 800f10a:	f7fe fb79 	bl	800d800 <_free_r>
 800f10e:	230c      	movs	r3, #12
 800f110:	f8ca 3000 	str.w	r3, [sl]
 800f114:	89a3      	ldrh	r3, [r4, #12]
 800f116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f11a:	81a3      	strh	r3, [r4, #12]
 800f11c:	f04f 30ff 	mov.w	r0, #4294967295
 800f120:	e7e9      	b.n	800f0f6 <__ssputs_r+0x8a>
	...

0800f124 <_svfiprintf_r>:
 800f124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f128:	4698      	mov	r8, r3
 800f12a:	898b      	ldrh	r3, [r1, #12]
 800f12c:	061b      	lsls	r3, r3, #24
 800f12e:	b09d      	sub	sp, #116	@ 0x74
 800f130:	4607      	mov	r7, r0
 800f132:	460d      	mov	r5, r1
 800f134:	4614      	mov	r4, r2
 800f136:	d510      	bpl.n	800f15a <_svfiprintf_r+0x36>
 800f138:	690b      	ldr	r3, [r1, #16]
 800f13a:	b973      	cbnz	r3, 800f15a <_svfiprintf_r+0x36>
 800f13c:	2140      	movs	r1, #64	@ 0x40
 800f13e:	f7fe fbd3 	bl	800d8e8 <_malloc_r>
 800f142:	6028      	str	r0, [r5, #0]
 800f144:	6128      	str	r0, [r5, #16]
 800f146:	b930      	cbnz	r0, 800f156 <_svfiprintf_r+0x32>
 800f148:	230c      	movs	r3, #12
 800f14a:	603b      	str	r3, [r7, #0]
 800f14c:	f04f 30ff 	mov.w	r0, #4294967295
 800f150:	b01d      	add	sp, #116	@ 0x74
 800f152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f156:	2340      	movs	r3, #64	@ 0x40
 800f158:	616b      	str	r3, [r5, #20]
 800f15a:	2300      	movs	r3, #0
 800f15c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f15e:	2320      	movs	r3, #32
 800f160:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f164:	f8cd 800c 	str.w	r8, [sp, #12]
 800f168:	2330      	movs	r3, #48	@ 0x30
 800f16a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f308 <_svfiprintf_r+0x1e4>
 800f16e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f172:	f04f 0901 	mov.w	r9, #1
 800f176:	4623      	mov	r3, r4
 800f178:	469a      	mov	sl, r3
 800f17a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f17e:	b10a      	cbz	r2, 800f184 <_svfiprintf_r+0x60>
 800f180:	2a25      	cmp	r2, #37	@ 0x25
 800f182:	d1f9      	bne.n	800f178 <_svfiprintf_r+0x54>
 800f184:	ebba 0b04 	subs.w	fp, sl, r4
 800f188:	d00b      	beq.n	800f1a2 <_svfiprintf_r+0x7e>
 800f18a:	465b      	mov	r3, fp
 800f18c:	4622      	mov	r2, r4
 800f18e:	4629      	mov	r1, r5
 800f190:	4638      	mov	r0, r7
 800f192:	f7ff ff6b 	bl	800f06c <__ssputs_r>
 800f196:	3001      	adds	r0, #1
 800f198:	f000 80a7 	beq.w	800f2ea <_svfiprintf_r+0x1c6>
 800f19c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f19e:	445a      	add	r2, fp
 800f1a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1a2:	f89a 3000 	ldrb.w	r3, [sl]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	f000 809f 	beq.w	800f2ea <_svfiprintf_r+0x1c6>
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	f04f 32ff 	mov.w	r2, #4294967295
 800f1b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1b6:	f10a 0a01 	add.w	sl, sl, #1
 800f1ba:	9304      	str	r3, [sp, #16]
 800f1bc:	9307      	str	r3, [sp, #28]
 800f1be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f1c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800f1c4:	4654      	mov	r4, sl
 800f1c6:	2205      	movs	r2, #5
 800f1c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1cc:	484e      	ldr	r0, [pc, #312]	@ (800f308 <_svfiprintf_r+0x1e4>)
 800f1ce:	f7f1 f807 	bl	80001e0 <memchr>
 800f1d2:	9a04      	ldr	r2, [sp, #16]
 800f1d4:	b9d8      	cbnz	r0, 800f20e <_svfiprintf_r+0xea>
 800f1d6:	06d0      	lsls	r0, r2, #27
 800f1d8:	bf44      	itt	mi
 800f1da:	2320      	movmi	r3, #32
 800f1dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1e0:	0711      	lsls	r1, r2, #28
 800f1e2:	bf44      	itt	mi
 800f1e4:	232b      	movmi	r3, #43	@ 0x2b
 800f1e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1ea:	f89a 3000 	ldrb.w	r3, [sl]
 800f1ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1f0:	d015      	beq.n	800f21e <_svfiprintf_r+0xfa>
 800f1f2:	9a07      	ldr	r2, [sp, #28]
 800f1f4:	4654      	mov	r4, sl
 800f1f6:	2000      	movs	r0, #0
 800f1f8:	f04f 0c0a 	mov.w	ip, #10
 800f1fc:	4621      	mov	r1, r4
 800f1fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f202:	3b30      	subs	r3, #48	@ 0x30
 800f204:	2b09      	cmp	r3, #9
 800f206:	d94b      	bls.n	800f2a0 <_svfiprintf_r+0x17c>
 800f208:	b1b0      	cbz	r0, 800f238 <_svfiprintf_r+0x114>
 800f20a:	9207      	str	r2, [sp, #28]
 800f20c:	e014      	b.n	800f238 <_svfiprintf_r+0x114>
 800f20e:	eba0 0308 	sub.w	r3, r0, r8
 800f212:	fa09 f303 	lsl.w	r3, r9, r3
 800f216:	4313      	orrs	r3, r2
 800f218:	9304      	str	r3, [sp, #16]
 800f21a:	46a2      	mov	sl, r4
 800f21c:	e7d2      	b.n	800f1c4 <_svfiprintf_r+0xa0>
 800f21e:	9b03      	ldr	r3, [sp, #12]
 800f220:	1d19      	adds	r1, r3, #4
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	9103      	str	r1, [sp, #12]
 800f226:	2b00      	cmp	r3, #0
 800f228:	bfbb      	ittet	lt
 800f22a:	425b      	neglt	r3, r3
 800f22c:	f042 0202 	orrlt.w	r2, r2, #2
 800f230:	9307      	strge	r3, [sp, #28]
 800f232:	9307      	strlt	r3, [sp, #28]
 800f234:	bfb8      	it	lt
 800f236:	9204      	strlt	r2, [sp, #16]
 800f238:	7823      	ldrb	r3, [r4, #0]
 800f23a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f23c:	d10a      	bne.n	800f254 <_svfiprintf_r+0x130>
 800f23e:	7863      	ldrb	r3, [r4, #1]
 800f240:	2b2a      	cmp	r3, #42	@ 0x2a
 800f242:	d132      	bne.n	800f2aa <_svfiprintf_r+0x186>
 800f244:	9b03      	ldr	r3, [sp, #12]
 800f246:	1d1a      	adds	r2, r3, #4
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	9203      	str	r2, [sp, #12]
 800f24c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f250:	3402      	adds	r4, #2
 800f252:	9305      	str	r3, [sp, #20]
 800f254:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f318 <_svfiprintf_r+0x1f4>
 800f258:	7821      	ldrb	r1, [r4, #0]
 800f25a:	2203      	movs	r2, #3
 800f25c:	4650      	mov	r0, sl
 800f25e:	f7f0 ffbf 	bl	80001e0 <memchr>
 800f262:	b138      	cbz	r0, 800f274 <_svfiprintf_r+0x150>
 800f264:	9b04      	ldr	r3, [sp, #16]
 800f266:	eba0 000a 	sub.w	r0, r0, sl
 800f26a:	2240      	movs	r2, #64	@ 0x40
 800f26c:	4082      	lsls	r2, r0
 800f26e:	4313      	orrs	r3, r2
 800f270:	3401      	adds	r4, #1
 800f272:	9304      	str	r3, [sp, #16]
 800f274:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f278:	4824      	ldr	r0, [pc, #144]	@ (800f30c <_svfiprintf_r+0x1e8>)
 800f27a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f27e:	2206      	movs	r2, #6
 800f280:	f7f0 ffae 	bl	80001e0 <memchr>
 800f284:	2800      	cmp	r0, #0
 800f286:	d036      	beq.n	800f2f6 <_svfiprintf_r+0x1d2>
 800f288:	4b21      	ldr	r3, [pc, #132]	@ (800f310 <_svfiprintf_r+0x1ec>)
 800f28a:	bb1b      	cbnz	r3, 800f2d4 <_svfiprintf_r+0x1b0>
 800f28c:	9b03      	ldr	r3, [sp, #12]
 800f28e:	3307      	adds	r3, #7
 800f290:	f023 0307 	bic.w	r3, r3, #7
 800f294:	3308      	adds	r3, #8
 800f296:	9303      	str	r3, [sp, #12]
 800f298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f29a:	4433      	add	r3, r6
 800f29c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f29e:	e76a      	b.n	800f176 <_svfiprintf_r+0x52>
 800f2a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2a4:	460c      	mov	r4, r1
 800f2a6:	2001      	movs	r0, #1
 800f2a8:	e7a8      	b.n	800f1fc <_svfiprintf_r+0xd8>
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	3401      	adds	r4, #1
 800f2ae:	9305      	str	r3, [sp, #20]
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	f04f 0c0a 	mov.w	ip, #10
 800f2b6:	4620      	mov	r0, r4
 800f2b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2bc:	3a30      	subs	r2, #48	@ 0x30
 800f2be:	2a09      	cmp	r2, #9
 800f2c0:	d903      	bls.n	800f2ca <_svfiprintf_r+0x1a6>
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d0c6      	beq.n	800f254 <_svfiprintf_r+0x130>
 800f2c6:	9105      	str	r1, [sp, #20]
 800f2c8:	e7c4      	b.n	800f254 <_svfiprintf_r+0x130>
 800f2ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2ce:	4604      	mov	r4, r0
 800f2d0:	2301      	movs	r3, #1
 800f2d2:	e7f0      	b.n	800f2b6 <_svfiprintf_r+0x192>
 800f2d4:	ab03      	add	r3, sp, #12
 800f2d6:	9300      	str	r3, [sp, #0]
 800f2d8:	462a      	mov	r2, r5
 800f2da:	4b0e      	ldr	r3, [pc, #56]	@ (800f314 <_svfiprintf_r+0x1f0>)
 800f2dc:	a904      	add	r1, sp, #16
 800f2de:	4638      	mov	r0, r7
 800f2e0:	f7fc fbe0 	bl	800baa4 <_printf_float>
 800f2e4:	1c42      	adds	r2, r0, #1
 800f2e6:	4606      	mov	r6, r0
 800f2e8:	d1d6      	bne.n	800f298 <_svfiprintf_r+0x174>
 800f2ea:	89ab      	ldrh	r3, [r5, #12]
 800f2ec:	065b      	lsls	r3, r3, #25
 800f2ee:	f53f af2d 	bmi.w	800f14c <_svfiprintf_r+0x28>
 800f2f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2f4:	e72c      	b.n	800f150 <_svfiprintf_r+0x2c>
 800f2f6:	ab03      	add	r3, sp, #12
 800f2f8:	9300      	str	r3, [sp, #0]
 800f2fa:	462a      	mov	r2, r5
 800f2fc:	4b05      	ldr	r3, [pc, #20]	@ (800f314 <_svfiprintf_r+0x1f0>)
 800f2fe:	a904      	add	r1, sp, #16
 800f300:	4638      	mov	r0, r7
 800f302:	f7fc fe67 	bl	800bfd4 <_printf_i>
 800f306:	e7ed      	b.n	800f2e4 <_svfiprintf_r+0x1c0>
 800f308:	08010949 	.word	0x08010949
 800f30c:	08010953 	.word	0x08010953
 800f310:	0800baa5 	.word	0x0800baa5
 800f314:	0800f06d 	.word	0x0800f06d
 800f318:	0801094f 	.word	0x0801094f

0800f31c <__sfputc_r>:
 800f31c:	6893      	ldr	r3, [r2, #8]
 800f31e:	3b01      	subs	r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	b410      	push	{r4}
 800f324:	6093      	str	r3, [r2, #8]
 800f326:	da08      	bge.n	800f33a <__sfputc_r+0x1e>
 800f328:	6994      	ldr	r4, [r2, #24]
 800f32a:	42a3      	cmp	r3, r4
 800f32c:	db01      	blt.n	800f332 <__sfputc_r+0x16>
 800f32e:	290a      	cmp	r1, #10
 800f330:	d103      	bne.n	800f33a <__sfputc_r+0x1e>
 800f332:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f336:	f000 b933 	b.w	800f5a0 <__swbuf_r>
 800f33a:	6813      	ldr	r3, [r2, #0]
 800f33c:	1c58      	adds	r0, r3, #1
 800f33e:	6010      	str	r0, [r2, #0]
 800f340:	7019      	strb	r1, [r3, #0]
 800f342:	4608      	mov	r0, r1
 800f344:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f348:	4770      	bx	lr

0800f34a <__sfputs_r>:
 800f34a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f34c:	4606      	mov	r6, r0
 800f34e:	460f      	mov	r7, r1
 800f350:	4614      	mov	r4, r2
 800f352:	18d5      	adds	r5, r2, r3
 800f354:	42ac      	cmp	r4, r5
 800f356:	d101      	bne.n	800f35c <__sfputs_r+0x12>
 800f358:	2000      	movs	r0, #0
 800f35a:	e007      	b.n	800f36c <__sfputs_r+0x22>
 800f35c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f360:	463a      	mov	r2, r7
 800f362:	4630      	mov	r0, r6
 800f364:	f7ff ffda 	bl	800f31c <__sfputc_r>
 800f368:	1c43      	adds	r3, r0, #1
 800f36a:	d1f3      	bne.n	800f354 <__sfputs_r+0xa>
 800f36c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f370 <_vfiprintf_r>:
 800f370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f374:	460d      	mov	r5, r1
 800f376:	b09d      	sub	sp, #116	@ 0x74
 800f378:	4614      	mov	r4, r2
 800f37a:	4698      	mov	r8, r3
 800f37c:	4606      	mov	r6, r0
 800f37e:	b118      	cbz	r0, 800f388 <_vfiprintf_r+0x18>
 800f380:	6a03      	ldr	r3, [r0, #32]
 800f382:	b90b      	cbnz	r3, 800f388 <_vfiprintf_r+0x18>
 800f384:	f7fd faa6 	bl	800c8d4 <__sinit>
 800f388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f38a:	07d9      	lsls	r1, r3, #31
 800f38c:	d405      	bmi.n	800f39a <_vfiprintf_r+0x2a>
 800f38e:	89ab      	ldrh	r3, [r5, #12]
 800f390:	059a      	lsls	r2, r3, #22
 800f392:	d402      	bmi.n	800f39a <_vfiprintf_r+0x2a>
 800f394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f396:	f7fd fbc6 	bl	800cb26 <__retarget_lock_acquire_recursive>
 800f39a:	89ab      	ldrh	r3, [r5, #12]
 800f39c:	071b      	lsls	r3, r3, #28
 800f39e:	d501      	bpl.n	800f3a4 <_vfiprintf_r+0x34>
 800f3a0:	692b      	ldr	r3, [r5, #16]
 800f3a2:	b99b      	cbnz	r3, 800f3cc <_vfiprintf_r+0x5c>
 800f3a4:	4629      	mov	r1, r5
 800f3a6:	4630      	mov	r0, r6
 800f3a8:	f000 f938 	bl	800f61c <__swsetup_r>
 800f3ac:	b170      	cbz	r0, 800f3cc <_vfiprintf_r+0x5c>
 800f3ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3b0:	07dc      	lsls	r4, r3, #31
 800f3b2:	d504      	bpl.n	800f3be <_vfiprintf_r+0x4e>
 800f3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3b8:	b01d      	add	sp, #116	@ 0x74
 800f3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3be:	89ab      	ldrh	r3, [r5, #12]
 800f3c0:	0598      	lsls	r0, r3, #22
 800f3c2:	d4f7      	bmi.n	800f3b4 <_vfiprintf_r+0x44>
 800f3c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3c6:	f7fd fbaf 	bl	800cb28 <__retarget_lock_release_recursive>
 800f3ca:	e7f3      	b.n	800f3b4 <_vfiprintf_r+0x44>
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3d0:	2320      	movs	r3, #32
 800f3d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f3d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3da:	2330      	movs	r3, #48	@ 0x30
 800f3dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f58c <_vfiprintf_r+0x21c>
 800f3e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f3e4:	f04f 0901 	mov.w	r9, #1
 800f3e8:	4623      	mov	r3, r4
 800f3ea:	469a      	mov	sl, r3
 800f3ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3f0:	b10a      	cbz	r2, 800f3f6 <_vfiprintf_r+0x86>
 800f3f2:	2a25      	cmp	r2, #37	@ 0x25
 800f3f4:	d1f9      	bne.n	800f3ea <_vfiprintf_r+0x7a>
 800f3f6:	ebba 0b04 	subs.w	fp, sl, r4
 800f3fa:	d00b      	beq.n	800f414 <_vfiprintf_r+0xa4>
 800f3fc:	465b      	mov	r3, fp
 800f3fe:	4622      	mov	r2, r4
 800f400:	4629      	mov	r1, r5
 800f402:	4630      	mov	r0, r6
 800f404:	f7ff ffa1 	bl	800f34a <__sfputs_r>
 800f408:	3001      	adds	r0, #1
 800f40a:	f000 80a7 	beq.w	800f55c <_vfiprintf_r+0x1ec>
 800f40e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f410:	445a      	add	r2, fp
 800f412:	9209      	str	r2, [sp, #36]	@ 0x24
 800f414:	f89a 3000 	ldrb.w	r3, [sl]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	f000 809f 	beq.w	800f55c <_vfiprintf_r+0x1ec>
 800f41e:	2300      	movs	r3, #0
 800f420:	f04f 32ff 	mov.w	r2, #4294967295
 800f424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f428:	f10a 0a01 	add.w	sl, sl, #1
 800f42c:	9304      	str	r3, [sp, #16]
 800f42e:	9307      	str	r3, [sp, #28]
 800f430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f434:	931a      	str	r3, [sp, #104]	@ 0x68
 800f436:	4654      	mov	r4, sl
 800f438:	2205      	movs	r2, #5
 800f43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f43e:	4853      	ldr	r0, [pc, #332]	@ (800f58c <_vfiprintf_r+0x21c>)
 800f440:	f7f0 fece 	bl	80001e0 <memchr>
 800f444:	9a04      	ldr	r2, [sp, #16]
 800f446:	b9d8      	cbnz	r0, 800f480 <_vfiprintf_r+0x110>
 800f448:	06d1      	lsls	r1, r2, #27
 800f44a:	bf44      	itt	mi
 800f44c:	2320      	movmi	r3, #32
 800f44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f452:	0713      	lsls	r3, r2, #28
 800f454:	bf44      	itt	mi
 800f456:	232b      	movmi	r3, #43	@ 0x2b
 800f458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f45c:	f89a 3000 	ldrb.w	r3, [sl]
 800f460:	2b2a      	cmp	r3, #42	@ 0x2a
 800f462:	d015      	beq.n	800f490 <_vfiprintf_r+0x120>
 800f464:	9a07      	ldr	r2, [sp, #28]
 800f466:	4654      	mov	r4, sl
 800f468:	2000      	movs	r0, #0
 800f46a:	f04f 0c0a 	mov.w	ip, #10
 800f46e:	4621      	mov	r1, r4
 800f470:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f474:	3b30      	subs	r3, #48	@ 0x30
 800f476:	2b09      	cmp	r3, #9
 800f478:	d94b      	bls.n	800f512 <_vfiprintf_r+0x1a2>
 800f47a:	b1b0      	cbz	r0, 800f4aa <_vfiprintf_r+0x13a>
 800f47c:	9207      	str	r2, [sp, #28]
 800f47e:	e014      	b.n	800f4aa <_vfiprintf_r+0x13a>
 800f480:	eba0 0308 	sub.w	r3, r0, r8
 800f484:	fa09 f303 	lsl.w	r3, r9, r3
 800f488:	4313      	orrs	r3, r2
 800f48a:	9304      	str	r3, [sp, #16]
 800f48c:	46a2      	mov	sl, r4
 800f48e:	e7d2      	b.n	800f436 <_vfiprintf_r+0xc6>
 800f490:	9b03      	ldr	r3, [sp, #12]
 800f492:	1d19      	adds	r1, r3, #4
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	9103      	str	r1, [sp, #12]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	bfbb      	ittet	lt
 800f49c:	425b      	neglt	r3, r3
 800f49e:	f042 0202 	orrlt.w	r2, r2, #2
 800f4a2:	9307      	strge	r3, [sp, #28]
 800f4a4:	9307      	strlt	r3, [sp, #28]
 800f4a6:	bfb8      	it	lt
 800f4a8:	9204      	strlt	r2, [sp, #16]
 800f4aa:	7823      	ldrb	r3, [r4, #0]
 800f4ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800f4ae:	d10a      	bne.n	800f4c6 <_vfiprintf_r+0x156>
 800f4b0:	7863      	ldrb	r3, [r4, #1]
 800f4b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4b4:	d132      	bne.n	800f51c <_vfiprintf_r+0x1ac>
 800f4b6:	9b03      	ldr	r3, [sp, #12]
 800f4b8:	1d1a      	adds	r2, r3, #4
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	9203      	str	r2, [sp, #12]
 800f4be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f4c2:	3402      	adds	r4, #2
 800f4c4:	9305      	str	r3, [sp, #20]
 800f4c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f59c <_vfiprintf_r+0x22c>
 800f4ca:	7821      	ldrb	r1, [r4, #0]
 800f4cc:	2203      	movs	r2, #3
 800f4ce:	4650      	mov	r0, sl
 800f4d0:	f7f0 fe86 	bl	80001e0 <memchr>
 800f4d4:	b138      	cbz	r0, 800f4e6 <_vfiprintf_r+0x176>
 800f4d6:	9b04      	ldr	r3, [sp, #16]
 800f4d8:	eba0 000a 	sub.w	r0, r0, sl
 800f4dc:	2240      	movs	r2, #64	@ 0x40
 800f4de:	4082      	lsls	r2, r0
 800f4e0:	4313      	orrs	r3, r2
 800f4e2:	3401      	adds	r4, #1
 800f4e4:	9304      	str	r3, [sp, #16]
 800f4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ea:	4829      	ldr	r0, [pc, #164]	@ (800f590 <_vfiprintf_r+0x220>)
 800f4ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f4f0:	2206      	movs	r2, #6
 800f4f2:	f7f0 fe75 	bl	80001e0 <memchr>
 800f4f6:	2800      	cmp	r0, #0
 800f4f8:	d03f      	beq.n	800f57a <_vfiprintf_r+0x20a>
 800f4fa:	4b26      	ldr	r3, [pc, #152]	@ (800f594 <_vfiprintf_r+0x224>)
 800f4fc:	bb1b      	cbnz	r3, 800f546 <_vfiprintf_r+0x1d6>
 800f4fe:	9b03      	ldr	r3, [sp, #12]
 800f500:	3307      	adds	r3, #7
 800f502:	f023 0307 	bic.w	r3, r3, #7
 800f506:	3308      	adds	r3, #8
 800f508:	9303      	str	r3, [sp, #12]
 800f50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f50c:	443b      	add	r3, r7
 800f50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f510:	e76a      	b.n	800f3e8 <_vfiprintf_r+0x78>
 800f512:	fb0c 3202 	mla	r2, ip, r2, r3
 800f516:	460c      	mov	r4, r1
 800f518:	2001      	movs	r0, #1
 800f51a:	e7a8      	b.n	800f46e <_vfiprintf_r+0xfe>
 800f51c:	2300      	movs	r3, #0
 800f51e:	3401      	adds	r4, #1
 800f520:	9305      	str	r3, [sp, #20]
 800f522:	4619      	mov	r1, r3
 800f524:	f04f 0c0a 	mov.w	ip, #10
 800f528:	4620      	mov	r0, r4
 800f52a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f52e:	3a30      	subs	r2, #48	@ 0x30
 800f530:	2a09      	cmp	r2, #9
 800f532:	d903      	bls.n	800f53c <_vfiprintf_r+0x1cc>
 800f534:	2b00      	cmp	r3, #0
 800f536:	d0c6      	beq.n	800f4c6 <_vfiprintf_r+0x156>
 800f538:	9105      	str	r1, [sp, #20]
 800f53a:	e7c4      	b.n	800f4c6 <_vfiprintf_r+0x156>
 800f53c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f540:	4604      	mov	r4, r0
 800f542:	2301      	movs	r3, #1
 800f544:	e7f0      	b.n	800f528 <_vfiprintf_r+0x1b8>
 800f546:	ab03      	add	r3, sp, #12
 800f548:	9300      	str	r3, [sp, #0]
 800f54a:	462a      	mov	r2, r5
 800f54c:	4b12      	ldr	r3, [pc, #72]	@ (800f598 <_vfiprintf_r+0x228>)
 800f54e:	a904      	add	r1, sp, #16
 800f550:	4630      	mov	r0, r6
 800f552:	f7fc faa7 	bl	800baa4 <_printf_float>
 800f556:	4607      	mov	r7, r0
 800f558:	1c78      	adds	r0, r7, #1
 800f55a:	d1d6      	bne.n	800f50a <_vfiprintf_r+0x19a>
 800f55c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f55e:	07d9      	lsls	r1, r3, #31
 800f560:	d405      	bmi.n	800f56e <_vfiprintf_r+0x1fe>
 800f562:	89ab      	ldrh	r3, [r5, #12]
 800f564:	059a      	lsls	r2, r3, #22
 800f566:	d402      	bmi.n	800f56e <_vfiprintf_r+0x1fe>
 800f568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f56a:	f7fd fadd 	bl	800cb28 <__retarget_lock_release_recursive>
 800f56e:	89ab      	ldrh	r3, [r5, #12]
 800f570:	065b      	lsls	r3, r3, #25
 800f572:	f53f af1f 	bmi.w	800f3b4 <_vfiprintf_r+0x44>
 800f576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f578:	e71e      	b.n	800f3b8 <_vfiprintf_r+0x48>
 800f57a:	ab03      	add	r3, sp, #12
 800f57c:	9300      	str	r3, [sp, #0]
 800f57e:	462a      	mov	r2, r5
 800f580:	4b05      	ldr	r3, [pc, #20]	@ (800f598 <_vfiprintf_r+0x228>)
 800f582:	a904      	add	r1, sp, #16
 800f584:	4630      	mov	r0, r6
 800f586:	f7fc fd25 	bl	800bfd4 <_printf_i>
 800f58a:	e7e4      	b.n	800f556 <_vfiprintf_r+0x1e6>
 800f58c:	08010949 	.word	0x08010949
 800f590:	08010953 	.word	0x08010953
 800f594:	0800baa5 	.word	0x0800baa5
 800f598:	0800f34b 	.word	0x0800f34b
 800f59c:	0801094f 	.word	0x0801094f

0800f5a0 <__swbuf_r>:
 800f5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5a2:	460e      	mov	r6, r1
 800f5a4:	4614      	mov	r4, r2
 800f5a6:	4605      	mov	r5, r0
 800f5a8:	b118      	cbz	r0, 800f5b2 <__swbuf_r+0x12>
 800f5aa:	6a03      	ldr	r3, [r0, #32]
 800f5ac:	b90b      	cbnz	r3, 800f5b2 <__swbuf_r+0x12>
 800f5ae:	f7fd f991 	bl	800c8d4 <__sinit>
 800f5b2:	69a3      	ldr	r3, [r4, #24]
 800f5b4:	60a3      	str	r3, [r4, #8]
 800f5b6:	89a3      	ldrh	r3, [r4, #12]
 800f5b8:	071a      	lsls	r2, r3, #28
 800f5ba:	d501      	bpl.n	800f5c0 <__swbuf_r+0x20>
 800f5bc:	6923      	ldr	r3, [r4, #16]
 800f5be:	b943      	cbnz	r3, 800f5d2 <__swbuf_r+0x32>
 800f5c0:	4621      	mov	r1, r4
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	f000 f82a 	bl	800f61c <__swsetup_r>
 800f5c8:	b118      	cbz	r0, 800f5d2 <__swbuf_r+0x32>
 800f5ca:	f04f 37ff 	mov.w	r7, #4294967295
 800f5ce:	4638      	mov	r0, r7
 800f5d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5d2:	6823      	ldr	r3, [r4, #0]
 800f5d4:	6922      	ldr	r2, [r4, #16]
 800f5d6:	1a98      	subs	r0, r3, r2
 800f5d8:	6963      	ldr	r3, [r4, #20]
 800f5da:	b2f6      	uxtb	r6, r6
 800f5dc:	4283      	cmp	r3, r0
 800f5de:	4637      	mov	r7, r6
 800f5e0:	dc05      	bgt.n	800f5ee <__swbuf_r+0x4e>
 800f5e2:	4621      	mov	r1, r4
 800f5e4:	4628      	mov	r0, r5
 800f5e6:	f7fd f8ad 	bl	800c744 <_fflush_r>
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	d1ed      	bne.n	800f5ca <__swbuf_r+0x2a>
 800f5ee:	68a3      	ldr	r3, [r4, #8]
 800f5f0:	3b01      	subs	r3, #1
 800f5f2:	60a3      	str	r3, [r4, #8]
 800f5f4:	6823      	ldr	r3, [r4, #0]
 800f5f6:	1c5a      	adds	r2, r3, #1
 800f5f8:	6022      	str	r2, [r4, #0]
 800f5fa:	701e      	strb	r6, [r3, #0]
 800f5fc:	6962      	ldr	r2, [r4, #20]
 800f5fe:	1c43      	adds	r3, r0, #1
 800f600:	429a      	cmp	r2, r3
 800f602:	d004      	beq.n	800f60e <__swbuf_r+0x6e>
 800f604:	89a3      	ldrh	r3, [r4, #12]
 800f606:	07db      	lsls	r3, r3, #31
 800f608:	d5e1      	bpl.n	800f5ce <__swbuf_r+0x2e>
 800f60a:	2e0a      	cmp	r6, #10
 800f60c:	d1df      	bne.n	800f5ce <__swbuf_r+0x2e>
 800f60e:	4621      	mov	r1, r4
 800f610:	4628      	mov	r0, r5
 800f612:	f7fd f897 	bl	800c744 <_fflush_r>
 800f616:	2800      	cmp	r0, #0
 800f618:	d0d9      	beq.n	800f5ce <__swbuf_r+0x2e>
 800f61a:	e7d6      	b.n	800f5ca <__swbuf_r+0x2a>

0800f61c <__swsetup_r>:
 800f61c:	b538      	push	{r3, r4, r5, lr}
 800f61e:	4b29      	ldr	r3, [pc, #164]	@ (800f6c4 <__swsetup_r+0xa8>)
 800f620:	4605      	mov	r5, r0
 800f622:	6818      	ldr	r0, [r3, #0]
 800f624:	460c      	mov	r4, r1
 800f626:	b118      	cbz	r0, 800f630 <__swsetup_r+0x14>
 800f628:	6a03      	ldr	r3, [r0, #32]
 800f62a:	b90b      	cbnz	r3, 800f630 <__swsetup_r+0x14>
 800f62c:	f7fd f952 	bl	800c8d4 <__sinit>
 800f630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f634:	0719      	lsls	r1, r3, #28
 800f636:	d422      	bmi.n	800f67e <__swsetup_r+0x62>
 800f638:	06da      	lsls	r2, r3, #27
 800f63a:	d407      	bmi.n	800f64c <__swsetup_r+0x30>
 800f63c:	2209      	movs	r2, #9
 800f63e:	602a      	str	r2, [r5, #0]
 800f640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f644:	81a3      	strh	r3, [r4, #12]
 800f646:	f04f 30ff 	mov.w	r0, #4294967295
 800f64a:	e033      	b.n	800f6b4 <__swsetup_r+0x98>
 800f64c:	0758      	lsls	r0, r3, #29
 800f64e:	d512      	bpl.n	800f676 <__swsetup_r+0x5a>
 800f650:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f652:	b141      	cbz	r1, 800f666 <__swsetup_r+0x4a>
 800f654:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f658:	4299      	cmp	r1, r3
 800f65a:	d002      	beq.n	800f662 <__swsetup_r+0x46>
 800f65c:	4628      	mov	r0, r5
 800f65e:	f7fe f8cf 	bl	800d800 <_free_r>
 800f662:	2300      	movs	r3, #0
 800f664:	6363      	str	r3, [r4, #52]	@ 0x34
 800f666:	89a3      	ldrh	r3, [r4, #12]
 800f668:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f66c:	81a3      	strh	r3, [r4, #12]
 800f66e:	2300      	movs	r3, #0
 800f670:	6063      	str	r3, [r4, #4]
 800f672:	6923      	ldr	r3, [r4, #16]
 800f674:	6023      	str	r3, [r4, #0]
 800f676:	89a3      	ldrh	r3, [r4, #12]
 800f678:	f043 0308 	orr.w	r3, r3, #8
 800f67c:	81a3      	strh	r3, [r4, #12]
 800f67e:	6923      	ldr	r3, [r4, #16]
 800f680:	b94b      	cbnz	r3, 800f696 <__swsetup_r+0x7a>
 800f682:	89a3      	ldrh	r3, [r4, #12]
 800f684:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f68c:	d003      	beq.n	800f696 <__swsetup_r+0x7a>
 800f68e:	4621      	mov	r1, r4
 800f690:	4628      	mov	r0, r5
 800f692:	f000 fc4d 	bl	800ff30 <__smakebuf_r>
 800f696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f69a:	f013 0201 	ands.w	r2, r3, #1
 800f69e:	d00a      	beq.n	800f6b6 <__swsetup_r+0x9a>
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	60a2      	str	r2, [r4, #8]
 800f6a4:	6962      	ldr	r2, [r4, #20]
 800f6a6:	4252      	negs	r2, r2
 800f6a8:	61a2      	str	r2, [r4, #24]
 800f6aa:	6922      	ldr	r2, [r4, #16]
 800f6ac:	b942      	cbnz	r2, 800f6c0 <__swsetup_r+0xa4>
 800f6ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f6b2:	d1c5      	bne.n	800f640 <__swsetup_r+0x24>
 800f6b4:	bd38      	pop	{r3, r4, r5, pc}
 800f6b6:	0799      	lsls	r1, r3, #30
 800f6b8:	bf58      	it	pl
 800f6ba:	6962      	ldrpl	r2, [r4, #20]
 800f6bc:	60a2      	str	r2, [r4, #8]
 800f6be:	e7f4      	b.n	800f6aa <__swsetup_r+0x8e>
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	e7f7      	b.n	800f6b4 <__swsetup_r+0x98>
 800f6c4:	200002e4 	.word	0x200002e4

0800f6c8 <memmove>:
 800f6c8:	4288      	cmp	r0, r1
 800f6ca:	b510      	push	{r4, lr}
 800f6cc:	eb01 0402 	add.w	r4, r1, r2
 800f6d0:	d902      	bls.n	800f6d8 <memmove+0x10>
 800f6d2:	4284      	cmp	r4, r0
 800f6d4:	4623      	mov	r3, r4
 800f6d6:	d807      	bhi.n	800f6e8 <memmove+0x20>
 800f6d8:	1e43      	subs	r3, r0, #1
 800f6da:	42a1      	cmp	r1, r4
 800f6dc:	d008      	beq.n	800f6f0 <memmove+0x28>
 800f6de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f6e6:	e7f8      	b.n	800f6da <memmove+0x12>
 800f6e8:	4402      	add	r2, r0
 800f6ea:	4601      	mov	r1, r0
 800f6ec:	428a      	cmp	r2, r1
 800f6ee:	d100      	bne.n	800f6f2 <memmove+0x2a>
 800f6f0:	bd10      	pop	{r4, pc}
 800f6f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f6f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f6fa:	e7f7      	b.n	800f6ec <memmove+0x24>

0800f6fc <strncmp>:
 800f6fc:	b510      	push	{r4, lr}
 800f6fe:	b16a      	cbz	r2, 800f71c <strncmp+0x20>
 800f700:	3901      	subs	r1, #1
 800f702:	1884      	adds	r4, r0, r2
 800f704:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f708:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f70c:	429a      	cmp	r2, r3
 800f70e:	d103      	bne.n	800f718 <strncmp+0x1c>
 800f710:	42a0      	cmp	r0, r4
 800f712:	d001      	beq.n	800f718 <strncmp+0x1c>
 800f714:	2a00      	cmp	r2, #0
 800f716:	d1f5      	bne.n	800f704 <strncmp+0x8>
 800f718:	1ad0      	subs	r0, r2, r3
 800f71a:	bd10      	pop	{r4, pc}
 800f71c:	4610      	mov	r0, r2
 800f71e:	e7fc      	b.n	800f71a <strncmp+0x1e>

0800f720 <_sbrk_r>:
 800f720:	b538      	push	{r3, r4, r5, lr}
 800f722:	4d06      	ldr	r5, [pc, #24]	@ (800f73c <_sbrk_r+0x1c>)
 800f724:	2300      	movs	r3, #0
 800f726:	4604      	mov	r4, r0
 800f728:	4608      	mov	r0, r1
 800f72a:	602b      	str	r3, [r5, #0]
 800f72c:	f7f3 f8e8 	bl	8002900 <_sbrk>
 800f730:	1c43      	adds	r3, r0, #1
 800f732:	d102      	bne.n	800f73a <_sbrk_r+0x1a>
 800f734:	682b      	ldr	r3, [r5, #0]
 800f736:	b103      	cbz	r3, 800f73a <_sbrk_r+0x1a>
 800f738:	6023      	str	r3, [r4, #0]
 800f73a:	bd38      	pop	{r3, r4, r5, pc}
 800f73c:	20001308 	.word	0x20001308

0800f740 <nan>:
 800f740:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f748 <nan+0x8>
 800f744:	4770      	bx	lr
 800f746:	bf00      	nop
 800f748:	00000000 	.word	0x00000000
 800f74c:	7ff80000 	.word	0x7ff80000

0800f750 <__assert_func>:
 800f750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f752:	4614      	mov	r4, r2
 800f754:	461a      	mov	r2, r3
 800f756:	4b09      	ldr	r3, [pc, #36]	@ (800f77c <__assert_func+0x2c>)
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	4605      	mov	r5, r0
 800f75c:	68d8      	ldr	r0, [r3, #12]
 800f75e:	b954      	cbnz	r4, 800f776 <__assert_func+0x26>
 800f760:	4b07      	ldr	r3, [pc, #28]	@ (800f780 <__assert_func+0x30>)
 800f762:	461c      	mov	r4, r3
 800f764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f768:	9100      	str	r1, [sp, #0]
 800f76a:	462b      	mov	r3, r5
 800f76c:	4905      	ldr	r1, [pc, #20]	@ (800f784 <__assert_func+0x34>)
 800f76e:	f000 fba7 	bl	800fec0 <fiprintf>
 800f772:	f000 fc3b 	bl	800ffec <abort>
 800f776:	4b04      	ldr	r3, [pc, #16]	@ (800f788 <__assert_func+0x38>)
 800f778:	e7f4      	b.n	800f764 <__assert_func+0x14>
 800f77a:	bf00      	nop
 800f77c:	200002e4 	.word	0x200002e4
 800f780:	0801099d 	.word	0x0801099d
 800f784:	0801096f 	.word	0x0801096f
 800f788:	08010962 	.word	0x08010962

0800f78c <_calloc_r>:
 800f78c:	b570      	push	{r4, r5, r6, lr}
 800f78e:	fba1 5402 	umull	r5, r4, r1, r2
 800f792:	b93c      	cbnz	r4, 800f7a4 <_calloc_r+0x18>
 800f794:	4629      	mov	r1, r5
 800f796:	f7fe f8a7 	bl	800d8e8 <_malloc_r>
 800f79a:	4606      	mov	r6, r0
 800f79c:	b928      	cbnz	r0, 800f7aa <_calloc_r+0x1e>
 800f79e:	2600      	movs	r6, #0
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	bd70      	pop	{r4, r5, r6, pc}
 800f7a4:	220c      	movs	r2, #12
 800f7a6:	6002      	str	r2, [r0, #0]
 800f7a8:	e7f9      	b.n	800f79e <_calloc_r+0x12>
 800f7aa:	462a      	mov	r2, r5
 800f7ac:	4621      	mov	r1, r4
 800f7ae:	f7fd f93c 	bl	800ca2a <memset>
 800f7b2:	e7f5      	b.n	800f7a0 <_calloc_r+0x14>

0800f7b4 <rshift>:
 800f7b4:	6903      	ldr	r3, [r0, #16]
 800f7b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f7ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f7be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f7c2:	f100 0414 	add.w	r4, r0, #20
 800f7c6:	dd45      	ble.n	800f854 <rshift+0xa0>
 800f7c8:	f011 011f 	ands.w	r1, r1, #31
 800f7cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f7d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f7d4:	d10c      	bne.n	800f7f0 <rshift+0x3c>
 800f7d6:	f100 0710 	add.w	r7, r0, #16
 800f7da:	4629      	mov	r1, r5
 800f7dc:	42b1      	cmp	r1, r6
 800f7de:	d334      	bcc.n	800f84a <rshift+0x96>
 800f7e0:	1a9b      	subs	r3, r3, r2
 800f7e2:	009b      	lsls	r3, r3, #2
 800f7e4:	1eea      	subs	r2, r5, #3
 800f7e6:	4296      	cmp	r6, r2
 800f7e8:	bf38      	it	cc
 800f7ea:	2300      	movcc	r3, #0
 800f7ec:	4423      	add	r3, r4
 800f7ee:	e015      	b.n	800f81c <rshift+0x68>
 800f7f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f7f4:	f1c1 0820 	rsb	r8, r1, #32
 800f7f8:	40cf      	lsrs	r7, r1
 800f7fa:	f105 0e04 	add.w	lr, r5, #4
 800f7fe:	46a1      	mov	r9, r4
 800f800:	4576      	cmp	r6, lr
 800f802:	46f4      	mov	ip, lr
 800f804:	d815      	bhi.n	800f832 <rshift+0x7e>
 800f806:	1a9a      	subs	r2, r3, r2
 800f808:	0092      	lsls	r2, r2, #2
 800f80a:	3a04      	subs	r2, #4
 800f80c:	3501      	adds	r5, #1
 800f80e:	42ae      	cmp	r6, r5
 800f810:	bf38      	it	cc
 800f812:	2200      	movcc	r2, #0
 800f814:	18a3      	adds	r3, r4, r2
 800f816:	50a7      	str	r7, [r4, r2]
 800f818:	b107      	cbz	r7, 800f81c <rshift+0x68>
 800f81a:	3304      	adds	r3, #4
 800f81c:	1b1a      	subs	r2, r3, r4
 800f81e:	42a3      	cmp	r3, r4
 800f820:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f824:	bf08      	it	eq
 800f826:	2300      	moveq	r3, #0
 800f828:	6102      	str	r2, [r0, #16]
 800f82a:	bf08      	it	eq
 800f82c:	6143      	streq	r3, [r0, #20]
 800f82e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f832:	f8dc c000 	ldr.w	ip, [ip]
 800f836:	fa0c fc08 	lsl.w	ip, ip, r8
 800f83a:	ea4c 0707 	orr.w	r7, ip, r7
 800f83e:	f849 7b04 	str.w	r7, [r9], #4
 800f842:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f846:	40cf      	lsrs	r7, r1
 800f848:	e7da      	b.n	800f800 <rshift+0x4c>
 800f84a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f84e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f852:	e7c3      	b.n	800f7dc <rshift+0x28>
 800f854:	4623      	mov	r3, r4
 800f856:	e7e1      	b.n	800f81c <rshift+0x68>

0800f858 <__hexdig_fun>:
 800f858:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f85c:	2b09      	cmp	r3, #9
 800f85e:	d802      	bhi.n	800f866 <__hexdig_fun+0xe>
 800f860:	3820      	subs	r0, #32
 800f862:	b2c0      	uxtb	r0, r0
 800f864:	4770      	bx	lr
 800f866:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f86a:	2b05      	cmp	r3, #5
 800f86c:	d801      	bhi.n	800f872 <__hexdig_fun+0x1a>
 800f86e:	3847      	subs	r0, #71	@ 0x47
 800f870:	e7f7      	b.n	800f862 <__hexdig_fun+0xa>
 800f872:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f876:	2b05      	cmp	r3, #5
 800f878:	d801      	bhi.n	800f87e <__hexdig_fun+0x26>
 800f87a:	3827      	subs	r0, #39	@ 0x27
 800f87c:	e7f1      	b.n	800f862 <__hexdig_fun+0xa>
 800f87e:	2000      	movs	r0, #0
 800f880:	4770      	bx	lr
	...

0800f884 <__gethex>:
 800f884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f888:	b085      	sub	sp, #20
 800f88a:	468a      	mov	sl, r1
 800f88c:	9302      	str	r3, [sp, #8]
 800f88e:	680b      	ldr	r3, [r1, #0]
 800f890:	9001      	str	r0, [sp, #4]
 800f892:	4690      	mov	r8, r2
 800f894:	1c9c      	adds	r4, r3, #2
 800f896:	46a1      	mov	r9, r4
 800f898:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f89c:	2830      	cmp	r0, #48	@ 0x30
 800f89e:	d0fa      	beq.n	800f896 <__gethex+0x12>
 800f8a0:	eba9 0303 	sub.w	r3, r9, r3
 800f8a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800f8a8:	f7ff ffd6 	bl	800f858 <__hexdig_fun>
 800f8ac:	4605      	mov	r5, r0
 800f8ae:	2800      	cmp	r0, #0
 800f8b0:	d168      	bne.n	800f984 <__gethex+0x100>
 800f8b2:	49a0      	ldr	r1, [pc, #640]	@ (800fb34 <__gethex+0x2b0>)
 800f8b4:	2201      	movs	r2, #1
 800f8b6:	4648      	mov	r0, r9
 800f8b8:	f7ff ff20 	bl	800f6fc <strncmp>
 800f8bc:	4607      	mov	r7, r0
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	d167      	bne.n	800f992 <__gethex+0x10e>
 800f8c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f8c6:	4626      	mov	r6, r4
 800f8c8:	f7ff ffc6 	bl	800f858 <__hexdig_fun>
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	d062      	beq.n	800f996 <__gethex+0x112>
 800f8d0:	4623      	mov	r3, r4
 800f8d2:	7818      	ldrb	r0, [r3, #0]
 800f8d4:	2830      	cmp	r0, #48	@ 0x30
 800f8d6:	4699      	mov	r9, r3
 800f8d8:	f103 0301 	add.w	r3, r3, #1
 800f8dc:	d0f9      	beq.n	800f8d2 <__gethex+0x4e>
 800f8de:	f7ff ffbb 	bl	800f858 <__hexdig_fun>
 800f8e2:	fab0 f580 	clz	r5, r0
 800f8e6:	096d      	lsrs	r5, r5, #5
 800f8e8:	f04f 0b01 	mov.w	fp, #1
 800f8ec:	464a      	mov	r2, r9
 800f8ee:	4616      	mov	r6, r2
 800f8f0:	3201      	adds	r2, #1
 800f8f2:	7830      	ldrb	r0, [r6, #0]
 800f8f4:	f7ff ffb0 	bl	800f858 <__hexdig_fun>
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	d1f8      	bne.n	800f8ee <__gethex+0x6a>
 800f8fc:	498d      	ldr	r1, [pc, #564]	@ (800fb34 <__gethex+0x2b0>)
 800f8fe:	2201      	movs	r2, #1
 800f900:	4630      	mov	r0, r6
 800f902:	f7ff fefb 	bl	800f6fc <strncmp>
 800f906:	2800      	cmp	r0, #0
 800f908:	d13f      	bne.n	800f98a <__gethex+0x106>
 800f90a:	b944      	cbnz	r4, 800f91e <__gethex+0x9a>
 800f90c:	1c74      	adds	r4, r6, #1
 800f90e:	4622      	mov	r2, r4
 800f910:	4616      	mov	r6, r2
 800f912:	3201      	adds	r2, #1
 800f914:	7830      	ldrb	r0, [r6, #0]
 800f916:	f7ff ff9f 	bl	800f858 <__hexdig_fun>
 800f91a:	2800      	cmp	r0, #0
 800f91c:	d1f8      	bne.n	800f910 <__gethex+0x8c>
 800f91e:	1ba4      	subs	r4, r4, r6
 800f920:	00a7      	lsls	r7, r4, #2
 800f922:	7833      	ldrb	r3, [r6, #0]
 800f924:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f928:	2b50      	cmp	r3, #80	@ 0x50
 800f92a:	d13e      	bne.n	800f9aa <__gethex+0x126>
 800f92c:	7873      	ldrb	r3, [r6, #1]
 800f92e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f930:	d033      	beq.n	800f99a <__gethex+0x116>
 800f932:	2b2d      	cmp	r3, #45	@ 0x2d
 800f934:	d034      	beq.n	800f9a0 <__gethex+0x11c>
 800f936:	1c71      	adds	r1, r6, #1
 800f938:	2400      	movs	r4, #0
 800f93a:	7808      	ldrb	r0, [r1, #0]
 800f93c:	f7ff ff8c 	bl	800f858 <__hexdig_fun>
 800f940:	1e43      	subs	r3, r0, #1
 800f942:	b2db      	uxtb	r3, r3
 800f944:	2b18      	cmp	r3, #24
 800f946:	d830      	bhi.n	800f9aa <__gethex+0x126>
 800f948:	f1a0 0210 	sub.w	r2, r0, #16
 800f94c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f950:	f7ff ff82 	bl	800f858 <__hexdig_fun>
 800f954:	f100 3cff 	add.w	ip, r0, #4294967295
 800f958:	fa5f fc8c 	uxtb.w	ip, ip
 800f95c:	f1bc 0f18 	cmp.w	ip, #24
 800f960:	f04f 030a 	mov.w	r3, #10
 800f964:	d91e      	bls.n	800f9a4 <__gethex+0x120>
 800f966:	b104      	cbz	r4, 800f96a <__gethex+0xe6>
 800f968:	4252      	negs	r2, r2
 800f96a:	4417      	add	r7, r2
 800f96c:	f8ca 1000 	str.w	r1, [sl]
 800f970:	b1ed      	cbz	r5, 800f9ae <__gethex+0x12a>
 800f972:	f1bb 0f00 	cmp.w	fp, #0
 800f976:	bf0c      	ite	eq
 800f978:	2506      	moveq	r5, #6
 800f97a:	2500      	movne	r5, #0
 800f97c:	4628      	mov	r0, r5
 800f97e:	b005      	add	sp, #20
 800f980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f984:	2500      	movs	r5, #0
 800f986:	462c      	mov	r4, r5
 800f988:	e7b0      	b.n	800f8ec <__gethex+0x68>
 800f98a:	2c00      	cmp	r4, #0
 800f98c:	d1c7      	bne.n	800f91e <__gethex+0x9a>
 800f98e:	4627      	mov	r7, r4
 800f990:	e7c7      	b.n	800f922 <__gethex+0x9e>
 800f992:	464e      	mov	r6, r9
 800f994:	462f      	mov	r7, r5
 800f996:	2501      	movs	r5, #1
 800f998:	e7c3      	b.n	800f922 <__gethex+0x9e>
 800f99a:	2400      	movs	r4, #0
 800f99c:	1cb1      	adds	r1, r6, #2
 800f99e:	e7cc      	b.n	800f93a <__gethex+0xb6>
 800f9a0:	2401      	movs	r4, #1
 800f9a2:	e7fb      	b.n	800f99c <__gethex+0x118>
 800f9a4:	fb03 0002 	mla	r0, r3, r2, r0
 800f9a8:	e7ce      	b.n	800f948 <__gethex+0xc4>
 800f9aa:	4631      	mov	r1, r6
 800f9ac:	e7de      	b.n	800f96c <__gethex+0xe8>
 800f9ae:	eba6 0309 	sub.w	r3, r6, r9
 800f9b2:	3b01      	subs	r3, #1
 800f9b4:	4629      	mov	r1, r5
 800f9b6:	2b07      	cmp	r3, #7
 800f9b8:	dc0a      	bgt.n	800f9d0 <__gethex+0x14c>
 800f9ba:	9801      	ldr	r0, [sp, #4]
 800f9bc:	f7fe f820 	bl	800da00 <_Balloc>
 800f9c0:	4604      	mov	r4, r0
 800f9c2:	b940      	cbnz	r0, 800f9d6 <__gethex+0x152>
 800f9c4:	4b5c      	ldr	r3, [pc, #368]	@ (800fb38 <__gethex+0x2b4>)
 800f9c6:	4602      	mov	r2, r0
 800f9c8:	21e4      	movs	r1, #228	@ 0xe4
 800f9ca:	485c      	ldr	r0, [pc, #368]	@ (800fb3c <__gethex+0x2b8>)
 800f9cc:	f7ff fec0 	bl	800f750 <__assert_func>
 800f9d0:	3101      	adds	r1, #1
 800f9d2:	105b      	asrs	r3, r3, #1
 800f9d4:	e7ef      	b.n	800f9b6 <__gethex+0x132>
 800f9d6:	f100 0a14 	add.w	sl, r0, #20
 800f9da:	2300      	movs	r3, #0
 800f9dc:	4655      	mov	r5, sl
 800f9de:	469b      	mov	fp, r3
 800f9e0:	45b1      	cmp	r9, r6
 800f9e2:	d337      	bcc.n	800fa54 <__gethex+0x1d0>
 800f9e4:	f845 bb04 	str.w	fp, [r5], #4
 800f9e8:	eba5 050a 	sub.w	r5, r5, sl
 800f9ec:	10ad      	asrs	r5, r5, #2
 800f9ee:	6125      	str	r5, [r4, #16]
 800f9f0:	4658      	mov	r0, fp
 800f9f2:	f7fe f8f7 	bl	800dbe4 <__hi0bits>
 800f9f6:	016d      	lsls	r5, r5, #5
 800f9f8:	f8d8 6000 	ldr.w	r6, [r8]
 800f9fc:	1a2d      	subs	r5, r5, r0
 800f9fe:	42b5      	cmp	r5, r6
 800fa00:	dd54      	ble.n	800faac <__gethex+0x228>
 800fa02:	1bad      	subs	r5, r5, r6
 800fa04:	4629      	mov	r1, r5
 800fa06:	4620      	mov	r0, r4
 800fa08:	f7fe fc8b 	bl	800e322 <__any_on>
 800fa0c:	4681      	mov	r9, r0
 800fa0e:	b178      	cbz	r0, 800fa30 <__gethex+0x1ac>
 800fa10:	1e6b      	subs	r3, r5, #1
 800fa12:	1159      	asrs	r1, r3, #5
 800fa14:	f003 021f 	and.w	r2, r3, #31
 800fa18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fa1c:	f04f 0901 	mov.w	r9, #1
 800fa20:	fa09 f202 	lsl.w	r2, r9, r2
 800fa24:	420a      	tst	r2, r1
 800fa26:	d003      	beq.n	800fa30 <__gethex+0x1ac>
 800fa28:	454b      	cmp	r3, r9
 800fa2a:	dc36      	bgt.n	800fa9a <__gethex+0x216>
 800fa2c:	f04f 0902 	mov.w	r9, #2
 800fa30:	4629      	mov	r1, r5
 800fa32:	4620      	mov	r0, r4
 800fa34:	f7ff febe 	bl	800f7b4 <rshift>
 800fa38:	442f      	add	r7, r5
 800fa3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fa3e:	42bb      	cmp	r3, r7
 800fa40:	da42      	bge.n	800fac8 <__gethex+0x244>
 800fa42:	9801      	ldr	r0, [sp, #4]
 800fa44:	4621      	mov	r1, r4
 800fa46:	f7fe f81b 	bl	800da80 <_Bfree>
 800fa4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	6013      	str	r3, [r2, #0]
 800fa50:	25a3      	movs	r5, #163	@ 0xa3
 800fa52:	e793      	b.n	800f97c <__gethex+0xf8>
 800fa54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fa58:	2a2e      	cmp	r2, #46	@ 0x2e
 800fa5a:	d012      	beq.n	800fa82 <__gethex+0x1fe>
 800fa5c:	2b20      	cmp	r3, #32
 800fa5e:	d104      	bne.n	800fa6a <__gethex+0x1e6>
 800fa60:	f845 bb04 	str.w	fp, [r5], #4
 800fa64:	f04f 0b00 	mov.w	fp, #0
 800fa68:	465b      	mov	r3, fp
 800fa6a:	7830      	ldrb	r0, [r6, #0]
 800fa6c:	9303      	str	r3, [sp, #12]
 800fa6e:	f7ff fef3 	bl	800f858 <__hexdig_fun>
 800fa72:	9b03      	ldr	r3, [sp, #12]
 800fa74:	f000 000f 	and.w	r0, r0, #15
 800fa78:	4098      	lsls	r0, r3
 800fa7a:	ea4b 0b00 	orr.w	fp, fp, r0
 800fa7e:	3304      	adds	r3, #4
 800fa80:	e7ae      	b.n	800f9e0 <__gethex+0x15c>
 800fa82:	45b1      	cmp	r9, r6
 800fa84:	d8ea      	bhi.n	800fa5c <__gethex+0x1d8>
 800fa86:	492b      	ldr	r1, [pc, #172]	@ (800fb34 <__gethex+0x2b0>)
 800fa88:	9303      	str	r3, [sp, #12]
 800fa8a:	2201      	movs	r2, #1
 800fa8c:	4630      	mov	r0, r6
 800fa8e:	f7ff fe35 	bl	800f6fc <strncmp>
 800fa92:	9b03      	ldr	r3, [sp, #12]
 800fa94:	2800      	cmp	r0, #0
 800fa96:	d1e1      	bne.n	800fa5c <__gethex+0x1d8>
 800fa98:	e7a2      	b.n	800f9e0 <__gethex+0x15c>
 800fa9a:	1ea9      	subs	r1, r5, #2
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	f7fe fc40 	bl	800e322 <__any_on>
 800faa2:	2800      	cmp	r0, #0
 800faa4:	d0c2      	beq.n	800fa2c <__gethex+0x1a8>
 800faa6:	f04f 0903 	mov.w	r9, #3
 800faaa:	e7c1      	b.n	800fa30 <__gethex+0x1ac>
 800faac:	da09      	bge.n	800fac2 <__gethex+0x23e>
 800faae:	1b75      	subs	r5, r6, r5
 800fab0:	4621      	mov	r1, r4
 800fab2:	9801      	ldr	r0, [sp, #4]
 800fab4:	462a      	mov	r2, r5
 800fab6:	f7fe f9fb 	bl	800deb0 <__lshift>
 800faba:	1b7f      	subs	r7, r7, r5
 800fabc:	4604      	mov	r4, r0
 800fabe:	f100 0a14 	add.w	sl, r0, #20
 800fac2:	f04f 0900 	mov.w	r9, #0
 800fac6:	e7b8      	b.n	800fa3a <__gethex+0x1b6>
 800fac8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800facc:	42bd      	cmp	r5, r7
 800face:	dd6f      	ble.n	800fbb0 <__gethex+0x32c>
 800fad0:	1bed      	subs	r5, r5, r7
 800fad2:	42ae      	cmp	r6, r5
 800fad4:	dc34      	bgt.n	800fb40 <__gethex+0x2bc>
 800fad6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fada:	2b02      	cmp	r3, #2
 800fadc:	d022      	beq.n	800fb24 <__gethex+0x2a0>
 800fade:	2b03      	cmp	r3, #3
 800fae0:	d024      	beq.n	800fb2c <__gethex+0x2a8>
 800fae2:	2b01      	cmp	r3, #1
 800fae4:	d115      	bne.n	800fb12 <__gethex+0x28e>
 800fae6:	42ae      	cmp	r6, r5
 800fae8:	d113      	bne.n	800fb12 <__gethex+0x28e>
 800faea:	2e01      	cmp	r6, #1
 800faec:	d10b      	bne.n	800fb06 <__gethex+0x282>
 800faee:	9a02      	ldr	r2, [sp, #8]
 800faf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800faf4:	6013      	str	r3, [r2, #0]
 800faf6:	2301      	movs	r3, #1
 800faf8:	6123      	str	r3, [r4, #16]
 800fafa:	f8ca 3000 	str.w	r3, [sl]
 800fafe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb00:	2562      	movs	r5, #98	@ 0x62
 800fb02:	601c      	str	r4, [r3, #0]
 800fb04:	e73a      	b.n	800f97c <__gethex+0xf8>
 800fb06:	1e71      	subs	r1, r6, #1
 800fb08:	4620      	mov	r0, r4
 800fb0a:	f7fe fc0a 	bl	800e322 <__any_on>
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	d1ed      	bne.n	800faee <__gethex+0x26a>
 800fb12:	9801      	ldr	r0, [sp, #4]
 800fb14:	4621      	mov	r1, r4
 800fb16:	f7fd ffb3 	bl	800da80 <_Bfree>
 800fb1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	6013      	str	r3, [r2, #0]
 800fb20:	2550      	movs	r5, #80	@ 0x50
 800fb22:	e72b      	b.n	800f97c <__gethex+0xf8>
 800fb24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d1f3      	bne.n	800fb12 <__gethex+0x28e>
 800fb2a:	e7e0      	b.n	800faee <__gethex+0x26a>
 800fb2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d1dd      	bne.n	800faee <__gethex+0x26a>
 800fb32:	e7ee      	b.n	800fb12 <__gethex+0x28e>
 800fb34:	080107f0 	.word	0x080107f0
 800fb38:	08010689 	.word	0x08010689
 800fb3c:	0801099e 	.word	0x0801099e
 800fb40:	1e6f      	subs	r7, r5, #1
 800fb42:	f1b9 0f00 	cmp.w	r9, #0
 800fb46:	d130      	bne.n	800fbaa <__gethex+0x326>
 800fb48:	b127      	cbz	r7, 800fb54 <__gethex+0x2d0>
 800fb4a:	4639      	mov	r1, r7
 800fb4c:	4620      	mov	r0, r4
 800fb4e:	f7fe fbe8 	bl	800e322 <__any_on>
 800fb52:	4681      	mov	r9, r0
 800fb54:	117a      	asrs	r2, r7, #5
 800fb56:	2301      	movs	r3, #1
 800fb58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fb5c:	f007 071f 	and.w	r7, r7, #31
 800fb60:	40bb      	lsls	r3, r7
 800fb62:	4213      	tst	r3, r2
 800fb64:	4629      	mov	r1, r5
 800fb66:	4620      	mov	r0, r4
 800fb68:	bf18      	it	ne
 800fb6a:	f049 0902 	orrne.w	r9, r9, #2
 800fb6e:	f7ff fe21 	bl	800f7b4 <rshift>
 800fb72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fb76:	1b76      	subs	r6, r6, r5
 800fb78:	2502      	movs	r5, #2
 800fb7a:	f1b9 0f00 	cmp.w	r9, #0
 800fb7e:	d047      	beq.n	800fc10 <__gethex+0x38c>
 800fb80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fb84:	2b02      	cmp	r3, #2
 800fb86:	d015      	beq.n	800fbb4 <__gethex+0x330>
 800fb88:	2b03      	cmp	r3, #3
 800fb8a:	d017      	beq.n	800fbbc <__gethex+0x338>
 800fb8c:	2b01      	cmp	r3, #1
 800fb8e:	d109      	bne.n	800fba4 <__gethex+0x320>
 800fb90:	f019 0f02 	tst.w	r9, #2
 800fb94:	d006      	beq.n	800fba4 <__gethex+0x320>
 800fb96:	f8da 3000 	ldr.w	r3, [sl]
 800fb9a:	ea49 0903 	orr.w	r9, r9, r3
 800fb9e:	f019 0f01 	tst.w	r9, #1
 800fba2:	d10e      	bne.n	800fbc2 <__gethex+0x33e>
 800fba4:	f045 0510 	orr.w	r5, r5, #16
 800fba8:	e032      	b.n	800fc10 <__gethex+0x38c>
 800fbaa:	f04f 0901 	mov.w	r9, #1
 800fbae:	e7d1      	b.n	800fb54 <__gethex+0x2d0>
 800fbb0:	2501      	movs	r5, #1
 800fbb2:	e7e2      	b.n	800fb7a <__gethex+0x2f6>
 800fbb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbb6:	f1c3 0301 	rsb	r3, r3, #1
 800fbba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fbbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d0f0      	beq.n	800fba4 <__gethex+0x320>
 800fbc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fbc6:	f104 0314 	add.w	r3, r4, #20
 800fbca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fbce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fbd2:	f04f 0c00 	mov.w	ip, #0
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbdc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fbe0:	d01b      	beq.n	800fc1a <__gethex+0x396>
 800fbe2:	3201      	adds	r2, #1
 800fbe4:	6002      	str	r2, [r0, #0]
 800fbe6:	2d02      	cmp	r5, #2
 800fbe8:	f104 0314 	add.w	r3, r4, #20
 800fbec:	d13c      	bne.n	800fc68 <__gethex+0x3e4>
 800fbee:	f8d8 2000 	ldr.w	r2, [r8]
 800fbf2:	3a01      	subs	r2, #1
 800fbf4:	42b2      	cmp	r2, r6
 800fbf6:	d109      	bne.n	800fc0c <__gethex+0x388>
 800fbf8:	1171      	asrs	r1, r6, #5
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fc00:	f006 061f 	and.w	r6, r6, #31
 800fc04:	fa02 f606 	lsl.w	r6, r2, r6
 800fc08:	421e      	tst	r6, r3
 800fc0a:	d13a      	bne.n	800fc82 <__gethex+0x3fe>
 800fc0c:	f045 0520 	orr.w	r5, r5, #32
 800fc10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc12:	601c      	str	r4, [r3, #0]
 800fc14:	9b02      	ldr	r3, [sp, #8]
 800fc16:	601f      	str	r7, [r3, #0]
 800fc18:	e6b0      	b.n	800f97c <__gethex+0xf8>
 800fc1a:	4299      	cmp	r1, r3
 800fc1c:	f843 cc04 	str.w	ip, [r3, #-4]
 800fc20:	d8d9      	bhi.n	800fbd6 <__gethex+0x352>
 800fc22:	68a3      	ldr	r3, [r4, #8]
 800fc24:	459b      	cmp	fp, r3
 800fc26:	db17      	blt.n	800fc58 <__gethex+0x3d4>
 800fc28:	6861      	ldr	r1, [r4, #4]
 800fc2a:	9801      	ldr	r0, [sp, #4]
 800fc2c:	3101      	adds	r1, #1
 800fc2e:	f7fd fee7 	bl	800da00 <_Balloc>
 800fc32:	4681      	mov	r9, r0
 800fc34:	b918      	cbnz	r0, 800fc3e <__gethex+0x3ba>
 800fc36:	4b1a      	ldr	r3, [pc, #104]	@ (800fca0 <__gethex+0x41c>)
 800fc38:	4602      	mov	r2, r0
 800fc3a:	2184      	movs	r1, #132	@ 0x84
 800fc3c:	e6c5      	b.n	800f9ca <__gethex+0x146>
 800fc3e:	6922      	ldr	r2, [r4, #16]
 800fc40:	3202      	adds	r2, #2
 800fc42:	f104 010c 	add.w	r1, r4, #12
 800fc46:	0092      	lsls	r2, r2, #2
 800fc48:	300c      	adds	r0, #12
 800fc4a:	f7fc ff76 	bl	800cb3a <memcpy>
 800fc4e:	4621      	mov	r1, r4
 800fc50:	9801      	ldr	r0, [sp, #4]
 800fc52:	f7fd ff15 	bl	800da80 <_Bfree>
 800fc56:	464c      	mov	r4, r9
 800fc58:	6923      	ldr	r3, [r4, #16]
 800fc5a:	1c5a      	adds	r2, r3, #1
 800fc5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fc60:	6122      	str	r2, [r4, #16]
 800fc62:	2201      	movs	r2, #1
 800fc64:	615a      	str	r2, [r3, #20]
 800fc66:	e7be      	b.n	800fbe6 <__gethex+0x362>
 800fc68:	6922      	ldr	r2, [r4, #16]
 800fc6a:	455a      	cmp	r2, fp
 800fc6c:	dd0b      	ble.n	800fc86 <__gethex+0x402>
 800fc6e:	2101      	movs	r1, #1
 800fc70:	4620      	mov	r0, r4
 800fc72:	f7ff fd9f 	bl	800f7b4 <rshift>
 800fc76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc7a:	3701      	adds	r7, #1
 800fc7c:	42bb      	cmp	r3, r7
 800fc7e:	f6ff aee0 	blt.w	800fa42 <__gethex+0x1be>
 800fc82:	2501      	movs	r5, #1
 800fc84:	e7c2      	b.n	800fc0c <__gethex+0x388>
 800fc86:	f016 061f 	ands.w	r6, r6, #31
 800fc8a:	d0fa      	beq.n	800fc82 <__gethex+0x3fe>
 800fc8c:	4453      	add	r3, sl
 800fc8e:	f1c6 0620 	rsb	r6, r6, #32
 800fc92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fc96:	f7fd ffa5 	bl	800dbe4 <__hi0bits>
 800fc9a:	42b0      	cmp	r0, r6
 800fc9c:	dbe7      	blt.n	800fc6e <__gethex+0x3ea>
 800fc9e:	e7f0      	b.n	800fc82 <__gethex+0x3fe>
 800fca0:	08010689 	.word	0x08010689

0800fca4 <L_shift>:
 800fca4:	f1c2 0208 	rsb	r2, r2, #8
 800fca8:	0092      	lsls	r2, r2, #2
 800fcaa:	b570      	push	{r4, r5, r6, lr}
 800fcac:	f1c2 0620 	rsb	r6, r2, #32
 800fcb0:	6843      	ldr	r3, [r0, #4]
 800fcb2:	6804      	ldr	r4, [r0, #0]
 800fcb4:	fa03 f506 	lsl.w	r5, r3, r6
 800fcb8:	432c      	orrs	r4, r5
 800fcba:	40d3      	lsrs	r3, r2
 800fcbc:	6004      	str	r4, [r0, #0]
 800fcbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800fcc2:	4288      	cmp	r0, r1
 800fcc4:	d3f4      	bcc.n	800fcb0 <L_shift+0xc>
 800fcc6:	bd70      	pop	{r4, r5, r6, pc}

0800fcc8 <__match>:
 800fcc8:	b530      	push	{r4, r5, lr}
 800fcca:	6803      	ldr	r3, [r0, #0]
 800fccc:	3301      	adds	r3, #1
 800fcce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fcd2:	b914      	cbnz	r4, 800fcda <__match+0x12>
 800fcd4:	6003      	str	r3, [r0, #0]
 800fcd6:	2001      	movs	r0, #1
 800fcd8:	bd30      	pop	{r4, r5, pc}
 800fcda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fce2:	2d19      	cmp	r5, #25
 800fce4:	bf98      	it	ls
 800fce6:	3220      	addls	r2, #32
 800fce8:	42a2      	cmp	r2, r4
 800fcea:	d0f0      	beq.n	800fcce <__match+0x6>
 800fcec:	2000      	movs	r0, #0
 800fcee:	e7f3      	b.n	800fcd8 <__match+0x10>

0800fcf0 <__hexnan>:
 800fcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcf4:	680b      	ldr	r3, [r1, #0]
 800fcf6:	6801      	ldr	r1, [r0, #0]
 800fcf8:	115e      	asrs	r6, r3, #5
 800fcfa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fcfe:	f013 031f 	ands.w	r3, r3, #31
 800fd02:	b087      	sub	sp, #28
 800fd04:	bf18      	it	ne
 800fd06:	3604      	addne	r6, #4
 800fd08:	2500      	movs	r5, #0
 800fd0a:	1f37      	subs	r7, r6, #4
 800fd0c:	4682      	mov	sl, r0
 800fd0e:	4690      	mov	r8, r2
 800fd10:	9301      	str	r3, [sp, #4]
 800fd12:	f846 5c04 	str.w	r5, [r6, #-4]
 800fd16:	46b9      	mov	r9, r7
 800fd18:	463c      	mov	r4, r7
 800fd1a:	9502      	str	r5, [sp, #8]
 800fd1c:	46ab      	mov	fp, r5
 800fd1e:	784a      	ldrb	r2, [r1, #1]
 800fd20:	1c4b      	adds	r3, r1, #1
 800fd22:	9303      	str	r3, [sp, #12]
 800fd24:	b342      	cbz	r2, 800fd78 <__hexnan+0x88>
 800fd26:	4610      	mov	r0, r2
 800fd28:	9105      	str	r1, [sp, #20]
 800fd2a:	9204      	str	r2, [sp, #16]
 800fd2c:	f7ff fd94 	bl	800f858 <__hexdig_fun>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	d151      	bne.n	800fdd8 <__hexnan+0xe8>
 800fd34:	9a04      	ldr	r2, [sp, #16]
 800fd36:	9905      	ldr	r1, [sp, #20]
 800fd38:	2a20      	cmp	r2, #32
 800fd3a:	d818      	bhi.n	800fd6e <__hexnan+0x7e>
 800fd3c:	9b02      	ldr	r3, [sp, #8]
 800fd3e:	459b      	cmp	fp, r3
 800fd40:	dd13      	ble.n	800fd6a <__hexnan+0x7a>
 800fd42:	454c      	cmp	r4, r9
 800fd44:	d206      	bcs.n	800fd54 <__hexnan+0x64>
 800fd46:	2d07      	cmp	r5, #7
 800fd48:	dc04      	bgt.n	800fd54 <__hexnan+0x64>
 800fd4a:	462a      	mov	r2, r5
 800fd4c:	4649      	mov	r1, r9
 800fd4e:	4620      	mov	r0, r4
 800fd50:	f7ff ffa8 	bl	800fca4 <L_shift>
 800fd54:	4544      	cmp	r4, r8
 800fd56:	d952      	bls.n	800fdfe <__hexnan+0x10e>
 800fd58:	2300      	movs	r3, #0
 800fd5a:	f1a4 0904 	sub.w	r9, r4, #4
 800fd5e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fd62:	f8cd b008 	str.w	fp, [sp, #8]
 800fd66:	464c      	mov	r4, r9
 800fd68:	461d      	mov	r5, r3
 800fd6a:	9903      	ldr	r1, [sp, #12]
 800fd6c:	e7d7      	b.n	800fd1e <__hexnan+0x2e>
 800fd6e:	2a29      	cmp	r2, #41	@ 0x29
 800fd70:	d157      	bne.n	800fe22 <__hexnan+0x132>
 800fd72:	3102      	adds	r1, #2
 800fd74:	f8ca 1000 	str.w	r1, [sl]
 800fd78:	f1bb 0f00 	cmp.w	fp, #0
 800fd7c:	d051      	beq.n	800fe22 <__hexnan+0x132>
 800fd7e:	454c      	cmp	r4, r9
 800fd80:	d206      	bcs.n	800fd90 <__hexnan+0xa0>
 800fd82:	2d07      	cmp	r5, #7
 800fd84:	dc04      	bgt.n	800fd90 <__hexnan+0xa0>
 800fd86:	462a      	mov	r2, r5
 800fd88:	4649      	mov	r1, r9
 800fd8a:	4620      	mov	r0, r4
 800fd8c:	f7ff ff8a 	bl	800fca4 <L_shift>
 800fd90:	4544      	cmp	r4, r8
 800fd92:	d936      	bls.n	800fe02 <__hexnan+0x112>
 800fd94:	f1a8 0204 	sub.w	r2, r8, #4
 800fd98:	4623      	mov	r3, r4
 800fd9a:	f853 1b04 	ldr.w	r1, [r3], #4
 800fd9e:	f842 1f04 	str.w	r1, [r2, #4]!
 800fda2:	429f      	cmp	r7, r3
 800fda4:	d2f9      	bcs.n	800fd9a <__hexnan+0xaa>
 800fda6:	1b3b      	subs	r3, r7, r4
 800fda8:	f023 0303 	bic.w	r3, r3, #3
 800fdac:	3304      	adds	r3, #4
 800fdae:	3401      	adds	r4, #1
 800fdb0:	3e03      	subs	r6, #3
 800fdb2:	42b4      	cmp	r4, r6
 800fdb4:	bf88      	it	hi
 800fdb6:	2304      	movhi	r3, #4
 800fdb8:	4443      	add	r3, r8
 800fdba:	2200      	movs	r2, #0
 800fdbc:	f843 2b04 	str.w	r2, [r3], #4
 800fdc0:	429f      	cmp	r7, r3
 800fdc2:	d2fb      	bcs.n	800fdbc <__hexnan+0xcc>
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	b91b      	cbnz	r3, 800fdd0 <__hexnan+0xe0>
 800fdc8:	4547      	cmp	r7, r8
 800fdca:	d128      	bne.n	800fe1e <__hexnan+0x12e>
 800fdcc:	2301      	movs	r3, #1
 800fdce:	603b      	str	r3, [r7, #0]
 800fdd0:	2005      	movs	r0, #5
 800fdd2:	b007      	add	sp, #28
 800fdd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdd8:	3501      	adds	r5, #1
 800fdda:	2d08      	cmp	r5, #8
 800fddc:	f10b 0b01 	add.w	fp, fp, #1
 800fde0:	dd06      	ble.n	800fdf0 <__hexnan+0x100>
 800fde2:	4544      	cmp	r4, r8
 800fde4:	d9c1      	bls.n	800fd6a <__hexnan+0x7a>
 800fde6:	2300      	movs	r3, #0
 800fde8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fdec:	2501      	movs	r5, #1
 800fdee:	3c04      	subs	r4, #4
 800fdf0:	6822      	ldr	r2, [r4, #0]
 800fdf2:	f000 000f 	and.w	r0, r0, #15
 800fdf6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fdfa:	6020      	str	r0, [r4, #0]
 800fdfc:	e7b5      	b.n	800fd6a <__hexnan+0x7a>
 800fdfe:	2508      	movs	r5, #8
 800fe00:	e7b3      	b.n	800fd6a <__hexnan+0x7a>
 800fe02:	9b01      	ldr	r3, [sp, #4]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d0dd      	beq.n	800fdc4 <__hexnan+0xd4>
 800fe08:	f1c3 0320 	rsb	r3, r3, #32
 800fe0c:	f04f 32ff 	mov.w	r2, #4294967295
 800fe10:	40da      	lsrs	r2, r3
 800fe12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fe16:	4013      	ands	r3, r2
 800fe18:	f846 3c04 	str.w	r3, [r6, #-4]
 800fe1c:	e7d2      	b.n	800fdc4 <__hexnan+0xd4>
 800fe1e:	3f04      	subs	r7, #4
 800fe20:	e7d0      	b.n	800fdc4 <__hexnan+0xd4>
 800fe22:	2004      	movs	r0, #4
 800fe24:	e7d5      	b.n	800fdd2 <__hexnan+0xe2>

0800fe26 <__ascii_mbtowc>:
 800fe26:	b082      	sub	sp, #8
 800fe28:	b901      	cbnz	r1, 800fe2c <__ascii_mbtowc+0x6>
 800fe2a:	a901      	add	r1, sp, #4
 800fe2c:	b142      	cbz	r2, 800fe40 <__ascii_mbtowc+0x1a>
 800fe2e:	b14b      	cbz	r3, 800fe44 <__ascii_mbtowc+0x1e>
 800fe30:	7813      	ldrb	r3, [r2, #0]
 800fe32:	600b      	str	r3, [r1, #0]
 800fe34:	7812      	ldrb	r2, [r2, #0]
 800fe36:	1e10      	subs	r0, r2, #0
 800fe38:	bf18      	it	ne
 800fe3a:	2001      	movne	r0, #1
 800fe3c:	b002      	add	sp, #8
 800fe3e:	4770      	bx	lr
 800fe40:	4610      	mov	r0, r2
 800fe42:	e7fb      	b.n	800fe3c <__ascii_mbtowc+0x16>
 800fe44:	f06f 0001 	mvn.w	r0, #1
 800fe48:	e7f8      	b.n	800fe3c <__ascii_mbtowc+0x16>

0800fe4a <_realloc_r>:
 800fe4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe4e:	4680      	mov	r8, r0
 800fe50:	4615      	mov	r5, r2
 800fe52:	460c      	mov	r4, r1
 800fe54:	b921      	cbnz	r1, 800fe60 <_realloc_r+0x16>
 800fe56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe5a:	4611      	mov	r1, r2
 800fe5c:	f7fd bd44 	b.w	800d8e8 <_malloc_r>
 800fe60:	b92a      	cbnz	r2, 800fe6e <_realloc_r+0x24>
 800fe62:	f7fd fccd 	bl	800d800 <_free_r>
 800fe66:	2400      	movs	r4, #0
 800fe68:	4620      	mov	r0, r4
 800fe6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe6e:	f000 f8c4 	bl	800fffa <_malloc_usable_size_r>
 800fe72:	4285      	cmp	r5, r0
 800fe74:	4606      	mov	r6, r0
 800fe76:	d802      	bhi.n	800fe7e <_realloc_r+0x34>
 800fe78:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fe7c:	d8f4      	bhi.n	800fe68 <_realloc_r+0x1e>
 800fe7e:	4629      	mov	r1, r5
 800fe80:	4640      	mov	r0, r8
 800fe82:	f7fd fd31 	bl	800d8e8 <_malloc_r>
 800fe86:	4607      	mov	r7, r0
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	d0ec      	beq.n	800fe66 <_realloc_r+0x1c>
 800fe8c:	42b5      	cmp	r5, r6
 800fe8e:	462a      	mov	r2, r5
 800fe90:	4621      	mov	r1, r4
 800fe92:	bf28      	it	cs
 800fe94:	4632      	movcs	r2, r6
 800fe96:	f7fc fe50 	bl	800cb3a <memcpy>
 800fe9a:	4621      	mov	r1, r4
 800fe9c:	4640      	mov	r0, r8
 800fe9e:	f7fd fcaf 	bl	800d800 <_free_r>
 800fea2:	463c      	mov	r4, r7
 800fea4:	e7e0      	b.n	800fe68 <_realloc_r+0x1e>

0800fea6 <__ascii_wctomb>:
 800fea6:	4603      	mov	r3, r0
 800fea8:	4608      	mov	r0, r1
 800feaa:	b141      	cbz	r1, 800febe <__ascii_wctomb+0x18>
 800feac:	2aff      	cmp	r2, #255	@ 0xff
 800feae:	d904      	bls.n	800feba <__ascii_wctomb+0x14>
 800feb0:	228a      	movs	r2, #138	@ 0x8a
 800feb2:	601a      	str	r2, [r3, #0]
 800feb4:	f04f 30ff 	mov.w	r0, #4294967295
 800feb8:	4770      	bx	lr
 800feba:	700a      	strb	r2, [r1, #0]
 800febc:	2001      	movs	r0, #1
 800febe:	4770      	bx	lr

0800fec0 <fiprintf>:
 800fec0:	b40e      	push	{r1, r2, r3}
 800fec2:	b503      	push	{r0, r1, lr}
 800fec4:	4601      	mov	r1, r0
 800fec6:	ab03      	add	r3, sp, #12
 800fec8:	4805      	ldr	r0, [pc, #20]	@ (800fee0 <fiprintf+0x20>)
 800feca:	f853 2b04 	ldr.w	r2, [r3], #4
 800fece:	6800      	ldr	r0, [r0, #0]
 800fed0:	9301      	str	r3, [sp, #4]
 800fed2:	f7ff fa4d 	bl	800f370 <_vfiprintf_r>
 800fed6:	b002      	add	sp, #8
 800fed8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fedc:	b003      	add	sp, #12
 800fede:	4770      	bx	lr
 800fee0:	200002e4 	.word	0x200002e4

0800fee4 <__swhatbuf_r>:
 800fee4:	b570      	push	{r4, r5, r6, lr}
 800fee6:	460c      	mov	r4, r1
 800fee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feec:	2900      	cmp	r1, #0
 800feee:	b096      	sub	sp, #88	@ 0x58
 800fef0:	4615      	mov	r5, r2
 800fef2:	461e      	mov	r6, r3
 800fef4:	da0d      	bge.n	800ff12 <__swhatbuf_r+0x2e>
 800fef6:	89a3      	ldrh	r3, [r4, #12]
 800fef8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fefc:	f04f 0100 	mov.w	r1, #0
 800ff00:	bf14      	ite	ne
 800ff02:	2340      	movne	r3, #64	@ 0x40
 800ff04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ff08:	2000      	movs	r0, #0
 800ff0a:	6031      	str	r1, [r6, #0]
 800ff0c:	602b      	str	r3, [r5, #0]
 800ff0e:	b016      	add	sp, #88	@ 0x58
 800ff10:	bd70      	pop	{r4, r5, r6, pc}
 800ff12:	466a      	mov	r2, sp
 800ff14:	f000 f848 	bl	800ffa8 <_fstat_r>
 800ff18:	2800      	cmp	r0, #0
 800ff1a:	dbec      	blt.n	800fef6 <__swhatbuf_r+0x12>
 800ff1c:	9901      	ldr	r1, [sp, #4]
 800ff1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ff22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ff26:	4259      	negs	r1, r3
 800ff28:	4159      	adcs	r1, r3
 800ff2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ff2e:	e7eb      	b.n	800ff08 <__swhatbuf_r+0x24>

0800ff30 <__smakebuf_r>:
 800ff30:	898b      	ldrh	r3, [r1, #12]
 800ff32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff34:	079d      	lsls	r5, r3, #30
 800ff36:	4606      	mov	r6, r0
 800ff38:	460c      	mov	r4, r1
 800ff3a:	d507      	bpl.n	800ff4c <__smakebuf_r+0x1c>
 800ff3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ff40:	6023      	str	r3, [r4, #0]
 800ff42:	6123      	str	r3, [r4, #16]
 800ff44:	2301      	movs	r3, #1
 800ff46:	6163      	str	r3, [r4, #20]
 800ff48:	b003      	add	sp, #12
 800ff4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff4c:	ab01      	add	r3, sp, #4
 800ff4e:	466a      	mov	r2, sp
 800ff50:	f7ff ffc8 	bl	800fee4 <__swhatbuf_r>
 800ff54:	9f00      	ldr	r7, [sp, #0]
 800ff56:	4605      	mov	r5, r0
 800ff58:	4639      	mov	r1, r7
 800ff5a:	4630      	mov	r0, r6
 800ff5c:	f7fd fcc4 	bl	800d8e8 <_malloc_r>
 800ff60:	b948      	cbnz	r0, 800ff76 <__smakebuf_r+0x46>
 800ff62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff66:	059a      	lsls	r2, r3, #22
 800ff68:	d4ee      	bmi.n	800ff48 <__smakebuf_r+0x18>
 800ff6a:	f023 0303 	bic.w	r3, r3, #3
 800ff6e:	f043 0302 	orr.w	r3, r3, #2
 800ff72:	81a3      	strh	r3, [r4, #12]
 800ff74:	e7e2      	b.n	800ff3c <__smakebuf_r+0xc>
 800ff76:	89a3      	ldrh	r3, [r4, #12]
 800ff78:	6020      	str	r0, [r4, #0]
 800ff7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff7e:	81a3      	strh	r3, [r4, #12]
 800ff80:	9b01      	ldr	r3, [sp, #4]
 800ff82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ff86:	b15b      	cbz	r3, 800ffa0 <__smakebuf_r+0x70>
 800ff88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff8c:	4630      	mov	r0, r6
 800ff8e:	f000 f81d 	bl	800ffcc <_isatty_r>
 800ff92:	b128      	cbz	r0, 800ffa0 <__smakebuf_r+0x70>
 800ff94:	89a3      	ldrh	r3, [r4, #12]
 800ff96:	f023 0303 	bic.w	r3, r3, #3
 800ff9a:	f043 0301 	orr.w	r3, r3, #1
 800ff9e:	81a3      	strh	r3, [r4, #12]
 800ffa0:	89a3      	ldrh	r3, [r4, #12]
 800ffa2:	431d      	orrs	r5, r3
 800ffa4:	81a5      	strh	r5, [r4, #12]
 800ffa6:	e7cf      	b.n	800ff48 <__smakebuf_r+0x18>

0800ffa8 <_fstat_r>:
 800ffa8:	b538      	push	{r3, r4, r5, lr}
 800ffaa:	4d07      	ldr	r5, [pc, #28]	@ (800ffc8 <_fstat_r+0x20>)
 800ffac:	2300      	movs	r3, #0
 800ffae:	4604      	mov	r4, r0
 800ffb0:	4608      	mov	r0, r1
 800ffb2:	4611      	mov	r1, r2
 800ffb4:	602b      	str	r3, [r5, #0]
 800ffb6:	f7f2 fc7b 	bl	80028b0 <_fstat>
 800ffba:	1c43      	adds	r3, r0, #1
 800ffbc:	d102      	bne.n	800ffc4 <_fstat_r+0x1c>
 800ffbe:	682b      	ldr	r3, [r5, #0]
 800ffc0:	b103      	cbz	r3, 800ffc4 <_fstat_r+0x1c>
 800ffc2:	6023      	str	r3, [r4, #0]
 800ffc4:	bd38      	pop	{r3, r4, r5, pc}
 800ffc6:	bf00      	nop
 800ffc8:	20001308 	.word	0x20001308

0800ffcc <_isatty_r>:
 800ffcc:	b538      	push	{r3, r4, r5, lr}
 800ffce:	4d06      	ldr	r5, [pc, #24]	@ (800ffe8 <_isatty_r+0x1c>)
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	4604      	mov	r4, r0
 800ffd4:	4608      	mov	r0, r1
 800ffd6:	602b      	str	r3, [r5, #0]
 800ffd8:	f7f2 fc7a 	bl	80028d0 <_isatty>
 800ffdc:	1c43      	adds	r3, r0, #1
 800ffde:	d102      	bne.n	800ffe6 <_isatty_r+0x1a>
 800ffe0:	682b      	ldr	r3, [r5, #0]
 800ffe2:	b103      	cbz	r3, 800ffe6 <_isatty_r+0x1a>
 800ffe4:	6023      	str	r3, [r4, #0]
 800ffe6:	bd38      	pop	{r3, r4, r5, pc}
 800ffe8:	20001308 	.word	0x20001308

0800ffec <abort>:
 800ffec:	b508      	push	{r3, lr}
 800ffee:	2006      	movs	r0, #6
 800fff0:	f000 f834 	bl	801005c <raise>
 800fff4:	2001      	movs	r0, #1
 800fff6:	f7f2 fc0b 	bl	8002810 <_exit>

0800fffa <_malloc_usable_size_r>:
 800fffa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fffe:	1f18      	subs	r0, r3, #4
 8010000:	2b00      	cmp	r3, #0
 8010002:	bfbc      	itt	lt
 8010004:	580b      	ldrlt	r3, [r1, r0]
 8010006:	18c0      	addlt	r0, r0, r3
 8010008:	4770      	bx	lr

0801000a <_raise_r>:
 801000a:	291f      	cmp	r1, #31
 801000c:	b538      	push	{r3, r4, r5, lr}
 801000e:	4605      	mov	r5, r0
 8010010:	460c      	mov	r4, r1
 8010012:	d904      	bls.n	801001e <_raise_r+0x14>
 8010014:	2316      	movs	r3, #22
 8010016:	6003      	str	r3, [r0, #0]
 8010018:	f04f 30ff 	mov.w	r0, #4294967295
 801001c:	bd38      	pop	{r3, r4, r5, pc}
 801001e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010020:	b112      	cbz	r2, 8010028 <_raise_r+0x1e>
 8010022:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010026:	b94b      	cbnz	r3, 801003c <_raise_r+0x32>
 8010028:	4628      	mov	r0, r5
 801002a:	f000 f831 	bl	8010090 <_getpid_r>
 801002e:	4622      	mov	r2, r4
 8010030:	4601      	mov	r1, r0
 8010032:	4628      	mov	r0, r5
 8010034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010038:	f000 b818 	b.w	801006c <_kill_r>
 801003c:	2b01      	cmp	r3, #1
 801003e:	d00a      	beq.n	8010056 <_raise_r+0x4c>
 8010040:	1c59      	adds	r1, r3, #1
 8010042:	d103      	bne.n	801004c <_raise_r+0x42>
 8010044:	2316      	movs	r3, #22
 8010046:	6003      	str	r3, [r0, #0]
 8010048:	2001      	movs	r0, #1
 801004a:	e7e7      	b.n	801001c <_raise_r+0x12>
 801004c:	2100      	movs	r1, #0
 801004e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010052:	4620      	mov	r0, r4
 8010054:	4798      	blx	r3
 8010056:	2000      	movs	r0, #0
 8010058:	e7e0      	b.n	801001c <_raise_r+0x12>
	...

0801005c <raise>:
 801005c:	4b02      	ldr	r3, [pc, #8]	@ (8010068 <raise+0xc>)
 801005e:	4601      	mov	r1, r0
 8010060:	6818      	ldr	r0, [r3, #0]
 8010062:	f7ff bfd2 	b.w	801000a <_raise_r>
 8010066:	bf00      	nop
 8010068:	200002e4 	.word	0x200002e4

0801006c <_kill_r>:
 801006c:	b538      	push	{r3, r4, r5, lr}
 801006e:	4d07      	ldr	r5, [pc, #28]	@ (801008c <_kill_r+0x20>)
 8010070:	2300      	movs	r3, #0
 8010072:	4604      	mov	r4, r0
 8010074:	4608      	mov	r0, r1
 8010076:	4611      	mov	r1, r2
 8010078:	602b      	str	r3, [r5, #0]
 801007a:	f7f2 fbb9 	bl	80027f0 <_kill>
 801007e:	1c43      	adds	r3, r0, #1
 8010080:	d102      	bne.n	8010088 <_kill_r+0x1c>
 8010082:	682b      	ldr	r3, [r5, #0]
 8010084:	b103      	cbz	r3, 8010088 <_kill_r+0x1c>
 8010086:	6023      	str	r3, [r4, #0]
 8010088:	bd38      	pop	{r3, r4, r5, pc}
 801008a:	bf00      	nop
 801008c:	20001308 	.word	0x20001308

08010090 <_getpid_r>:
 8010090:	f7f2 bba6 	b.w	80027e0 <_getpid>

08010094 <sqrtf>:
 8010094:	b508      	push	{r3, lr}
 8010096:	ed2d 8b02 	vpush	{d8}
 801009a:	eeb0 8a40 	vmov.f32	s16, s0
 801009e:	f000 f817 	bl	80100d0 <__ieee754_sqrtf>
 80100a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80100a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100aa:	d60c      	bvs.n	80100c6 <sqrtf+0x32>
 80100ac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80100cc <sqrtf+0x38>
 80100b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80100b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100b8:	d505      	bpl.n	80100c6 <sqrtf+0x32>
 80100ba:	f7fc fd09 	bl	800cad0 <__errno>
 80100be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80100c2:	2321      	movs	r3, #33	@ 0x21
 80100c4:	6003      	str	r3, [r0, #0]
 80100c6:	ecbd 8b02 	vpop	{d8}
 80100ca:	bd08      	pop	{r3, pc}
 80100cc:	00000000 	.word	0x00000000

080100d0 <__ieee754_sqrtf>:
 80100d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80100d4:	4770      	bx	lr
	...

080100d8 <_init>:
 80100d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100da:	bf00      	nop
 80100dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100de:	bc08      	pop	{r3}
 80100e0:	469e      	mov	lr, r3
 80100e2:	4770      	bx	lr

080100e4 <_fini>:
 80100e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100e6:	bf00      	nop
 80100e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100ea:	bc08      	pop	{r3}
 80100ec:	469e      	mov	lr, r3
 80100ee:	4770      	bx	lr
