
---------- Begin Simulation Statistics ----------
final_tick                                67797035500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186630                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652524                       # Number of bytes of host memory used
host_op_rate                                   204231                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   535.82                       # Real time elapsed on the host
host_tick_rate                              126529387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067797                       # Number of seconds simulated
sim_ticks                                 67797035500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.355941                       # CPI: cycles per instruction
system.cpu.discardedOps                        376886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        17332669                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.737495                       # IPC: instructions per cycle
system.cpu.numCycles                        135594071                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954991     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534331     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       118261402                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2133                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1147722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2296296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            619                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20271852                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16209149                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53359                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737121                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735733                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984114                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300031                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133990                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1050                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566385                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122987                       # number of overall misses
system.cpu.dcache.overall_misses::total        122987                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5817183000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5817183000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5817183000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5817183000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686011                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47343.824011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47343.824011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47299.169831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47299.169831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72140                       # number of writebacks
system.cpu.dcache.writebacks::total             72140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90377                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4439047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4439047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4441621500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4441621500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49177.397913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49177.397913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49145.485024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49145.485024                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1312766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1312766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25120.390746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25120.390746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9493                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9493                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1115656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1115656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26087.452649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26087.452649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4504416500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4504416500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63791.090749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63791.090749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3323391000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3323391000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69966.126316                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69966.126316                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2574500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2574500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23193.693694                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23193.693694                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       898000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       898000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000359                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000359                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 28062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       866000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       866000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000359                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 27062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.014136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35834951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.364864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.014136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35957970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35957970                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48976816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17062260                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9719754                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26846922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26846922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26846922                       # number of overall hits
system.cpu.icache.overall_hits::total        26846922                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1058169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1058169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1058169                       # number of overall misses
system.cpu.icache.overall_misses::total       1058169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13792997500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13792997500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13792997500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13792997500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27905091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27905091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27905091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27905091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037920                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037920                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13034.777526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13034.777526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13034.777526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13034.777526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1057821                       # number of writebacks
system.cpu.icache.writebacks::total           1057821                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1058169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1058169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1058169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1058169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12734828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12734828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12734828500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12734828500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037920                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12034.777526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12034.777526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12034.777526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12034.777526                       # average overall mshr miss latency
system.cpu.icache.replacements                1057821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26846922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26846922                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1058169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1058169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13792997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13792997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27905091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27905091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13034.777526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13034.777526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1058169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1058169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12734828500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12734828500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12034.777526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12034.777526                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           347.869165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27905091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1058169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.371110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   347.869165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28963260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28963260                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  67797035500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1057627                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44331                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1101958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1057627                       # number of overall hits
system.l2.overall_hits::.cpu.data               44331                       # number of overall hits
system.l2.overall_hits::total                 1101958                       # number of overall hits
system.l2.demand_misses::.cpu.inst                542                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46078                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46620                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               542                       # number of overall misses
system.l2.overall_misses::.cpu.data             46078                       # number of overall misses
system.l2.overall_misses::total                 46620                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3803267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3845233000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3803267000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3845233000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1058169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1148578                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1058169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1148578                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.509662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.509662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77428.044280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82539.758670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82480.330330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77428.044280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82539.758670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82480.330330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37696                       # number of writebacks
system.l2.writebacks::total                     37696                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46614                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3342211500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3378703000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3342211500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3378703000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.509606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040584                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.509606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040584                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67451.940850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72541.651293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72482.580341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67451.940850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72541.651293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72482.580341                       # average overall mshr miss latency
system.l2.replacements                          38616                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1057765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1057765                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1057765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1057765                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3144438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3144438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81021.334708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81021.334708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2756338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2756338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71021.334708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71021.334708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1057627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1057627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1058169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1058169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77428.044280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77428.044280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67451.940850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67451.940850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    658829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    658829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.169382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90647.908641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90647.908641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585873500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585873500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.169265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80665.496351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80665.496351                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7996.887861                       # Cycle average of tags in use
system.l2.tags.total_refs                     2294077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.010361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.610208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.717390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7924.560263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3744                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4635134                       # Number of tag accesses
system.l2.tags.data_accesses                  4635134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002613184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              147672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35616                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37696                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46614                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37696                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.072004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.173088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.655673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2108     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.848887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.832910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              250     11.84%     11.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.43%     12.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1662     78.73%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      9.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2111                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2983296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2412544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   67794306000                       # Total gap between requests
system.mem_ctrls.avgGap                     804107.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2947520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2411456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 510700.796054718317                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43475647.250092513859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35568752.854982867837                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          541                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46073                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37696                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14332500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1449320000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1535270689750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26492.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31457.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  40727681.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2948672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2983296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2412544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2412544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46073                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46614                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37696                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37696                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       510701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43492639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44003340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       510701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       510701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     35584801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        35584801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     35584801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       510701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43492639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        79588141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46596                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37679                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2331                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               589977500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1463652500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12661.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31411.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27202                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27284                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.060123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.756077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.591438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14587     48.97%     48.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9902     33.24%     82.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1632      5.48%     87.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          894      3.00%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          880      2.95%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          446      1.50%     95.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          535      1.80%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          332      1.11%     98.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          581      1.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2982144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2411456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.986348                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               35.568753                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       109313400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        58101450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      166926060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98720640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5351670480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17119407930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11617718400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34521858360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   509.194216                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30039053750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2263820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35494161750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       103380060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        54947805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165769380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97963740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5351670480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17205149610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11545514880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34524395955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   509.231646                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29849294500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2263820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35683921000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37696                       # Transaction distribution
system.membus.trans_dist::CleanEvict              381                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5395840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5395840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46614                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           245993000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          249861750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1101078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1057821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1058169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3174159                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270715                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3444874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    135423360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10403136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              145826496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38616                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2412544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1187194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1184438     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2741      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1187194                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67797035500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2278109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1587253999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135627971                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
