_svd: ../svd/stm32f0x0.svd

ADC:
  _include:
    - patches/adc/f0_cfgr2_ckmode.yaml
    - patches/adc/f0_fixes.yaml
    - fields/adc/adc_aditf4_v1_1.yaml
    - collect/adc/f0_l0.yaml
  CCR:
    _delete:
      - VBATEN
  CFGR1:
    EXTSEL:
      TIM1_TRGO: [0, Timer 1 TRGO Event]
      TIM1_CC4: [1, Timer 1 CC4 event]
      TIM3_TRGO: [3, Timer 3 TRGO event]
      TIM15_TRGO: [4, Timer 15 TRGO event]

CRC:
  _include:
    - patches/crc/f0_init_addr_fix.yaml
    - fields/crc/crc_advanced.yaml
    - fields/crc/crc_idr_8bit.yaml

DBGMCU: {}

DMA1:
  _include:
    - fields/dma/v1.yaml
    - collect/dma/v1.yaml

EXTI:
  _include:
    - fields/exti/common.yaml

Flash:
  OBR:
    _modify:
      RAM_PARITY_CHECK_:
        name: RAM_PARITY_CHECK
  _include:
    - fields/flash/flash_f0.yaml

GPIO?:
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[F]:
  _include: collect/gpio/v2_derive.yaml

I2C1:
  _include:
    - patches/i2c/merge_CR2_SADDx_fields.yaml
    - patches/i2c/merge_OAR1_OA1x_fields.yaml
    - fields/i2c/v2.yaml

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg_with_WINR.yaml

PWR:
  _include:
    - fields/pwr/pwr_v1.yaml

RCC:
  AHBENR:
    _add:
      IOPDEN:
        description: I/O port D clock enable
        bitOffset: 20
        bitWidth: 1
  CFGR:
    _modify:
      PLLSRC:
        bitOffset: 16
        bitWidth: 1
  _include:
    - patches/rcc/rename_CIR_HSI14RDYIE_field.yaml
    - patches/rcc/f0_no_hdmi_cec.yaml
    - patches/rcc/f0_v18pwrrstf.yaml
    - patches/rcc/f0_usart3.yaml
    - patches/rcc/f0_usart6.yaml
    - patches/rcc/f0_dmaen.yaml
    - patches/rcc/f0_usben.yaml
    - patches/rcc/f0_hsi48cal.yaml
    - fields/rcc/rcc_f0x0.yaml

RTC:
  _derive:
    TSTR: TR
    TSDR: DR
  _include:
    - fields/rtc/v2/basic.yaml
    #- collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SPI1:
  SR:
    _delete:
      - CHSIDE
      - UDR
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_v2_without_UDR_CHSIDE.yaml

SYSCFG:
  _include:
    - patches/syscfg/f0.yaml
    - fields/syscfg/syscfg_f0.yaml
    - fields/exti/derive.yaml

  EXTICR1:
    EXTI0:
      PA: [0, Select PAx as the source input for the EXTIx external interrupt]
      PB: [1, Select PBx as the source input for the EXTIx external interrupt]
      PC: [2, Select PCx as the source input for the EXTIx external interrupt]
      PD: [3, Select PDx as the source input for the EXTIx external interrupt]
      PF: [5, Select PFx as the source input for the EXTIx external interrupt]

TIM1:
  _include:
    - patches/tim/v1/16bit.yaml
    - patches/tim/icpsc.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim1.yaml
    - collect/tim/ccr.yaml

TIM3:
  _include:
    - patches/tim/v1/16bit.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim3.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - patches/tim/v1/16bit.yaml
    - fields/tim/v1/tim6.yaml

TIM14:
  _include:
    - patches/tim/v1/16bit.yaml
    - fields/tim/v1/tim13.yaml
    - collect/tim/ccr.yaml

TIM15:
  _include:
    - patches/tim/v1/16bit.yaml
    - fields/tim/v1/tim15.yaml
    - collect/tim/ccr.yaml

TIM16:
  _include:
    - patches/tim/v1/16bit.yaml
    - fields/tim/v1/tim16.yaml
    - collect/tim/ccr.yaml

USART1:
  _include:
    - patches/usart/rename_CR1_M0_field.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/merge_BRR_fields.yaml
    - fields/usart/v3/B.yaml

USB:
  _include:
    - fields/usb/usb_with_LPM.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - patches/tim/group.yaml
  - patches/nvic/2_prio_bits.yaml
