--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tsinghua\Autumn2018\computer\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
input16bits<0> |    1.929(R)|    0.121(R)|clk_BUFGP         |   0.000|
input16bits<1> |    2.375(R)|    0.188(R)|clk_BUFGP         |   0.000|
input16bits<2> |    2.207(R)|   -0.098(R)|clk_BUFGP         |   0.000|
input16bits<3> |    2.078(R)|   -0.178(R)|clk_BUFGP         |   0.000|
input16bits<4> |    2.360(R)|    0.010(R)|clk_BUFGP         |   0.000|
input16bits<5> |    1.828(R)|   -0.236(R)|clk_BUFGP         |   0.000|
input16bits<6> |    1.974(R)|   -0.135(R)|clk_BUFGP         |   0.000|
input16bits<7> |    1.714(R)|    0.101(R)|clk_BUFGP         |   0.000|
input16bits<8> |    1.922(R)|   -0.310(R)|clk_BUFGP         |   0.000|
input16bits<9> |    1.444(R)|    0.073(R)|clk_BUFGP         |   0.000|
input16bits<10>|    0.983(R)|    0.446(R)|clk_BUFGP         |   0.000|
input16bits<11>|    1.221(R)|    0.651(R)|clk_BUFGP         |   0.000|
input16bits<12>|    1.921(R)|    0.551(R)|clk_BUFGP         |   0.000|
input16bits<13>|    1.090(R)|    0.673(R)|clk_BUFGP         |   0.000|
input16bits<14>|    0.858(R)|    0.540(R)|clk_BUFGP         |   0.000|
input16bits<15>|    0.868(R)|    0.533(R)|clk_BUFGP         |   0.000|
rst            |    4.300(R)|   -0.681(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
output16bits<0> |   10.284(R)|clk_BUFGP         |   0.000|
output16bits<1> |    9.985(R)|clk_BUFGP         |   0.000|
output16bits<2> |   10.231(R)|clk_BUFGP         |   0.000|
output16bits<3> |    9.881(R)|clk_BUFGP         |   0.000|
output16bits<4> |   10.318(R)|clk_BUFGP         |   0.000|
output16bits<5> |   10.214(R)|clk_BUFGP         |   0.000|
output16bits<6> |   10.383(R)|clk_BUFGP         |   0.000|
output16bits<7> |   10.554(R)|clk_BUFGP         |   0.000|
output16bits<8> |   10.860(R)|clk_BUFGP         |   0.000|
output16bits<9> |   10.556(R)|clk_BUFGP         |   0.000|
output16bits<10>|   10.895(R)|clk_BUFGP         |   0.000|
output16bits<11>|   10.517(R)|clk_BUFGP         |   0.000|
output16bits<12>|   10.884(R)|clk_BUFGP         |   0.000|
output16bits<13>|   10.771(R)|clk_BUFGP         |   0.000|
output16bits<14>|   11.152(R)|clk_BUFGP         |   0.000|
output16bits<15>|   10.904(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.933|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 16 14:25:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4532 MB



