--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml calc_5.twx calc_5.ncd -o calc_5.twr calc_5.pcf

Design file:              calc_5.ncd
Physical constraint file: calc_5.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk16M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clk         |    0.689(R)|    0.642(R)|clk16M_BUFGP      |   0.000|
mosi        |    0.574(R)|    0.734(R)|clk16M_BUFGP      |   0.000|
rst         |    5.983(R)|    0.082(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk16M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dig_n<0>    |    7.819(R)|clk16M_BUFGP      |   0.000|
dig_n<1>    |    7.727(R)|clk16M_BUFGP      |   0.000|
dig_n<2>    |    8.304(R)|clk16M_BUFGP      |   0.000|
dig_n<3>    |    8.638(R)|clk16M_BUFGP      |   0.000|
ld<0>       |    8.787(R)|clk16M_BUFGP      |   0.000|
ld<1>       |    9.056(R)|clk16M_BUFGP      |   0.000|
ld<2>       |    8.961(R)|clk16M_BUFGP      |   0.000|
ld<3>       |    8.762(R)|clk16M_BUFGP      |   0.000|
seg_n<0>    |   19.883(R)|clk16M_BUFGP      |   0.000|
seg_n<1>    |   20.088(R)|clk16M_BUFGP      |   0.000|
seg_n<2>    |   19.953(R)|clk16M_BUFGP      |   0.000|
seg_n<3>    |   19.892(R)|clk16M_BUFGP      |   0.000|
seg_n<4>    |   18.241(R)|clk16M_BUFGP      |   0.000|
seg_n<5>    |   18.251(R)|clk16M_BUFGP      |   0.000|
seg_n<6>    |   18.789(R)|clk16M_BUFGP      |   0.000|
seg_n<7>    |   13.901(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk16M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk16M         |    9.365|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |seg_n<0>       |   18.218|
sw<0>          |seg_n<1>       |   18.423|
sw<0>          |seg_n<2>       |   18.288|
sw<0>          |seg_n<3>       |   18.227|
sw<0>          |seg_n<4>       |   16.576|
sw<0>          |seg_n<5>       |   16.586|
sw<0>          |seg_n<6>       |   17.124|
sw<0>          |seg_n<7>       |   12.269|
---------------+---------------+---------+


Analysis completed Sun Mar 26 15:41:10 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4506 MB



