{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@190:200@HdlIdDef", "wire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@185:195", "wire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\nwire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@193:203", "wire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@191:201", "\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@188:198", "wire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@187:197", "\nwire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\n"]], "Diff Content": {"Delete": [[195, "wire [3*NUM_LANES-1:0] frame_align;\n"]], "Add": []}}