digraph "CFG for '_Z39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffff' function" {
	label="CFG for '_Z39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffff' function";

	Node0x6169a60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%15:\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %18 = mul i32 %17, %10\l  %19 = zext i32 %18 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %7, i64 %19\l  %21 = getelementptr inbounds float, float addrspace(1)* %6, i64 %19\l  %22 = mul i32 %17, %8\l  %23 = zext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %4, i64 %23\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %26 = zext i32 %17 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %3, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %29 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %16\l  store float 0.000000e+00, float addrspace(3)* %29, align 4, !tbaa !5\l  %30 = icmp ult i32 %16, %10\l  br i1 %30, label %31, label %38\l|{<s0>T|<s1>F}}"];
	Node0x6169a60:s0 -> Node0x616d3b0;
	Node0x6169a60:s1 -> Node0x616d440;
	Node0x616d3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%31:\l31:                                               \l  %32 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %33 = getelementptr i8, i8 addrspace(4)* %32, i64 4\l  %34 = bitcast i8 addrspace(4)* %33 to i16 addrspace(4)*\l  %35 = load i16, i16 addrspace(4)* %34, align 4, !range !10, !invariant.load\l... !9\l  %36 = zext i16 %35 to i32\l  br label %40\l}"];
	Node0x616d3b0 -> Node0x616e240;
	Node0x616e340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%37:\l37:                                               \l  store float %53, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %38\l}"];
	Node0x616e340 -> Node0x616d440;
	Node0x616d440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%38:\l38:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = icmp ult i32 %16, 64\l  br i1 %39, label %56, label %62\l|{<s0>T|<s1>F}}"];
	Node0x616d440:s0 -> Node0x616e860;
	Node0x616d440:s1 -> Node0x616e8f0;
	Node0x616e240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi float [ 0.000000e+00, %31 ], [ %53, %40 ]\l  %42 = phi i32 [ %16, %31 ], [ %54, %40 ]\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %20, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %46 = getelementptr inbounds float, float addrspace(1)* %21, i64 %43\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %48 = fmul contract float %45, %47\l  %49 = add nuw i32 %42, 1\l  %50 = uitofp i32 %49 to float\l  %51 = fsub contract float %50, %28\l  %52 = fmul contract float %51, %48\l  %53 = fadd contract float %41, %52\l  %54 = add i32 %42, %36\l  %55 = icmp ult i32 %54, %10\l  br i1 %55, label %40, label %37, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x616e240:s0 -> Node0x616e240;
	Node0x616e240:s1 -> Node0x616e340;
	Node0x616e860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%56:\l56:                                               \l  %57 = add nuw nsw i32 %16, 64\l  %58 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %57\l  %59 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %60 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %61 = fadd contract float %59, %60\l  store float %61, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %62\l}"];
	Node0x616e860 -> Node0x616e8f0;
	Node0x616e8f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = icmp ult i32 %16, 32\l  br i1 %63, label %64, label %70\l|{<s0>T|<s1>F}}"];
	Node0x616e8f0:s0 -> Node0x616fb50;
	Node0x616e8f0:s1 -> Node0x616fba0;
	Node0x616fb50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%64:\l64:                                               \l  %65 = add nuw nsw i32 %16, 32\l  %66 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %65\l  %67 = load float, float addrspace(3)* %66, align 4, !tbaa !5\l  %68 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %69 = fadd contract float %67, %68\l  store float %69, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %70\l}"];
	Node0x616fb50 -> Node0x616fba0;
	Node0x616fba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%70:\l70:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %71 = icmp ult i32 %16, 16\l  br i1 %71, label %72, label %78\l|{<s0>T|<s1>F}}"];
	Node0x616fba0:s0 -> Node0x61704a0;
	Node0x616fba0:s1 -> Node0x61704f0;
	Node0x61704a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%72:\l72:                                               \l  %73 = add nuw nsw i32 %16, 16\l  %74 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %73\l  %75 = load float, float addrspace(3)* %74, align 4, !tbaa !5\l  %76 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %77 = fadd contract float %75, %76\l  store float %77, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %78\l}"];
	Node0x61704a0 -> Node0x61704f0;
	Node0x61704f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%78:\l78:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %79 = icmp ult i32 %16, 8\l  br i1 %79, label %80, label %86\l|{<s0>T|<s1>F}}"];
	Node0x61704f0:s0 -> Node0x6170bb0;
	Node0x61704f0:s1 -> Node0x6170c00;
	Node0x6170bb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%80:\l80:                                               \l  %81 = add nuw nsw i32 %16, 8\l  %82 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %81\l  %83 = load float, float addrspace(3)* %82, align 4, !tbaa !5\l  %84 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %85 = fadd contract float %83, %84\l  store float %85, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %86\l}"];
	Node0x6170bb0 -> Node0x6170c00;
	Node0x6170c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%86:\l86:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = icmp ult i32 %16, 4\l  br i1 %87, label %88, label %94\l|{<s0>T|<s1>F}}"];
	Node0x6170c00:s0 -> Node0x61712f0;
	Node0x6170c00:s1 -> Node0x6171340;
	Node0x61712f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%88:\l88:                                               \l  %89 = add nuw nsw i32 %16, 4\l  %90 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %89\l  %91 = load float, float addrspace(3)* %90, align 4, !tbaa !5\l  %92 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %93 = fadd contract float %91, %92\l  store float %93, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %94\l}"];
	Node0x61712f0 -> Node0x6171340;
	Node0x6171340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%94:\l94:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %95 = icmp ult i32 %16, 2\l  br i1 %95, label %96, label %102\l|{<s0>T|<s1>F}}"];
	Node0x6171340:s0 -> Node0x6171a30;
	Node0x6171340:s1 -> Node0x6171a80;
	Node0x6171a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%96:\l96:                                               \l  %97 = add nuw nsw i32 %16, 2\l  %98 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %97\l  %99 = load float, float addrspace(3)* %98, align 4, !tbaa !5\l  %100 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %101 = fadd contract float %99, %100\l  store float %101, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %102\l}"];
	Node0x6171a30 -> Node0x6171a80;
	Node0x6171a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%102:\l102:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %103 = icmp eq i32 %16, 0\l  br i1 %103, label %104, label %110\l|{<s0>T|<s1>F}}"];
	Node0x6171a80:s0 -> Node0x6172170;
	Node0x6171a80:s1 -> Node0x61721c0;
	Node0x6172170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%104:\l104:                                              \l  %105 = add nuw nsw i32 %16, 1\l  %106 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %105\l  %107 = load float, float addrspace(3)* %106, align 4, !tbaa !5\l  %108 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %109 = fadd contract float %107, %108\l  store float %109, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %110\l}"];
	Node0x6172170 -> Node0x61721c0;
	Node0x61721c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%110:\l110:                                              \l  %111 = icmp eq i32 %16, 0\l  br i1 %111, label %112, label %128\l|{<s0>T|<s1>F}}"];
	Node0x61721c0:s0 -> Node0x6172790;
	Node0x61721c0:s1 -> Node0x61727e0;
	Node0x6172790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%112:\l112:                                              \l  %113 = getelementptr inbounds float, float addrspace(1)* %5, i64 %26\l  %114 = load float, float addrspace(1)* %113, align 4, !tbaa !5\l  %115 = fptosi float %114 to i32\l  %116 = load float, float addrspace(3)* getelementptr inbounds ([129 x\l... float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 0), align 16, !tbaa !5\l  %117 = fmul contract float %116, %11\l  %118 = fmul contract float %117, %14\l  %119 = fsub contract float %28, %118\l  %120 = add nsw i32 %115, -1\l  %121 = sitofp i32 %120 to float\l  %122 = fadd contract float %119, %121\l  %123 = sitofp i32 %9 to float\l  %124 = fdiv contract float %122, %123\l  %125 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  store float %124, float addrspace(1)* %125, align 4, !tbaa !5\l  %126 = sitofp i32 %8 to float\l  %127 = fmul contract float %124, %126\l  store float %127, float addrspace(3)* getelementptr inbounds ([129 x float],\l... [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 128), align 16, !tbaa !5\l  br label %128\l}"];
	Node0x6172790 -> Node0x61727e0;
	Node0x61727e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%128:\l128:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %129 = load float, float addrspace(3)* getelementptr inbounds ([129 x\l... float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 128), align 16, !tbaa !5\l  store float 0.000000e+00, float addrspace(3)* %29, align 4, !tbaa !5\l  %130 = icmp slt i32 %16, %8\l  br i1 %130, label %131, label %138\l|{<s0>T|<s1>F}}"];
	Node0x61727e0:s0 -> Node0x616ffd0;
	Node0x61727e0:s1 -> Node0x6170020;
	Node0x616ffd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%131:\l131:                                              \l  %132 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %133 = getelementptr i8, i8 addrspace(4)* %132, i64 4\l  %134 = bitcast i8 addrspace(4)* %133 to i16 addrspace(4)*\l  %135 = load i16, i16 addrspace(4)* %134, align 4, !range !10,\l... !invariant.load !9\l  %136 = zext i16 %135 to i32\l  br label %139\l}"];
	Node0x616ffd0 -> Node0x61746e0;
	Node0x61747a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%137:\l137:                                              \l  store float %182, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %138\l}"];
	Node0x61747a0 -> Node0x6170020;
	Node0x6170020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%138:\l138:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %39, label %190, label %196\l|{<s0>T|<s1>F}}"];
	Node0x6170020:s0 -> Node0x6174a60;
	Node0x6170020:s1 -> Node0x6174ab0;
	Node0x61746e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%139:\l139:                                              \l  %140 = phi float [ 0.000000e+00, %131 ], [ %182, %139 ]\l  %141 = phi i32 [ %16, %131 ], [ %188, %139 ]\l  %142 = add nsw i32 %141, 1\l  %143 = sitofp i32 %142 to float\l  %144 = fsub contract float %143, %129\l  %145 = fmul contract float %144, %144\l  %146 = fmul contract float %145, %13\l  %147 = fmul float %146, 0x3FF7154760000000\l  %148 = tail call float @llvm.rint.f32(float %147)\l  %149 = fcmp ogt float %146, 0x40562E4300000000\l  %150 = fcmp olt float %146, 0xC059D1DA00000000\l  %151 = fneg float %147\l  %152 = tail call float @llvm.fma.f32(float %146, float 0x3FF7154760000000,\l... float %151)\l  %153 = tail call float @llvm.fma.f32(float %146, float 0x3E54AE0BE0000000,\l... float %152)\l  %154 = fsub float %147, %148\l  %155 = fadd float %153, %154\l  %156 = tail call float @llvm.exp2.f32(float %155)\l  %157 = fptosi float %148 to i32\l  %158 = tail call float @llvm.amdgcn.ldexp.f32(float %156, i32 %157)\l  %159 = select i1 %150, float 0.000000e+00, float %158\l  %160 = select i1 %149, float 0x7FF0000000000000, float %159\l  %161 = fmul contract float %160, %12\l  %162 = sext i32 %141 to i64\l  %163 = getelementptr inbounds float, float addrspace(1)* %24, i64 %162\l  %164 = load float, float addrspace(1)* %163, align 4, !tbaa !5\l  %165 = fpext float %164 to double\l  %166 = fadd contract double %165, 0x3E7AD7F29ABCAF48\l  %167 = fptrunc double %166 to float\l  %168 = tail call i1 @llvm.amdgcn.class.f32(float %167, i32 144)\l  %169 = select i1 %168, float 0x41F0000000000000, float 1.000000e+00\l  %170 = fmul float %169, %167\l  %171 = tail call float @llvm.log2.f32(float %170)\l  %172 = fmul float %171, 0x3FE62E42E0000000\l  %173 = tail call i1 @llvm.amdgcn.class.f32(float %171, i32 519)\l  %174 = fneg float %172\l  %175 = tail call float @llvm.fma.f32(float %171, float 0x3FE62E42E0000000,\l... float %174)\l  %176 = tail call float @llvm.fma.f32(float %171, float 0x3E6EFA39E0000000,\l... float %175)\l  %177 = fadd float %172, %176\l  %178 = select i1 %173, float %171, float %177\l  %179 = select i1 %168, float 0x40362E4300000000, float 0.000000e+00\l  %180 = fsub float %178, %179\l  %181 = fmul contract float %161, %180\l  %182 = fsub contract float %140, %181\l  %183 = fneg contract float %161\l  %184 = fpext float %183 to double\l  %185 = fdiv contract double %184, %166\l  %186 = fptrunc double %185 to float\l  %187 = getelementptr inbounds float, float addrspace(1)* %25, i64 %162\l  store float %186, float addrspace(1)* %187, align 4, !tbaa !5\l  %188 = add i32 %141, %136\l  %189 = icmp slt i32 %188, %8\l  br i1 %189, label %139, label %137, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x61746e0:s0 -> Node0x61746e0;
	Node0x61746e0:s1 -> Node0x61747a0;
	Node0x6174a60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%190:\l190:                                              \l  %191 = add nuw nsw i32 %16, 64\l  %192 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %191\l  %193 = load float, float addrspace(3)* %192, align 4, !tbaa !5\l  %194 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %195 = fadd contract float %193, %194\l  store float %195, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %196\l}"];
	Node0x6174a60 -> Node0x6174ab0;
	Node0x6174ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%196:\l196:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %63, label %197, label %203\l|{<s0>T|<s1>F}}"];
	Node0x6174ab0:s0 -> Node0x6177f10;
	Node0x6174ab0:s1 -> Node0x6177f60;
	Node0x6177f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%197:\l197:                                              \l  %198 = add nuw nsw i32 %16, 32\l  %199 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %198\l  %200 = load float, float addrspace(3)* %199, align 4, !tbaa !5\l  %201 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %202 = fadd contract float %200, %201\l  store float %202, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %203\l}"];
	Node0x6177f10 -> Node0x6177f60;
	Node0x6177f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%203:\l203:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %71, label %204, label %210\l|{<s0>T|<s1>F}}"];
	Node0x6177f60:s0 -> Node0x6178590;
	Node0x6177f60:s1 -> Node0x61785e0;
	Node0x6178590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%204:\l204:                                              \l  %205 = add nuw nsw i32 %16, 16\l  %206 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %205\l  %207 = load float, float addrspace(3)* %206, align 4, !tbaa !5\l  %208 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %209 = fadd contract float %207, %208\l  store float %209, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %210\l}"];
	Node0x6178590 -> Node0x61785e0;
	Node0x61785e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%210:\l210:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %79, label %211, label %217\l|{<s0>T|<s1>F}}"];
	Node0x61785e0:s0 -> Node0x616aec0;
	Node0x61785e0:s1 -> Node0x616af10;
	Node0x616aec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%211:\l211:                                              \l  %212 = add nuw nsw i32 %16, 8\l  %213 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %212\l  %214 = load float, float addrspace(3)* %213, align 4, !tbaa !5\l  %215 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %216 = fadd contract float %214, %215\l  store float %216, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %217\l}"];
	Node0x616aec0 -> Node0x616af10;
	Node0x616af10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%217:\l217:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %87, label %218, label %224\l|{<s0>T|<s1>F}}"];
	Node0x616af10:s0 -> Node0x616d250;
	Node0x616af10:s1 -> Node0x616d2a0;
	Node0x616d250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%218:\l218:                                              \l  %219 = add nuw nsw i32 %16, 4\l  %220 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %219\l  %221 = load float, float addrspace(3)* %220, align 4, !tbaa !5\l  %222 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %223 = fadd contract float %221, %222\l  store float %223, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %224\l}"];
	Node0x616d250 -> Node0x616d2a0;
	Node0x616d2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%224:\l224:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %95, label %225, label %231\l|{<s0>T|<s1>F}}"];
	Node0x616d2a0:s0 -> Node0x617a9b0;
	Node0x616d2a0:s1 -> Node0x617aa00;
	Node0x617a9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%225:\l225:                                              \l  %226 = add nuw nsw i32 %16, 2\l  %227 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %226\l  %228 = load float, float addrspace(3)* %227, align 4, !tbaa !5\l  %229 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %230 = fadd contract float %228, %229\l  store float %230, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %231\l}"];
	Node0x617a9b0 -> Node0x617aa00;
	Node0x617aa00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%231:\l231:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %103, label %232, label %238\l|{<s0>T|<s1>F}}"];
	Node0x617aa00:s0 -> Node0x617b030;
	Node0x617aa00:s1 -> Node0x617b080;
	Node0x617b030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%232:\l232:                                              \l  %233 = add nuw nsw i32 %16, 1\l  %234 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ39cunnx_WindowGate_updateGradInput_kernelPfS_S_PKfS1_S1_S1_S1_iiiffffE6buf\l...fer, i32 0, i32 %233\l  %235 = load float, float addrspace(3)* %234, align 4, !tbaa !5\l  %236 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %237 = fadd contract float %235, %236\l  store float %237, float addrspace(3)* %29, align 4, !tbaa !5\l  br label %238\l}"];
	Node0x617b030 -> Node0x617b080;
	Node0x617b080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%238:\l238:                                              \l  br i1 %111, label %239, label %242\l|{<s0>T|<s1>F}}"];
	Node0x617b080:s0 -> Node0x617b5c0;
	Node0x617b080:s1 -> Node0x617b610;
	Node0x617b5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%239:\l239:                                              \l  %240 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %241 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  store float %240, float addrspace(1)* %241, align 4, !tbaa !5\l  br label %242\l}"];
	Node0x617b5c0 -> Node0x617b610;
	Node0x617b610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%242:\l242:                                              \l  ret void\l}"];
}
