// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=4167,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1724,HLS_SYN_LUT=1429}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state88 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv56_0 = 56'b00000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_402;
reg   [4:0] i_reg_414;
reg   [4:0] j_reg_425;
wire   [9:0] grp_fu_436_p2;
reg   [8:0] indvar_flatten_next_reg_447;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
reg   [4:0] j_1_reg_452;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [0:0] exitcond_flatten_reg_898;
reg   [7:0] tmp_26_reg_467;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [9:0] tmp_27_reg_478;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [9:0] ap_pipeline_reg_pp0_iter1_tmp_27_reg_478;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_27_reg_478;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_27_reg_478;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_27_reg_478;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [31:0] grp_fu_488_p2;
reg   [31:0] reg_635;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898;
reg   [31:0] reg_640;
wire   [0:0] ap_CS_fsm_pp0_stage13;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898;
reg   [31:0] reg_645;
wire   [0:0] ap_CS_fsm_pp0_stage12;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898;
reg   [31:0] reg_650;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] reg_655;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_898;
wire   [0:0] exitcond_flatten_fu_661_p2;
wire   [4:0] j_mid2_fu_673_p3;
reg   [4:0] j_mid2_reg_902;
wire   [4:0] tmp_mid2_v_fu_681_p3;
reg   [4:0] tmp_mid2_v_reg_914;
wire   [7:0] tmp_fu_689_p3;
reg   [7:0] tmp_reg_920;
reg   [31:0] a_1_load_reg_971;
reg   [31:0] b_1_load_reg_976;
reg   [31:0] a_1_load_1_reg_1001;
reg   [31:0] b_1_load_1_reg_1006;
wire   [6:0] tmp_2_cast3_fu_773_p1;
reg   [6:0] tmp_2_cast3_reg_1021;
reg   [31:0] a_1_load_2_reg_1036;
reg   [31:0] b_1_load_2_reg_1041;
wire   [31:0] grp_fu_545_p2;
reg   [31:0] tmp_6_reg_1066;
reg   [31:0] a_1_load_3_reg_1071;
reg   [31:0] b_1_load_3_reg_1076;
reg   [31:0] tmp_6_1_reg_1101;
reg   [31:0] a_1_load_4_reg_1106;
reg   [31:0] b_1_load_4_reg_1111;
reg   [31:0] tmp_6_2_reg_1136;
reg   [31:0] a_1_load_5_reg_1141;
reg   [31:0] b_1_load_5_reg_1146;
reg   [31:0] tmp_6_3_reg_1171;
reg   [31:0] a_1_load_6_reg_1176;
reg   [31:0] b_1_load_6_reg_1181;
reg   [31:0] tmp_6_4_reg_1186;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1186;
reg   [31:0] a_1_load_7_reg_1191;
reg   [31:0] b_1_load_7_reg_1196;
reg   [31:0] tmp_6_5_reg_1201;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1201;
reg   [31:0] tmp_6_6_reg_1206;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1206;
reg   [31:0] tmp_6_7_reg_1211;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1211;
reg   [31:0] tmp_6_8_reg_1216;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1216;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1216;
reg   [31:0] tmp_6_9_reg_1221;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1221;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1221;
reg   [31:0] tmp_6_s_reg_1226;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1226;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1226;
reg   [31:0] tmp_6_10_reg_1231;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1231;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1231;
reg   [31:0] tmp_6_11_reg_1236;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1236;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1236;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1236;
reg   [31:0] tmp_6_12_reg_1241;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1241;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1241;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1241;
reg   [31:0] tmp_6_13_reg_1246;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1246;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1246;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1246;
reg   [31:0] tmp_6_14_reg_1251;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1251;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1251;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1251;
reg   [8:0] indvar_flatten_phi_fu_406_p4;
reg   [4:0] i_phi_fu_418_p4;
reg   [4:0] j_phi_fu_429_p4;
wire   [63:0] tmp_3_fu_697_p1;
wire   [63:0] tmp_2_fu_703_p1;
wire   [63:0] tmp_5_fu_714_p3;
wire   [63:0] tmp_21_cast_fu_728_p1;
wire   [63:0] tmp_8_fu_739_p3;
wire   [63:0] tmp_21_fu_749_p3;
wire   [63:0] tmp_10_fu_763_p3;
wire   [63:0] tmp_23_cast_fu_777_p1;
wire   [63:0] tmp_12_fu_788_p3;
wire   [63:0] tmp_23_fu_798_p3;
wire   [63:0] tmp_14_fu_812_p3;
wire   [63:0] tmp_25_cast_fu_822_p1;
wire   [63:0] tmp_16_fu_833_p3;
wire   [63:0] tmp_25_fu_847_p3;
wire   [63:0] tmp_18_fu_861_p3;
wire   [63:0] tmp_27_cast_fu_887_p1;
wire   [63:0] tmp_28_cast_fu_893_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [9:0] grp_fu_436_p0;
wire   [5:0] tmp_2_cast_fu_724_p1;
wire   [7:0] tmp_2_cast4_fu_843_p1;
wire   [9:0] tmp_2_cast5_fu_883_p1;
reg   [9:0] grp_fu_436_p1;
wire   [9:0] tmp_20_cast_fu_878_p1;
reg   [31:0] grp_fu_488_p0;
reg   [31:0] grp_fu_488_p1;
reg   [31:0] grp_fu_545_p0;
reg   [31:0] grp_fu_545_p1;
wire   [0:0] exitcond_fu_667_p2;
wire   [4:0] tmp_mid2_v_fu_681_p1;
wire   [7:0] tmp_4_fu_709_p2;
wire   [5:0] tmp_21_cast_fu_728_p0;
wire   [7:0] tmp_7_fu_734_p2;
wire   [7:0] tmp_9_fu_758_p2;
wire   [6:0] tmp_23_cast_fu_777_p0;
wire   [7:0] tmp_11_fu_783_p2;
wire   [7:0] tmp_13_fu_807_p2;
wire   [6:0] tmp_25_cast_fu_822_p0;
wire   [7:0] tmp_15_fu_828_p2;
wire   [7:0] tmp_17_fu_856_p2;
wire   [8:0] tmp_19_fu_871_p3;
wire   [0:0] ap_CS_fsm_state88;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_488_p0),
    .din1(grp_fu_488_p1),
    .ce(1'b1),
    .dout(grp_fu_488_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_545_p0),
    .din1(grp_fu_545_p1),
    .ce(1'b1),
    .dout(grp_fu_545_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & ~(exitcond_flatten_reg_898 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_898 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_414 <= tmp_mid2_v_reg_914;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_414 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_402 <= indvar_flatten_next_reg_447;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_402 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_425 <= j_1_reg_452;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_425 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0))) begin
        a_1_load_1_reg_1001 <= a_1_Dout_A;
        b_1_load_1_reg_1006 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_load_2_reg_1036 <= a_1_Dout_A;
        b_1_load_2_reg_1041 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_898 == 1'b0))) begin
        a_1_load_3_reg_1071 <= a_1_Dout_A;
        b_1_load_3_reg_1076 <= b_1_Dout_A;
        j_1_reg_452 <= grp_fu_436_p2;
        tmp_6_reg_1066 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_load_4_reg_1106 <= a_1_Dout_A;
        b_1_load_4_reg_1111 <= b_1_Dout_A;
        tmp_6_1_reg_1101 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_load_5_reg_1141 <= a_1_Dout_A;
        b_1_load_5_reg_1146 <= b_1_Dout_A;
        tmp_26_reg_467 <= grp_fu_436_p2;
        tmp_6_2_reg_1136 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_1_load_6_reg_1176 <= a_1_Dout_A;
        b_1_load_6_reg_1181 <= b_1_Dout_A;
        tmp_27_reg_478 <= grp_fu_436_p2;
        tmp_6_3_reg_1171 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_1_load_7_reg_1191 <= a_1_Dout_A;
        b_1_load_7_reg_1196 <= b_1_Dout_A;
        tmp_6_4_reg_1186 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_1_load_reg_971 <= a_1_Dout_A;
        b_1_load_reg_976 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898 <= exitcond_flatten_reg_898;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898;
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1236 <= tmp_6_11_reg_1236;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898;
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1236 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1236;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898;
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1236 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1236;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_898 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898;
        exitcond_flatten_reg_898 <= exitcond_flatten_fu_661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_27_reg_478 <= tmp_27_reg_478;
        ap_pipeline_reg_pp0_iter2_tmp_27_reg_478 <= ap_pipeline_reg_pp0_iter1_tmp_27_reg_478;
        ap_pipeline_reg_pp0_iter3_tmp_27_reg_478 <= ap_pipeline_reg_pp0_iter2_tmp_27_reg_478;
        ap_pipeline_reg_pp0_iter4_tmp_27_reg_478 <= ap_pipeline_reg_pp0_iter3_tmp_27_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1231 <= tmp_6_10_reg_1231;
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1231 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1231;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1186 <= tmp_6_4_reg_1186;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1201 <= tmp_6_5_reg_1201;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1206 <= tmp_6_6_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1211 <= tmp_6_7_reg_1211;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1216 <= tmp_6_8_reg_1216;
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1216 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1221 <= tmp_6_9_reg_1221;
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1221 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1221;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1226 <= tmp_6_s_reg_1226;
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1226 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1226;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1241 <= tmp_6_12_reg_1241;
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1241 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1241;
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1241 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1241;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1246 <= tmp_6_13_reg_1246;
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1246 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1246;
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1246 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1246;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1251 <= tmp_6_14_reg_1251;
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1251 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1251;
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1251 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1251;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_447 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_661_p2))) begin
        j_mid2_reg_902 <= j_mid2_fu_673_p3;
        tmp_reg_920[7 : 3] <= tmp_fu_689_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898)))) begin
        reg_635 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898)))) begin
        reg_640 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898)))) begin
        reg_645 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        reg_650 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_898) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_898)))) begin
        reg_655 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_cast3_reg_1021[4 : 0] <= tmp_2_cast3_fu_773_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_6_10_reg_1231 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_11_reg_1236 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898))) begin
        tmp_6_12_reg_1241 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898))) begin
        tmp_6_13_reg_1246 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_898))) begin
        tmp_6_14_reg_1251 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_6_5_reg_1201 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_6_6_reg_1206 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_6_7_reg_1211 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_6_8_reg_1216 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_6_9_reg_1221 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_6_s_reg_1226 <= grp_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_661_p2))) begin
        tmp_mid2_v_reg_914 <= tmp_mid2_v_fu_681_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_18_fu_861_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_16_fu_833_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_14_fu_812_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_fu_788_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_739_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_714_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_697_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_18_fu_861_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_16_fu_833_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_14_fu_812_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_fu_788_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_739_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_714_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_697_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_27_cast_fu_887_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_25_fu_847_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_25_cast_fu_822_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_23_fu_798_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_23_cast_fu_777_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_21_fu_749_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_21_cast_fu_728_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_703_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_27_cast_fu_887_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_25_fu_847_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_25_cast_fu_822_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_23_fu_798_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_23_cast_fu_777_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_21_fu_749_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_21_cast_fu_728_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_703_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_898))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            grp_fu_436_p0 = tmp_2_cast5_fu_883_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            grp_fu_436_p0 = tmp_2_cast4_fu_843_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            grp_fu_436_p0 = tmp_2_cast3_reg_1021;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            grp_fu_436_p0 = j_mid2_reg_902;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            grp_fu_436_p0 = tmp_2_cast3_fu_773_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            grp_fu_436_p0 = indvar_flatten_reg_402;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_436_p0 = tmp_2_cast_fu_724_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            grp_fu_436_p0 = i_phi_fu_418_p4;
        end else begin
            grp_fu_436_p0 = 'bx;
        end
    end else begin
        grp_fu_436_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_436_p1 = tmp_20_cast_fu_878_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_436_p1 = ap_const_lv8_70;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_436_p1 = ap_const_lv7_50;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_436_p1 = ap_const_lv7_30;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_436_p1 = ap_const_lv9_1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_436_p1 = ap_const_lv6_10;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_436_p1 = ap_const_lv5_1;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        grp_fu_488_p0 = reg_655;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_488_p0 = reg_650;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_488_p0 = reg_645;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_488_p0 = reg_640;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_488_p0 = reg_635;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_488_p0 = tmp_6_reg_1066;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1251;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1246;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1241;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1236;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1231;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1226;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1221;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1216;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1211;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1206;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1201;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_488_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1186;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_488_p1 = tmp_6_3_reg_1171;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_488_p1 = tmp_6_2_reg_1136;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_488_p1 = tmp_6_1_reg_1101;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_488_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_545_p0 = a_1_load_7_reg_1191;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_545_p0 = a_1_load_6_reg_1176;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_545_p0 = a_1_load_5_reg_1141;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_545_p0 = a_1_load_4_reg_1106;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_545_p0 = a_1_load_3_reg_1071;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_545_p0 = a_1_load_2_reg_1036;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_545_p0 = a_1_load_1_reg_1001;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_545_p0 = a_1_load_reg_971;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_545_p0 = a_0_Dout_A;
    end else begin
        grp_fu_545_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_545_p1 = b_1_load_7_reg_1196;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_545_p1 = b_1_load_6_reg_1181;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_545_p1 = b_1_load_5_reg_1146;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_545_p1 = b_1_load_4_reg_1111;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_545_p1 = b_1_load_3_reg_1076;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_545_p1 = b_1_load_2_reg_1041;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_545_p1 = b_1_load_1_reg_1006;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_545_p1 = b_1_load_reg_976;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_545_p1 = b_0_Dout_A;
    end else begin
        grp_fu_545_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_418_p4 = tmp_mid2_v_reg_914;
    end else begin
        i_phi_fu_418_p4 = i_reg_414;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_406_p4 = indvar_flatten_next_reg_447;
    end else begin
        indvar_flatten_phi_fu_406_p4 = indvar_flatten_reg_402;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_898 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_429_p4 = j_1_reg_452;
    end else begin
        j_phi_fu_429_p4 = j_reg_425;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage1;
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_reg_898 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_11];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_28_cast_fu_893_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_655;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_661_p2 = ((indvar_flatten_phi_fu_406_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_667_p2 = ((j_phi_fu_429_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign grp_fu_436_p2 = (grp_fu_436_p0 + grp_fu_436_p1);

assign j_mid2_fu_673_p3 = ((exitcond_fu_667_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_429_p4);

assign tmp_10_fu_763_p3 = {{ap_const_lv56_0}, {tmp_9_fu_758_p2}};

assign tmp_11_fu_783_p2 = (tmp_reg_920 | ap_const_lv8_4);

assign tmp_12_fu_788_p3 = {{ap_const_lv56_0}, {tmp_11_fu_783_p2}};

assign tmp_13_fu_807_p2 = (tmp_reg_920 | ap_const_lv8_5);

assign tmp_14_fu_812_p3 = {{ap_const_lv56_0}, {tmp_13_fu_807_p2}};

assign tmp_15_fu_828_p2 = (tmp_reg_920 | ap_const_lv8_6);

assign tmp_16_fu_833_p3 = {{ap_const_lv56_0}, {tmp_15_fu_828_p2}};

assign tmp_17_fu_856_p2 = (tmp_reg_920 | ap_const_lv8_7);

assign tmp_18_fu_861_p3 = {{ap_const_lv56_0}, {tmp_17_fu_856_p2}};

assign tmp_19_fu_871_p3 = {{tmp_mid2_v_reg_914}, {ap_const_lv4_0}};

assign tmp_20_cast_fu_878_p1 = tmp_19_fu_871_p3;

assign tmp_21_cast_fu_728_p0 = grp_fu_436_p2;

assign tmp_21_cast_fu_728_p1 = tmp_21_cast_fu_728_p0;

assign tmp_21_fu_749_p3 = {{ap_const_lv59_1}, {j_mid2_reg_902}};

assign tmp_23_cast_fu_777_p0 = grp_fu_436_p2;

assign tmp_23_cast_fu_777_p1 = tmp_23_cast_fu_777_p0;

assign tmp_23_fu_798_p3 = {{ap_const_lv59_2}, {j_mid2_reg_902}};

assign tmp_25_cast_fu_822_p0 = grp_fu_436_p2;

assign tmp_25_cast_fu_822_p1 = tmp_25_cast_fu_822_p0;

assign tmp_25_fu_847_p3 = {{ap_const_lv59_3}, {j_mid2_reg_902}};

assign tmp_27_cast_fu_887_p1 = tmp_26_reg_467;

assign tmp_28_cast_fu_893_p1 = ap_pipeline_reg_pp0_iter4_tmp_27_reg_478;

assign tmp_2_cast3_fu_773_p1 = j_mid2_reg_902;

assign tmp_2_cast4_fu_843_p1 = j_mid2_reg_902;

assign tmp_2_cast5_fu_883_p1 = j_mid2_reg_902;

assign tmp_2_cast_fu_724_p1 = j_mid2_reg_902;

assign tmp_2_fu_703_p1 = j_mid2_fu_673_p3;

assign tmp_3_fu_697_p1 = tmp_fu_689_p3;

assign tmp_4_fu_709_p2 = (tmp_reg_920 | ap_const_lv8_1);

assign tmp_5_fu_714_p3 = {{ap_const_lv56_0}, {tmp_4_fu_709_p2}};

assign tmp_7_fu_734_p2 = (tmp_reg_920 | ap_const_lv8_2);

assign tmp_8_fu_739_p3 = {{ap_const_lv56_0}, {tmp_7_fu_734_p2}};

assign tmp_9_fu_758_p2 = (tmp_reg_920 | ap_const_lv8_3);

assign tmp_fu_689_p3 = {{tmp_mid2_v_fu_681_p3}, {ap_const_lv3_0}};

assign tmp_mid2_v_fu_681_p1 = grp_fu_436_p2;

assign tmp_mid2_v_fu_681_p3 = ((exitcond_fu_667_p2[0:0] === 1'b1) ? tmp_mid2_v_fu_681_p1 : i_phi_fu_418_p4);

always @ (posedge ap_clk) begin
    tmp_reg_920[2:0] <= 3'b000;
    tmp_2_cast3_reg_1021[6:5] <= 2'b00;
end

endmodule //matmul_hw
