do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:22:13 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:22:13 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:22:14 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:22:14 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:22:15 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(188): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(196): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(196): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(211): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftmeiwq6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmeiwq6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:48:54 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(396): near "RWmemoria": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 08:48:54 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:49:06 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(396): near "RWmemoria": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 08:49:07 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:49:56 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(396): near "RWmemoria": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 08:49:56 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:50:04 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:50:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:50:04 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:50:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:50:07 on Oct 04,2019, Elapsed time: 0:27:52
# Errors: 12, Warnings: 17
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:50:07 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(188): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(196): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(196): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(211): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfta6zi9n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta6zi9n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:00:02 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:00:02 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:00:03 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:00:03 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:00:05 on Oct 04,2019, Elapsed time: 0:09:58
# Errors: 0, Warnings: 17
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:00:05 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(188): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(196): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(196): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(211): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft1iw8hj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1iw8hj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:26:25 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(200): (vlog-2730) Undefined variable: 'sw'.
# ** Error: UniControle.sv(210): (vlog-2730) Undefined variable: 'sh'.
# ** Error: UniControle.sv(220): (vlog-2730) Undefined variable: 'sb'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:26:25 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:27:43 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(200): (vlog-2730) Undefined variable: 'sw'.
# ** Error: UniControle.sv(210): (vlog-2730) Undefined variable: 'sh'.
# ** Error: UniControle.sv(220): (vlog-2730) Undefined variable: 'sb'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:27:44 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:28:21 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:28:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:28:21 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:28:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:28:23 on Oct 04,2019, Elapsed time: 0:28:18
# Errors: 12, Warnings: 17
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:28:24 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(188): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(196): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(196): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(211): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfthhqfhh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthhqfhh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:30:35 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(200): (vlog-2730) Undefined variable: 'sw'.
# ** Error: UniControle.sv(210): (vlog-2730) Undefined variable: 'sh'.
# ** Error: UniControle.sv(220): (vlog-2730) Undefined variable: 'sb'.
# ** Error: UniControle.sv(393): (vlog-2730) Undefined variable: 'sw'.
# ** Error: UniControle.sv(407): (vlog-2730) Undefined variable: 'sb'.
# ** Error: UniControle.sv(420): (vlog-2730) Undefined variable: 'sh'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:30:35 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:30:57 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:30:57 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:30:57 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:30:58 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:31:00 on Oct 04,2019, Elapsed time: 0:02:36
# Errors: 9, Warnings: 17
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:31:00 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(188): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(196): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(196): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3017) meuCpu.sv(211): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(211): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftf1qz46".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf1qz46
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:37 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(499): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) UniControle.sv(708): near "default": syntax error, unexpected default.
# ** Error: UniControle.sv(504): 'esperaMeuDado' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(511): 'escreveDadoBancoReg' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(519): 'jal' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(530): 'bge' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(556): 'blt' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(582): 'lb' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(597): 'lh' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(611): 'lw' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(626): 'lbu' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(641): 'lhu' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(656): 'lwu' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(671): 'breaks' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(676): 'slli' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(683): 'srli' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(690): 'srai' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(697): 'escritaPulos' already exists; must not be redefined as a named block
# ** Error: UniControle.sv(702): 'escritaMemoria' already exists; must not be redefined as a named block
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error: meuDado.sv(38): (vlog-2730) Undefined variable: 'zerado4'.
# ** Error: meuDado.sv(38): LHS in procedural continuous assignment may not be a net: zerado4.
# ** Error: (vlog-13069) meuDado.sv(46): near "5": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) meuDado.sv(53): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) meuDado.sv(58): near "endcase": syntax error, unexpected endcase.
# End time: 10:23:38 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 24, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:24:09 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error: meuDado.sv(38): (vlog-2730) Undefined variable: 'zerado4'.
# ** Error: meuDado.sv(38): LHS in procedural continuous assignment may not be a net: zerado4.
# ** Error: (vlog-13069) meuDado.sv(46): near "5": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) meuDado.sv(53): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) meuDado.sv(58): near "endcase": syntax error, unexpected endcase.
# End time: 10:24:10 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:24:21 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error: (vlog-13069) meuDado.sv(46): near "5": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) meuDado.sv(53): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) meuDado.sv(58): near "endcase": syntax error, unexpected endcase.
# End time: 10:24:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:25:03 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error: (vlog-13069) meuDado.sv(59): near "endcase": syntax error, unexpected endcase.
# End time: 10:25:04 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:25:16 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# End time: 10:25:17 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:30:30 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(26): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(31): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(39): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(44): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(52): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(57): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# End time: 10:30:30 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:30:50 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(26): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(31): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(39): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(44): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(52): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(57): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# End time: 10:30:50 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:34:14 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(26): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(26): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(26): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(31): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(31): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(31): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(39): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(39): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(39): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(44): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(44): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(44): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(52): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(52): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(52): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# ** Error (suppressible): meuDado.sv(57): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(57): Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): (vlog-7033) meuDado.sv(57): Variable 'concatenado' driven in a combinational block, may not be driven by any other process. See meuDado.sv(11).
# End time: 10:34:14 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of meuDado.sv failed with 30 errors.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 18 compiles, 1 failed with 30 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of meuDado.sv failed with 30 errors.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 18 compiles, 1 failed with 30 errors.
# Compile of meuDado.sv failed with 21 errors.
# Compile of meuDado.sv failed with 3 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of meuDado.sv failed with 1 errors.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of meuDado.sv failed with 1 errors.
# Compile of meuDado.sv failed with 21 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of meuDado.sv failed with 12 errors.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 18 compiles, 1 failed with 12 errors.
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:42:58 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(28): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(28): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(33): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(33): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(41): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(41): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(46): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(46): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(54): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(54): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(59): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(59): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# End time: 10:42:58 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
run -step
run -step
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:43:38 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(28): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(28): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(33): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(33): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(41): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(41): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(46): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(46): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(54): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(54): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(59): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(59): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# End time: 10:43:38 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:45:51 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# ** Error (suppressible): meuDado.sv(28): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(28): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(33): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(33): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(41): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(41): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(46): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(46): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(54): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(54): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# ** Error (suppressible): meuDado.sv(59): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): (vlog-13215) meuDado.sv(59): Case item comparison:  Cannot assign an unpacked type 'concat' to a packed type 'reg[63:0]'.
# End time: 10:45:51 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:46:01 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:46:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:46:01 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:46:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:04 on Oct 04,2019, Elapsed time: 1:15:04
# Errors: 66, Warnings: 17
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:46:04 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftq3sgbe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq3sgbe
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:51:11 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:51:11 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:51:11 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:51:11 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:51:17 on Oct 04,2019, Elapsed time: 0:05:13
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:51:17 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftrsxkyk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrsxkyk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:51:54 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:51:54 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:51:54 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:51:55 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:51:58 on Oct 04,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:51:58 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftvrws0n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvrws0n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:52:31 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:52:31 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:52:31 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:52:32 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:52:35 on Oct 04,2019, Elapsed time: 0:00:37
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:52:35 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjf1t01".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjf1t01
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMDR
run -all
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
run -all


do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:56:33 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:56:33 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:56:33 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:56:33 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:56:36 on Oct 04,2019, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:56:36 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftigib4f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftigib4f
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:58:03 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:58:04 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:58:04 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:58:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:58:07 on Oct 04,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:58:07 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft8aix6w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8aix6w
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMeuDado
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Break key hit
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:06:07 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 11:06:07 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:06:08 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:06:08 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:11 on Oct 04,2019, Elapsed time: 0:08:04
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 11:06:11 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftd2kh3d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd2kh3d
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:06:26 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 11:06:26 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:06:26 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:06:26 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:29 on Oct 04,2019, Elapsed time: 0:00:18
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 11:06:30 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftwkie9a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkie9a
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/seletorMeuDado
add wave -position end  sim:/simulClocks/meuClock/SaidaMDR
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
add wave -position end  sim:/simulClocks/meuClock/SaidaMeuDado
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:15:42 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 11:15:42 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:15:42 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:15:42 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:15:52 on Oct 04,2019, Elapsed time: 0:09:22
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 11:15:52 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft8n16c1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8n16c1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMDR
add wave -position end  sim:/simulClocks/meuClock/SaidaMeuDado
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in Module altsyncram_body at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 50573
# Error opening C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/altera/verilog/src/altera_mf.v
# Path name 'C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/altera/verilog/src/altera_mf.v' doesn't exist.
run -all
add wave -position end  sim:/simulClocks/meuClock/SeletorMuxW
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:30:54 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 11:30:54 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:30:54 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:30:55 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:31:05 on Oct 04,2019, Elapsed time: 0:15:13
# Errors: 1, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 11:31:05 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft3qx1rn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qx1rn
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:37:41 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 11:37:41 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:37:41 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:37:41 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:38:03 on Oct 04,2019, Elapsed time: 0:06:58
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 11:38:03 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft2z8wj1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2z8wj1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:20:15 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:20:15 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:20:16 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:20:16 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:20:32 on Oct 04,2019, Elapsed time: 1:42:29
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:20:33 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft88qc9j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft88qc9j
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:25:53 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:25:53 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:25:53 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:25:53 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:25:57 on Oct 04,2019, Elapsed time: 0:05:24
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:25:58 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft4wcnsq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4wcnsq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:34:46 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:34:46 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:34:46 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:34:46 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:35:09 on Oct 04,2019, Elapsed time: 0:09:11
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:35:09 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftw8j77v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw8j77v
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:42:00 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:42:00 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:42:00 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:42:00 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:04 on Oct 04,2019, Elapsed time: 0:06:55
# Errors: 0, Warnings: 22
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:42:04 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftrncye7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrncye7
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_1.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_1.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:44:43 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:44:43 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:44:43 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:44:43 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:44:46 on Oct 04,2019, Elapsed time: 0:02:42
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:44:46 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftbw6tjd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbw6tjd
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:46:42 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:46:42 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:46:42 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:46:42 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:46 on Oct 04,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:46:47 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftkgm9sr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkgm9sr
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:49:46 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:49:46 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:49:46 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:49:46 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:49:51 on Oct 04,2019, Elapsed time: 0:03:04
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:49:51 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft51t0sw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft51t0sw
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:53:00 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:53:00 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:53:01 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:53:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:53:06 on Oct 04,2019, Elapsed time: 0:03:15
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:53:06 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftzidbgk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzidbgk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/LerEscreMem64
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:58:13 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 13:58:13 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:58:13 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:58:13 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:18 on Oct 04,2019, Elapsed time: 0:05:12
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 13:58:18 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftc7syks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc7syks
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/LerEscreMem64
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMeuDado
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMDR
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
# Break key hit
# Break in Module Memoria64 at Memoria64.sv line 44
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:09:20 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:09:20 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:09:20 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:09:21 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:09:26 on Oct 04,2019, Elapsed time: 0:11:08
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:09:26 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfttd3veq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttd3veq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:10:49 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:10:49 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:10:49 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:10:49 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:11:00 on Oct 04,2019, Elapsed time: 0:01:34
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:11:01 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftme47gh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftme47gh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:12:58 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:12:58 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:12:58 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:12:58 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:02 on Oct 04,2019, Elapsed time: 0:02:01
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:13:02 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft8f2kss".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8f2kss
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:18:21 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:18:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:18:21 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:18:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:18:30 on Oct 04,2019, Elapsed time: 0:05:28
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:18:30 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftk3ehcm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk3ehcm
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:22:25 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:22:25 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:22:25 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:22:25 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:22:31 on Oct 04,2019, Elapsed time: 0:04:01
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:22:31 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftnd3640".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnd3640
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:25:48 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:25:48 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:25:48 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:25:48 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:25:55 on Oct 04,2019, Elapsed time: 0:03:24
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:25:55 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjyi7gt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjyi7gt
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:30:04 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:30:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:30:04 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:30:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:10 on Oct 04,2019, Elapsed time: 0:04:15
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:30:10 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftsm4b7m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsm4b7m
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:31:23 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:31:23 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:31:23 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:31:23 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:31:27 on Oct 04,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:31:27 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft62w83y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft62w83y
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:32:00 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:32:01 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:32:01 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:32:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:04 on Oct 04,2019, Elapsed time: 0:00:37
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:32:05 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfttw6t4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttw6t4i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:33:07 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:33:08 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:33:08 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:33:08 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:12 on Oct 04,2019, Elapsed time: 0:01:07
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:33:12 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft6v4ymf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6v4ymf
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:35:48 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:35:48 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:35:48 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:35:48 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:35:54 on Oct 04,2019, Elapsed time: 0:02:42
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:35:54 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftredggh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftredggh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:40:05 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:40:05 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:40:05 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:40:05 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:40:12 on Oct 04,2019, Elapsed time: 0:04:18
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:40:12 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft9mmqs9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9mmqs9
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:54:19 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:54:19 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:54:19 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:54:20 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:54:30 on Oct 04,2019, Elapsed time: 0:14:18
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:54:30 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftamh2qx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftamh2qx
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:56:49 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 14:56:49 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:56:49 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 14:56:49 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:53 on Oct 04,2019, Elapsed time: 0:02:23
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 14:56:53 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqsetcg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqsetcg
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:03:11 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:03:11 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:03:11 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:03:12 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:03:17 on Oct 04,2019, Elapsed time: 0:06:24
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:03:17 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftewzght".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftewzght
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:07:21 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:07:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:07:21 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:07:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:07:26 on Oct 04,2019, Elapsed time: 0:04:09
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:07:27 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft41giid".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft41giid
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:10:37 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:10:37 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:10:37 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:10:37 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:10:43 on Oct 04,2019, Elapsed time: 0:03:16
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:10:43 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftg5rmje".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg5rmje
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:13:01 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:13:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:13:01 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:13:01 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:13:05 on Oct 04,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:13:05 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft92w6g6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft92w6g6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:13:32 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(595): 'escreveDadoBancoReg' is not a variable
# ** Error: UniControle.sv(595): Illegal LHS of assignment.
# ** Error (suppressible): (vlog-8386) UniControle.sv(595): An enum variable 'escreveDadoBancoReg' may only be assigned the same enum typed variable or one of its values. Value '0' requires an explicit cast.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 15:13:32 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:13:44 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:13:44 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:13:44 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:13:44 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:13:51 on Oct 04,2019, Elapsed time: 0:00:46
# Errors: 5, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:13:51 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqnst4x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqnst4x
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:15:09 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:15:09 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:15:09 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:15:09 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:15:13 on Oct 04,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:15:13 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft4s0wqs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4s0wqs
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:17:00 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:17:00 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:17:00 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:17:00 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:05 on Oct 04,2019, Elapsed time: 0:01:52
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:17:05 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftmqdfcc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmqdfcc
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:18:21 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:18:21 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:18:21 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:18:22 on Oct 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:18:30 on Oct 04,2019, Elapsed time: 0:01:25
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:18:30 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft85k6v4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft85k6v4
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:22:04 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:22:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:22:04 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:22:04 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:22:08 on Oct 04,2019, Elapsed time: 0:03:38
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:22:08 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftyrtxm3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyrtxm3
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/BancoDeRegistrador/regs
restart
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(189): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(189): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(197): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(197): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(205): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(205): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:44:32 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:44:32 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:44:32 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:44:32 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:42 on Oct 04,2019, Elapsed time: 0:22:34
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:44:42 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftwim72r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwim72r
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:45:12 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:45:12 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:45:12 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:45:12 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:45:16 on Oct 04,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:45:16 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftfv4ev6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfv4ev6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:45:57 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:45:57 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:45:57 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:45:57 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:46:01 on Oct 04,2019, Elapsed time: 0:00:45
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:46:01 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft2hh1wz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2hh1wz
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:51:23 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:51:23 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:51:23 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:51:23 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:51:30 on Oct 04,2019, Elapsed time: 0:05:29
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:51:30 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftsx57zk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsx57zk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-master/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:52:24 on Oct 04,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 15:52:24 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:52:24 on Oct 04,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 15:52:24 on Oct 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:28 on Oct 04,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 15:52:28 on Oct 04,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftsbrwkk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsbrwkk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# End time: 15:53:04 on Oct 04,2019, Elapsed time: 0:00:36
# Errors: 0, Warnings: 29
