INFO-FLOW: Workspace /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1 opened at Fri May 12 16:31:49 CDT 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintex7/kintex7 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-2 
Execute       ap_part_info -name xc7k160t-fbg484-2 -data single -quiet 
Command       ap_part_info done; 3.08 sec.
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7k160t-fbg484-2 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-2'
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       get_default_platform 
Command     set_part done; 3.33 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-2 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.63 sec.
Execute   set_part xc7k160t-fbg484-2 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data single -quiet 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7k160t-fbg484-2 
Execute       ap_part_info -name xc7k160t-fbg484-2 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'exercise1.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling exercise1.c as C
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       is_encrypted exercise1.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "exercise1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E exercise1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c
Command       clang done; 2.91 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c std=gnu89 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c"  -o "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/useless.bc
Command       clang done; 2.89 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute       source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c std=gnu89 -directive=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c std=gnu89 -directive=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/xilinx-dataflow-lawyer.exercise1.pp.0.c.diag.yml /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/xilinx-dataflow-lawyer.exercise1.pp.0.c.out.log 2> /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/xilinx-dataflow-lawyer.exercise1.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/tidy-3.1.exercise1.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/tidy-3.1.exercise1.pp.0.c.out.log 2> /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/tidy-3.1.exercise1.pp.0.c.err.log 
Command         ap_eval done; 0.18 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/xilinx-legacy-rewriter.exercise1.pp.0.c.out.log 2> /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/xilinx-legacy-rewriter.exercise1.pp.0.c.err.log 
Command       tidy_31 done; 0.34 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pragma.1.c std=gnu89 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.bc
Command       clang done; 2.89 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/exercise1.g.bc -hls-opt -except-internalize lec9Ex2 -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.47 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 53521 ; free virtual = 90041
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 53521 ; free virtual = 90041
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.pp.bc -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.47 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lec9Ex2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.0.bc -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 53509 ; free virtual = 90028
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.1.bc -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework/Exercise1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-72] exercise1.c:6: unsupported c/c++ library function 'malloc'.
ERROR: [SYNCHK 200-41] exercise1.c:6: unsupported pointer reinterpretation from type 'i8*' to type 'i64*'.
ERROR: [SYNCHK 200-61] exercise1.c:10: unsupported memory access on variable which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 1.54 sec.
Command     elaborate done; error code: 2; 12.52 sec.
Command   csynth_design done; error code: 2; 12.53 sec.
Command ap_source done; error code: 1; 16.42 sec.
Execute cleanup_all 
