{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585598187241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585598187241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 16:56:27 2020 " "Processing started: Mon Mar 30 16:56:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585598187241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585598187241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xbar_stage_8 -c xbar_stage_8 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off xbar_stage_8 -c xbar_stage_8 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585598187241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585598188076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585598188076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xbar_stage_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xbar_stage_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xbar_stage_8-rtl " "Found design unit 1: xbar_stage_8-rtl" {  } { { "xbar_stage_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_stage_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585598209935 ""} { "Info" "ISGN_ENTITY_NAME" "1 xbar_stage_8 " "Found entity 1: xbar_stage_8" {  } { { "xbar_stage_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_stage_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585598209935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585598209935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xbar_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xbar_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xbar_gen-rtl " "Found design unit 1: xbar_gen-rtl" {  } { { "xbar_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585598209949 ""} { "Info" "ISGN_ENTITY_NAME" "1 xbar_gen " "Found entity 1: xbar_gen" {  } { { "xbar_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585598209949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585598209949 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic xbar_stage_8.vhd(19) " "VHDL Type Mismatch error at xbar_stage_8.vhd(19): indexed name returns a value whose type does not match \"std_logic\", the type of the target expression" {  } { { "xbar_stage_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_stage_8.vhd" 19 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Design Software" 0 -1 1585598209950 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "y2 xbar_stage_8.vhd(19) " "VHDL error at xbar_stage_8.vhd(19): object \"y2\" is used but not declared" {  } { { "xbar_stage_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_stage_8.vhd" 19 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1585598209951 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y2 xbar_stage_8.vhd(19) " "VHDL error at xbar_stage_8.vhd(19): cannot associate formal port \"y2\" of mode \"out\" with an expression" {  } { { "xbar_stage_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/xbar_stage_8/xbar_stage_8.vhd" 19 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Design Software" 0 -1 1585598209951 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585598210072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 30 16:56:50 2020 " "Processing ended: Mon Mar 30 16:56:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585598210072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585598210072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585598210072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585598210072 ""}
