Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jul 17 15:47:28 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u5/aux_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.413        0.000                      0                   66        0.190        0.000                      0                   66        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.413        0.000                      0                   66        0.190        0.000                      0                   66        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.014ns (22.921%)  route 3.410ns (77.079%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 f  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.284     9.570    uo/unseg_0
    SLICE_X61Y21         FDCE                                         r  uo/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.506    14.847    uo/CLK
    SLICE_X61Y21         FDCE                                         r  uo/unseg_reg/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)       -0.103    14.983    uo/unseg_reg
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.138ns (26.054%)  route 3.230ns (73.946%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.103     9.390    uo/unseg_0
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.514    uo/cuenta[22]
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.164    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.138ns (26.072%)  route 3.227ns (73.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.100     9.387    uo/unseg_0
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.511 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     9.511    uo/cuenta[23]
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.081    15.168    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.164ns (26.492%)  route 3.230ns (73.508%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.103     9.390    uo/unseg_0
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.540 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.540    uo/cuenta[25]
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.205    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.164ns (26.510%)  route 3.227ns (73.490%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.100     9.387    uo/unseg_0
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.537 r  uo/cuenta[24]_i_1/O
                         net (fo=1, routed)           0.000     9.537    uo/cuenta[24]
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.205    uo/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.138ns (26.733%)  route 3.119ns (73.267%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.993     9.279    uo/unseg_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.403 r  uo/cuenta[14]_i_1/O
                         net (fo=1, routed)           0.000     9.403    uo/cuenta[14]
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    uo/CLK
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.165    uo/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.138ns (26.783%)  route 3.111ns (73.217%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.985     9.271    uo/unseg_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     9.395    uo/cuenta[15]
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    uo/CLK
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.169    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.160ns (27.110%)  route 3.119ns (72.890%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.993     9.279    uo/unseg_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.146     9.425 r  uo/cuenta[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.425    uo/cuenta[17]
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    uo/CLK
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.206    uo/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.166ns (27.262%)  route 3.111ns (72.737%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.985     9.271    uo/unseg_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.423 r  uo/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     9.423    uo/cuenta[16]
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    uo/CLK
    SLICE_X60Y18         FDCE                                         r  uo/cuenta_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.206    uo/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.138ns (27.044%)  route 3.070ns (72.956%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    uo/cuenta_reg_n_0_[18]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.432     7.025    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.607     7.757    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.282     8.163    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.287 f  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.944     9.230    uo/unseg_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.354 r  uo/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.354    uo/cuenta[18]
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.188    uo/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  5.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    u5/CLK
    SLICE_X63Y24         FDRE                                         r  u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  u5/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.648    u5/unseg_reg_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.099     1.747 r  u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.747    u5/aux_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     1.977    u5/CLK
    SLICE_X63Y24         FDRE                                         r  u5/aux_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091     1.556    u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.117     1.726    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.834    u5/p_1_in[12]
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    u5/CLK
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.118     1.727    u5/cuenta_reg_n_0_[16]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u5/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.835    u5/p_1_in[16]
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    u5/CLK
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    u5/CLK
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.119     1.729    u5/cuenta_reg_n_0_[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    u5/p_1_in[8]
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.982    u5/CLK
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    u5/CLK
    SLICE_X63Y19         FDRE                                         r  u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     1.731    u5/cuenta_reg_n_0_[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.839    u5/p_1_in[4]
    SLICE_X63Y19         FDRE                                         r  u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    u5/CLK
    SLICE_X63Y19         FDRE                                         r  u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    u5/CLK
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u5/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.114     1.724    u5/cuenta_reg_n_0_[5]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  u5/cuenta0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.839    u5/p_1_in[5]
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.982    u5/CLK
    SLICE_X63Y20         FDRE                                         r  u5/cuenta_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u5/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     1.730    u5/cuenta_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.841    u5/p_1_in[11]
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    u5/CLK
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.117     1.726    u5/cuenta_reg_n_0_[13]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  u5/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.841    u5/p_1_in[13]
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    u5/CLK
    SLICE_X63Y22         FDRE                                         r  u5/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    u5/CLK
    SLICE_X63Y23         FDRE                                         r  u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           0.117     1.724    u5/cuenta_reg_n_0_[17]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  u5/cuenta0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.839    u5/p_1_in[17]
    SLICE_X63Y23         FDRE                                         r  u5/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    u5/CLK
    SLICE_X63Y23         FDRE                                         r  u5/cuenta_reg[17]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.117     1.726    u5/cuenta_reg_n_0_[9]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  u5/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.841    u5/p_1_in[9]
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    u5/CLK
    SLICE_X63Y21         FDRE                                         r  u5/cuenta_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u5/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.223ns  (logic 5.136ns (36.109%)  route 9.087ns (63.891%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.501 r  u1/segmento_OBUF[6]_inst_i_32/O
                         net (fo=5, routed)           1.037     6.538    u1/segmento_OBUF[6]_inst_i_32_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  u1/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.652     7.314    u1/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     8.480    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.150     8.630 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.869    10.499    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    14.223 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.223    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.030ns  (logic 5.153ns (36.732%)  route 8.876ns (63.268%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.152     5.529 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.865     6.394    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.332     6.726 f  u1/segmento_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.592     7.318    u1/segmento_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.442 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.870     8.312    u1/segmento_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.436 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.498    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.030 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.030    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.020ns  (logic 5.149ns (36.724%)  route 8.871ns (63.276%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.501 r  u1/segmento_OBUF[6]_inst_i_32/O
                         net (fo=5, routed)           1.037     6.538    u1/segmento_OBUF[6]_inst_i_32_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  u1/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.652     7.314    u1/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     8.470    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.152     8.622 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.285    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    14.020 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.020    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.970ns  (logic 4.890ns (35.006%)  route 9.080ns (64.994%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.501 r  u1/segmento_OBUF[6]_inst_i_32/O
                         net (fo=5, routed)           1.037     6.538    u1/segmento_OBUF[6]_inst_i_32_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  u1/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.652     7.314    u1/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     8.470    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.594 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.871    10.466    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.970 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.970    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.811ns  (logic 4.915ns (35.589%)  route 8.896ns (64.411%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.501 r  u1/segmento_OBUF[6]_inst_i_32/O
                         net (fo=5, routed)           1.037     6.538    u1/segmento_OBUF[6]_inst_i_32_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  u1/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.652     7.314    u1/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     8.480    u1/segmento_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.604 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.677    10.282    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.811 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.811    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 5.150ns (37.331%)  route 8.645ns (62.669%))
  Logic Levels:           9  (FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.468     4.985    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.150     5.135 r  u1/segmento_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.844     5.979    u1/segmento_OBUF[6]_inst_i_31_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.326     6.305 r  u1/segmento_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.808     7.113    u1/segmento_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.034     8.271    u1/segmento_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.395 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864    10.259    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.794 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.794    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.779ns  (logic 5.157ns (37.427%)  route 8.622ns (62.573%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          1.280     1.798    u1/L0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     1.922 r  u1/segmento_OBUF[6]_inst_i_47/O
                         net (fo=6, routed)           1.037     2.959    u1/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.083 r  u1/segmento_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.310     4.393    u1/segmento_OBUF[6]_inst_i_41_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.517 r  u1/segmento_OBUF[6]_inst_i_14/O
                         net (fo=8, routed)           0.860     5.377    u1/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.152     5.529 r  u1/segmento_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.865     6.394    u1/segmento_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.332     6.726 f  u1/segmento_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.592     7.318    u1/segmento_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.442 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.856     8.298    u1/segmento_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.422 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.822    10.244    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.779 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.779    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.313ns (59.745%)  route 2.906ns (40.255%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u4/cuenta_reg[0]/Q
                         net (fo=11, routed)          1.040     1.496    u4/Q[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.152     1.648 r  u4/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     3.514    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.219 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.219    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.214ns (60.185%)  route 2.788ns (39.815%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u4/cuenta_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u4/cuenta_reg[1]/Q
                         net (fo=16, routed)          0.930     1.349    u4/Q[1]
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.296     1.645 r  u4/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.858     3.503    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.002 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.002    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.103ns (59.020%)  route 2.849ns (40.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u4/cuenta_reg[0]/Q
                         net (fo=11, routed)          1.040     1.496    u4/Q[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.124     1.620 r  u4/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.809     3.429    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.952 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.952    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[6]/Q
                         net (fo=9, routed)           0.127     0.291    u1/cuenta_reg_n_0_[6]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  u1/cuenta_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    u1/cuenta_reg[4]_i_1_n_5
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.184ns (42.627%)  route 0.248ns (57.373%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.248     0.389    u4/Q[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.043     0.432 r  u4/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    u4/cuenta[1]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  u4/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u4/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.248     0.389    u4/Q[0]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  u4/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.434    u4/cuenta[0]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  u4/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[6]/Q
                         net (fo=9, routed)           0.127     0.291    u1/cuenta_reg_n_0_[6]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  u1/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    u1/cuenta_reg[4]_i_1_n_4
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.273ns (59.792%)  route 0.184ns (40.208%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[3]/Q
                         net (fo=7, routed)           0.184     0.348    u1/cuenta_reg_n_0_[3]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  u1/cuenta[0]_i_3/O
                         net (fo=1, routed)           0.000     0.393    u1/cuenta[0]_i_3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.457 r  u1/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.457    u1/cuenta_reg[0]_i_1_n_4
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.279ns (59.823%)  route 0.187ns (40.177%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u1/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.187     0.351    u1/cuenta_reg_n_0_[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  u1/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     0.396    u1/cuenta[0]_i_6_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.466 r  u1/cuenta_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.466    u1/cuenta_reg[0]_i_1_n_7
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.279ns (57.682%)  route 0.205ns (42.318%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  u1/cuenta_reg[4]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[4]/Q
                         net (fo=6, routed)           0.205     0.369    u1/cuenta_reg_n_0_[4]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.484 r  u1/cuenta_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.484    u1/cuenta_reg[4]_i_1_n_7
    SLICE_X60Y25         FDCE                                         r  u1/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.302ns (61.712%)  route 0.187ns (38.288%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.187     0.351    u1/cuenta_reg_n_0_[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.043     0.394 r  u1/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     0.394    u1/cuenta[0]_i_2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.489 r  u1/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.489    u1/cuenta_reg[0]_i_1_n_6
    SLICE_X60Y24         FDCE                                         r  u1/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.279ns (56.842%)  route 0.212ns (43.158%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE                         0.000     0.000 r  u1/cuenta_reg[8]/C
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[8]/Q
                         net (fo=13, routed)          0.212     0.376    u1/cuenta_reg_n_0_[8]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.421 r  u1/cuenta[8]_i_4/O
                         net (fo=1, routed)           0.000     0.421    u1/cuenta[8]_i_4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.491 r  u1/cuenta_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.491    u1/cuenta_reg[8]_i_1_n_7
    SLICE_X60Y26         FDCE                                         r  u1/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.279ns (56.269%)  route 0.217ns (43.731%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=14, routed)          0.217     0.381    u1/L[15]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.496 r  u1/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.496    u1/cuenta_reg[12]_i_1_n_7
    SLICE_X60Y27         FDCE                                         r  u1/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.441ns (27.464%)  route 3.807ns (72.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.807     5.248    uo/AR[0]
    SLICE_X61Y24         FDCE                                         f  uo/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.501     4.842    uo/CLK
    SLICE_X61Y24         FDCE                                         r  uo/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/unseg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.441ns (29.181%)  route 3.498ns (70.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.498     4.939    uo/AR[0]
    SLICE_X61Y21         FDCE                                         f  uo/unseg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.506     4.847    uo/CLK
    SLICE_X61Y21         FDCE                                         r  uo/unseg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.441ns (30.113%)  route 3.345ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.345     4.786    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.441ns (30.113%)  route 3.345ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.345     4.786    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.441ns (30.113%)  route 3.345ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.345     4.786    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.441ns (30.113%)  route 3.345ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.345     4.786    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.441ns (31.099%)  route 3.193ns (68.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.193     4.635    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.441ns (31.099%)  route 3.193ns (68.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.193     4.635    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.441ns (31.099%)  route 3.193ns (68.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.193     4.635    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.441ns (31.099%)  route 3.193ns (68.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=45, routed)          3.193     4.635    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507     4.848    uo/CLK
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.341%)  route 1.361ns (86.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.361     1.571    uo/AR[0]
    SLICE_X60Y17         FDCE                                         f  uo/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    uo/CLK
    SLICE_X60Y17         FDCE                                         r  uo/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.210ns (12.860%)  route 1.420ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.420     1.629    uo/AR[0]
    SLICE_X60Y15         FDCE                                         f  uo/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    uo/CLK
    SLICE_X60Y15         FDCE                                         r  uo/cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.210ns (12.860%)  route 1.420ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.420     1.629    uo/AR[0]
    SLICE_X60Y15         FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    uo/CLK
    SLICE_X60Y15         FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.210ns (12.860%)  route 1.420ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.420     1.629    uo/AR[0]
    SLICE_X60Y15         FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    uo/CLK
    SLICE_X60Y15         FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.210ns (12.860%)  route 1.420ns (87.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.420     1.629    uo/AR[0]
    SLICE_X60Y15         FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    uo/CLK
    SLICE_X60Y15         FDCE                                         r  uo/cuenta_reg[3]/C





