# do binary_counter4_pulse_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro09/binary_counter4_pulse.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:03:46 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro09/binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:03:46 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
edit binary_counter4_pulse_run_msim_rtl_vhdl.do
ls
# binary_counter4_pulse_run_msim_rtl_vhdl.do
# msim_transcript
# rtl_work
pwd
# /home/aluno/ELD_IFSC/Encontro09/simulation/modelsim
ls ../..
# binary_counter4_pulse.qpf
# binary_counter4_pulse.qsf
# binary_counter4_pulse.vhd
# binary_counter4_pulse.vhd.bak
# binary_counter4_pulse_nativelink_simulation.rpt
# db
# incremental_db
# output_files
# simulation
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:57 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:10:57 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binary_counter4_pulse(two_seg_arch)
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:12:13 on Oct 22,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-23-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:24 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:13:24 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:25 on Oct 22,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:13:25 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
add wave -position insertpoint  \
sim:/binary_counter4_pulse/clk \
sim:/binary_counter4_pulse/reset \
sim:/binary_counter4_pulse/max_pulse \
sim:/binary_counter4_pulse/q \
sim:/binary_counter4_pulse/r_reg \
sim:/binary_counter4_pulse/r_next
force -freeze sim:/binary_counter4_pulse/reset 0 0
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
force -freeze sim:/binary_counter4_pulse/reset 1 0
run
run
run
force -freeze sim:/binary_counter4_pulse/reset 0 0
run
run
force -freeze sim:/binary_counter4_pulse/clk 1 0
run
force -freeze sim:/binary_counter4_pulse/clk 0 0
run
force -freeze sim:/binary_counter4_pulse/clk 1 0
run
force -freeze sim:/binary_counter4_pulse/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:39:07 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:08 on Oct 22,2024, Elapsed time: 0:25:43
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:39:08 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:00 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:41:00 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:00 on Oct 22,2024, Elapsed time: 0:01:52
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:41:00 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:08 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:50:08 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:08 on Oct 22,2024, Elapsed time: 0:09:08
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:50:08 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:23 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:50:23 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:23 on Oct 22,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:50:23 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:54 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:51:54 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:51:54 on Oct 22,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:51:54 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:39 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:52:39 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:40 on Oct 22,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:52:40 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:56 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:52:56 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:56 on Oct 22,2024, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:52:56 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ps  Iteration: 1  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:09 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:53:09 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:10 on Oct 22,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:53:10 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:48 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:53:48 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:48 on Oct 22,2024, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:53:48 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:31 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:54:31 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:54:31 on Oct 22,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:54:31 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ps  Iteration: 1  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:53 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:54:53 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:54:53 on Oct 22,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:54:53 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ps  Iteration: 1  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:28 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:55:28 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:28 on Oct 22,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:55:28 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ps  Iteration: 1  Instance: /binary_counter4_pulse
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:55 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:55:55 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:55 on Oct 22,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:55:55 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro09/simulation/modelsim/wave.do
do tb_bin_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:40 on Oct 22,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 14:57:40 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:40 on Oct 22,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 14:57:40 on Oct 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_counter4_pulse
edit wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro09/simulation/modelsim/wave.do
# End time: 15:06:48 on Oct 22,2024, Elapsed time: 0:09:08
# Errors: 0, Warnings: 1
