/*
 * Copyright (C) 2007 STMicroelectronics Limited
 * Authors: Mark Glaisher <Mark.Glaisher@st.com>
 *          Stuart Menefy <stuart.menefy@st.com>
 *
 * May be copied or modified under the terms of the GNU General Public
 * License.  See linux/COPYING for more information.
 */

enum __stb7100_fdma_req_ids {
	STB7100_FDMA_REQ_SPDIF_TEST =	0,
	STB7100_FDMA_REQ_NOT_CONN_1,
	STB7100_FDMA_REQ_NOT_CONN_2,
	STB7100_FDMA_REQ_VIDEO_HDMI,
	STB7100_FDMA_REQ_DISEQC_HALF_EMPTY,
	STB7100_FDMA_REQ_DISEQC_HALF_FULL,
	STB7100_FDMA_REQ_SH4_SCIF_RX,
	STB7100_FDMA_REQ_SH4_SCIF_TX,
	STB7100_FDMA_REQ_SSC_0_RX,
	STB7100_FDMA_REQ_SSC_1_RX,
	STB7100_FDMA_REQ_SSC_2_RX,	/* 10 */
	STB7100_FDMA_REQ_SSC_0_TX,
	STB7100_FDMA_REQ_SSC_1_TX,
	STB7100_FDMA_REQ_SSC_2_TX,
	STB7100_FDMA_REQ_UART_0_RX,
	STB7100_FDMA_REQ_UART_1_RX,
	STB7100_FDMA_REQ_UART_2_RX,
	STB7100_FDMA_REQ_UART_3_RX,
	STB7100_FDMA_REQ_UART_0_TX,
	STB7100_FDMA_REQ_UART_1_TX,
	STB7100_FDMA_REQ_UART_2_TX,	/* 20 */
	STB7100_FDMA_REQ_UART_3_TX,
	STB7100_FDMA_REQ_EXT_PIO_0,
	STB7100_FDMA_REQ_EXT_PIO_1,
	STB7100_FDMA_REQ_CPXM_DECRYPT,
	STB7100_FDMA_REQ_CPXM_ENCRYPT,
	STB7100_FDMA_REQ_PCM_0,
	STB7100_FDMA_REQ_PCM_1,
	STB7100_FDMA_REQ_PCM_READ,
	STB7100_FDMA_REQ_SPDIF,
	STB7100_FDMA_REQ_SWTS,		/* 30 */
	STB7100_FDMA_REQ_UNUSED
};

enum __stb7109_fdma_reqids {
	STB7109_FDMA_REQ_UNUSED =0,//0
	STB7109_FDMA_DMA_REQ_HDMI_AVI,
	STB7109_FDMA_REQ_DISEQC_HALF_EMPTY,
	STB7109_FDMA_REQ_DISEQC_HALF_FULL,
	STB7109_FDMA_REQ_SH4_SCIF_RX,
	STB7109_FDMA_REQ_SH4_SCIF_TX,//5
	STB7109_FDMA_REQ_SSC_0_RX,//6-8
	STB7109_FDMA_REQ_SSC_1_RX,
	STB7109_FDMA_REQ_SSC_2_RX,
	STB7109_FDMA_REQ_SSC_0_TX,//9-11
	STB7109_FDMA_REQ_SSC_1_TX,
	STB7109_FDMA_REQ_SSC_2_TX,
	STB7109_FDMA_REQ_UART_0_RX,//12-15
	STB7109_FDMA_REQ_UART_1_RX,
	STB7109_FDMA_REQ_UART_2_RX,
	STB7109_FDMA_REQ_UART_3_RX,
	STB7109_FDMA_REQ_UART_0_TX,//16-19
	STB7109_FDMA_REQ_UART_1_TX,
	STB7109_FDMA_REQ_UART_2_TX,
	STB7109_FDMA_REQ_UART_3_TX,
	STB7109_FDMA_REQ_REQ_EXT_PIO_0,//20
	STB7109_FDMA_REQ_REQ_EXT_PIO_1,//21
	STB7109_FDMA_REQ_CPXM_DECRYPT,
	STB7109_FDMA_REQ_CPXM_ENCRYPT,
	STB7109_FDMA_REQ_PCM_0=24,//24
	STB7109_FDMA_REQ_PCM_1,
	STB7109_FDMA_REQ_PCM_READ,
	STB7109_FDMA_REQ_SPDIF,
	STB7109_FDMA_REQ_SWTS_0,
	STB7109_FDMA_REQ_SWTS_1,
	STB7109_FDMA_REQ_SWTS_2
};

enum __stb7200_fdma_reqids {
	STB7200_FDMA_REQ_CNT0 =0,
	STB7200_FDMA_REQ_CNT1,
	STB7200_FDMA_REQ_HDMI,
	STB7200_FDMA_REQ_DISEQC0_TX_HALF_EMPTY,
	STB7200_FDMA_REQ_DISEQC0_RX_HALF_FULL,
	STB7200_FDMA_REQ_DISEQC1_TX_HALF_EMPTY,
	STB7200_FDMA_REQ_DISEQC1_RX_HALF_FULL,
	STB7200_FDMA_REQ_SH4_SCIF_RX,
	STB7200_FDMA_REQ_SH4_SCIF_TX,
	STB7200_FDMA_REQ_SSC_0_RX,
	STB7200_FDMA_REQ_SSC_1_RX,//10
	STB7200_FDMA_REQ_SSC_2_RX,
	STB7200_FDMA_REQ_SSC_3_RX,
	STB7200_FDMA_REQ_SSC_4_RX,
	STB7200_FDMA_REQ_SSC_0_TX,
	STB7200_FDMA_REQ_SSC_1_TX,
	STB7200_FDMA_REQ_SSC_2_TX,
	STB7200_FDMA_REQ_SSC_3_TX,
	STB7200_FDMA_REQ_SSC_4_TX,//18
	STB7200_FDMA_REQ_UART_0_RX,
	STB7200_FDMA_REQ_UART_1_RX,
	STB7200_FDMA_REQ_UART_2_RX,
	STB7200_FDMA_REQ_UART_3_RX,
	STB7200_FDMA_REQ_UART_0_TX,
	STB7200_FDMA_REQ_UART_1_TX,
	STB7200_FDMA_REQ_UART_2_TX,
	STB7200_FDMA_REQ_UART_3_TX,
	STB7200_FDMA_REQ_EMI_DMA0,
	STB7200_FDMA_REQ_EMI_DMA1,
	STB7200_FDMA_REQ_CPXM_DECRYPT_IN,
	STB7200_FDMA_REQ_CPXM_DECRYPT_OUT,//30
	STB7200_FDMA_REQ_CPXM_ENCRYPT_IN,
	STB7200_FDMA_REQ_CPXM_ENCRYPT_OUT,
	STB7200_FDMA_REQ_PCM0,
	STB7200_FDMA_REQ_PCM1,
	STB7200_FDMA_REQ_PCM2,
	STB7200_FDMA_REQ_PCM3,
	STB7200_FDMA_REQ_PCMIN,
	STB7200_FDMA_REQ_SPDIF,
	STB7200_FDMA_REQ_HDMI_PCM,
	STB7200_FDMA_REQ_HDMI_SPDIF,
	STB7200_FDMA_REQ_TELETEXT,
	STB7200_FDMA_REQ_TELETEXT_SDOUT,
	STB7200_FDMA_REQ_MODEM_PCM_PLAY,
	STB7200_FDMA_REQ_MODEM_PCM_READ,
	STB7200_FDMA_REQ_UHF_EMPTY,
	STB7200_FDMA_REQ_UHF_FULL,
	STB7200_FDMA_REQ_SRC_IP,
	STB7200_FDMA_REQ_SRC_OP
	/*49 - 54 reserved*/
};
