#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 31 18:59:37 2023
# Process ID: 7572
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11248 C:\Users\R9000X\Desktop\jiekou_lab\lab4\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.xpr
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
add_files -scan_for_includes {C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_wrapper.v C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_defines.v C:/Users/R9000X/Desktop/jiekou_lab/lab4/rtl_src/ptc/ptc_top.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ptc_wrapper ptc_wrapper_0
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_adr_o] [get_bd_pins ptc_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_o] [get_bd_pins ptc_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_sel_o] [get_bd_pins ptc_wrapper_0/wb_sel_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_we_o] [get_bd_pins ptc_wrapper_0/wb_we_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_cyc_o] [get_bd_pins ptc_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_stb_o] [get_bd_pins ptc_wrapper_0/wb_stb_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_ack_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
undo
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins ptc_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins ptc_wrapper_0/wb_rst_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
undo
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
undo
connect_bd_net [get_bd_pins syscon_wrapper_0/ptc_irq] [get_bd_pins ptc_wrapper_0/wb_inta_o]
update_module_reference swerv_soc_syscon_wrapper_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq3] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq4] [get_bd_pins xlconcat_0/In3]
delete_bd_objs [get_bd_nets extintsrc_req_0_1] [get_bd_ports extintsrc_req_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_ports dout_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {-466 -175} [get_bd_ports i_sw]
set_property location {-474 -7} [get_bd_ports dmi_reg_addr_0]
set_property location {-481 10} [get_bd_ports dmi_reg_en_0]
set_property location {-477 -23} [get_bd_ports dmi_reg_en_0]
set_property location {-480 18} [get_bd_ports dmi_reg_wr_en_0]
set_property location {-464 196} [get_bd_ports i_uart_rx]
validate_bd_design -force
validate_bd_design -force
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
