Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 12:54:52 2021
| Host         : DESKTOP-K1L16CN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           24 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                 Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  door_lock_code/piezzo0/piezo_o_reg_i_2_n_0 |                                              |                                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/display_o[3]_i_1_n_0          | BTNC_IBUF                                   |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/display_o[7]_i_1_n_0          | BTNC_IBUF                                   |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/entered_password[11]_i_1_n_0  |                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/display_o[11]_i_1_n_0         | BTNC_IBUF                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/entered_password[15]_i_1_n_0  |                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/entered_password[7]_i_1_n_0   |                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/display_o[15]_i_1_n_0         | BTNC_IBUF                                   |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/FSM_onehot_s_state[6]_i_1_n_0 | BTNC_IBUF                                   |                5 |              7 |         1.40 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/clk_en0/E[0]                  | BTNC_IBUF                                   |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/current_password_1            | BTNC_IBUF                                   |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                        |                                              |                                             |               14 |             28 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                        |                                              | door_lock_code/piezzo0/clock_divider_0/tmp  |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG                        |                                              | door_lock_code/piezzo0/clock_divider_1/tmp  |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG                        |                                              | driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG                        | door_lock_code/counter[0]_i_1_n_0            | BTNC_IBUF                                   |                8 |             32 |         4.00 |
+---------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


