# Copyright (c) 2025- Idein Inc.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice (including the next
# paragraph) shall be included in all copies or substantial portions of the
# Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.
import numpy as np

from videocore7.assembler import *
from videocore7.assembler import Assembly, qpu
from videocore7.driver import Array, Driver


@qpu
def qpu_simple_unifa(asm: Assembly) -> None:
    nop(sig=ldunifrf(rf0))
    nop(sig=ldunifrf(rf1))


@qpu
def qpu_unifa(asm: Assembly) -> None:
    reg_n = rf1
    reg_src0 = rf2
    reg_src1 = rf3
    reg_dst = rf4
    reg_inc = rf5

    nop(sig=ldunifrf(reg_n))
    nop(sig=ldunifrf(reg_src0))
    nop(sig=ldunifrf(reg_src1))
    nop(sig=ldunifrf(reg_dst))

    eidx(rf10)
    shl(rf10, rf10, 2)
    add(reg_src0, reg_src0, rf10)
    add(reg_src1, reg_src1, rf10)
    add(reg_dst, reg_dst, rf10)

    mov(reg_inc, 4)
    shl(reg_inc, reg_inc, 4)

    # Case 1
    # Address is taken from element zero.
    mov(unifa, reg_src0)
    # Three delays are required for the data to be ready.
    nop()
    nop()
    sub(rf10, reg_n, 1, cond="pushz")
    L.l0
    nop(sig=ldunifa)
    b(R.l0, cond="na0")
    mov(tmud, rf0)
    mov(tmua, reg_dst).add(reg_dst, reg_dst, reg_inc)
    sub(rf10, rf10, 1, cond="pushz")

    # Case 2
    # Ordinary uniform and sideband uniform simultaneous reads.
    b(R.l1, cond="always").unif_addr(reg_src0)
    mov(unifa, reg_src1)
    sub(rf10, reg_n, 1, cond="pushz")
    nop()
    L.l1
    nop(sig=ldunif)
    mov(tmud, rf0, sig=ldunifa)
    mov(tmua, reg_dst).add(reg_dst, reg_dst, reg_inc)
    b(R.l1, cond="na0")
    mov(tmud, rf0)
    mov(tmua, reg_dst).add(reg_dst, reg_dst, reg_inc)
    sub(rf10, rf10, 1, cond="pushz")

    # Case 3
    # Check if the two uniform streams proceed mutually-exclusively.
    #
    # Timeline:
    #
    #  time | unif     | unifa
    # ------+----------+----------
    #  T0   | set addr |
    #  T1   | load     |
    #  T2   |          | load
    #  T3   |          | set addr
    #  T4   |          | load
    #  T5   | load     |
    #  T0   | set addr |
    #  T1   | load     |
    #  T2   |          | load
    #  T3   |          | set addr
    #  T4   |          | load
    #  T5   | load     |
    #  ...  | ...      | ...

    # Branch takes the second element as a new uniform address.
    quad_rotate(reg_src1, reg_src1, -1)
    shr(rf10, reg_n, 1)
    mov(unifa, reg_src0).add(reg_src0, reg_src0, 4)
    L.l2
    b(R.l3, cond="always").unif_addr(reg_src1)  # T0
    add(reg_src1, reg_src1, 8)
    sub(rf10, rf10, 1, cond="pushz")
    nop()
    L.l3
    nop(sig=ldunif)  # T1
    mov(tmud, rf0)
    mov(tmua, reg_dst, sig=ldunifa).mov(unifa, reg_src0)  # T2, T3
    mov(tmud, rf0)
    add(reg_dst, reg_dst, reg_inc)
    add(reg_src0, reg_src0, 8)
    mov(tmua, reg_dst, sig=ldunifa).add(reg_dst, reg_dst, reg_inc)  # T4
    mov(tmud, rf0, sig=ldunif)  # T5
    b(R.l2, cond="na0")
    mov(tmua, reg_dst).add(reg_dst, reg_dst, reg_inc)
    mov(tmud, rf0)
    mov(tmua, reg_dst).add(reg_dst, reg_dst, reg_inc)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_unifa() -> None:
    n = 4 * 137

    assert n >= 2 and n % 2 == 0

    with Driver() as drv:
        code = drv.program(qpu_unifa)
        unif: Array[np.uint32] = drv.alloc(4, dtype=np.uint32)
        src0: Array[np.uint32] = drv.alloc(n, dtype=np.uint32)
        src1: Array[np.uint32] = drv.alloc(n, dtype=np.uint32)
        dst: Array[np.uint32] = drv.alloc((5, n, 16), dtype=np.uint32)

        rng = np.random.default_rng()
        src0[:] = rng.integers(1, 2**32 - 1, size=n)
        src1[:] = rng.integers(1, 2**32 - 1, size=n)
        dst[:, :] = 0

        unif[0] = n
        unif[1] = src0.addresses()[0]
        unif[2] = src1.addresses()[0]
        unif[3] = dst.addresses()[0, 0, 0]

        drv.execute(code, local_invocation=(16, 1, 1), uniforms=unif.addresses()[0])

        # Case 1
        assert np.all(dst[0] == src0.reshape(n, 1))

        # Case 2
        assert np.all(dst[1:3, 0::2].reshape(n, 16) == src0.reshape(n, 1))
        assert np.all(dst[1:3, 1::2].reshape(n, 16) == src1.reshape(n, 1))

        # Case 3
        assert np.all(dst[3:5].reshape(-1, 4, 16)[:, [1, 2]].reshape(-1, 16) == src0.reshape(n, 1))
        assert np.all(dst[3:5].reshape(-1, 4, 16)[:, [0, 3]].reshape(-1, 16) == src1.reshape(n, 1))
