// Seed: 781549979
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    output supply1 id_7
);
  assign id_7 = 1;
  assign module_1._id_13 = 0;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0  = 32'd98,
    parameter id_1  = 32'd36,
    parameter id_13 = 32'd8,
    parameter id_2  = 32'd53,
    parameter id_5  = 32'd48
) (
    output wor _id_0,
    input uwire _id_1,
    input tri1 _id_2
    , id_17 = 1,
    input supply1 void id_3,
    output tri1 id_4,
    inout tri1 _id_5,
    input uwire id_6,
    output tri0 id_7[-1 : id_5],
    output tri id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11[id_0 : -1],
    input tri id_12,
    input wor _id_13,
    output tri1 id_14,
    output uwire id_15
);
  assign id_0 = id_9;
  tri [id_2 : -1 'h0] id_18 = id_18, id_19 = 1;
  tri [-1 : -1] id_20 = 1'h0;
  wor id_21 = 1 - 1'b0;
  assign id_20 = -1;
  logic id_22[-1 : id_13  ===  id_1] = id_11;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_6,
      id_3,
      id_3,
      id_11,
      id_15,
      id_7
  );
endmodule
