Analysis & Synthesis report for microarchitecture
Sun Oct 01 17:13:34 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "shift_left_2:shiftleft2_jump"
 10. Port Connectivity Checks: "RegBit:MEMWB_RegWrite"
 11. Port Connectivity Checks: "RegBit:MEMWB_MemtoReg"
 12. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister0"
 13. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister1"
 14. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister2"
 15. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister3"
 16. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister4"
 17. Port Connectivity Checks: "register:MEMWB_ALUResult"
 18. Port Connectivity Checks: "register:MEMWB_ReadDataOfMem"
 19. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister0"
 20. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister1"
 21. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister2"
 22. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister3"
 23. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister4"
 24. Port Connectivity Checks: "RegBit:EXMEM_MemWrite"
 25. Port Connectivity Checks: "RegBit:EXMEM_MemRead"
 26. Port Connectivity Checks: "RegBit:EXMEM_RegWrite"
 27. Port Connectivity Checks: "RegBit:EXMEM_MemtoReg"
 28. Port Connectivity Checks: "register:EXMEM_WriteDataOfMem"
 29. Port Connectivity Checks: "register:EXMEM_ALUResult"
 30. Port Connectivity Checks: "alu:alu_block|addsub:add2"
 31. Port Connectivity Checks: "alu:alu_block|alu1bit:alu31"
 32. Port Connectivity Checks: "alu:alu_block|alu1bit:alu30"
 33. Port Connectivity Checks: "alu:alu_block|alu1bit:alu29"
 34. Port Connectivity Checks: "alu:alu_block|alu1bit:alu28"
 35. Port Connectivity Checks: "alu:alu_block|alu1bit:alu27"
 36. Port Connectivity Checks: "alu:alu_block|alu1bit:alu26"
 37. Port Connectivity Checks: "alu:alu_block|alu1bit:alu25"
 38. Port Connectivity Checks: "alu:alu_block|alu1bit:alu24"
 39. Port Connectivity Checks: "alu:alu_block|alu1bit:alu23"
 40. Port Connectivity Checks: "alu:alu_block|alu1bit:alu22"
 41. Port Connectivity Checks: "alu:alu_block|alu1bit:alu21"
 42. Port Connectivity Checks: "alu:alu_block|alu1bit:alu20"
 43. Port Connectivity Checks: "alu:alu_block|alu1bit:alu19"
 44. Port Connectivity Checks: "alu:alu_block|alu1bit:alu18"
 45. Port Connectivity Checks: "alu:alu_block|alu1bit:alu17"
 46. Port Connectivity Checks: "alu:alu_block|alu1bit:alu16"
 47. Port Connectivity Checks: "alu:alu_block|alu1bit:alu15"
 48. Port Connectivity Checks: "alu:alu_block|alu1bit:alu14"
 49. Port Connectivity Checks: "alu:alu_block|alu1bit:alu13"
 50. Port Connectivity Checks: "alu:alu_block|alu1bit:alu12"
 51. Port Connectivity Checks: "alu:alu_block|alu1bit:alu11"
 52. Port Connectivity Checks: "alu:alu_block|alu1bit:alu10"
 53. Port Connectivity Checks: "alu:alu_block|alu1bit:alu9"
 54. Port Connectivity Checks: "alu:alu_block|alu1bit:alu8"
 55. Port Connectivity Checks: "alu:alu_block|alu1bit:alu7"
 56. Port Connectivity Checks: "alu:alu_block|alu1bit:alu6"
 57. Port Connectivity Checks: "alu:alu_block|alu1bit:alu5"
 58. Port Connectivity Checks: "alu:alu_block|alu1bit:alu4"
 59. Port Connectivity Checks: "alu:alu_block|alu1bit:alu3"
 60. Port Connectivity Checks: "alu:alu_block|alu1bit:alu2"
 61. Port Connectivity Checks: "alu:alu_block|alu1bit:alu1"
 62. Port Connectivity Checks: "alu:alu_block"
 63. Port Connectivity Checks: "RegBit:IDEX_ALUOp0"
 64. Port Connectivity Checks: "RegBit:IDEX_ALUOp1"
 65. Port Connectivity Checks: "RegBit:IDEX_JRControl"
 66. Port Connectivity Checks: "RegBit:IDEX_Branch"
 67. Port Connectivity Checks: "RegBit:IDEX_MemWrite"
 68. Port Connectivity Checks: "RegBit:IDEX_MemRead"
 69. Port Connectivity Checks: "RegBit:IDEX_RegWrite"
 70. Port Connectivity Checks: "RegBit:IDEX_MemtoReg"
 71. Port Connectivity Checks: "RegBit:IDEX_ALUSrc"
 72. Port Connectivity Checks: "RegBit:IDEX_RegDst"
 73. Port Connectivity Checks: "register:IDEX_rs_rt_rd"
 74. Port Connectivity Checks: "register:IDEX_Im16_Ext"
 75. Port Connectivity Checks: "register:IDEX_ReadData2"
 76. Port Connectivity Checks: "register:IDEX_ReadData1"
 77. Port Connectivity Checks: "register:IDEX_PC4"
 78. Port Connectivity Checks: "Add:Add1|adder1bit:adder1bit31"
 79. Port Connectivity Checks: "Add:Add1|adder1bit:adder1bit0"
 80. Port Connectivity Checks: "Add:Add1"
 81. Post-Synthesis Netlist Statistics for Top Partition
 82. Elapsed Time Per Partition
 83. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 01 17:13:34 2023       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; microarchitecture                           ;
; Top-level Entity Name           ; MIPSpipeline                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; MIPSpipeline       ; microarchitecture  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/regfile.sv          ;         ;
; instr.txt                        ; yes             ; User File                    ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/instr.txt           ;         ;
; InstructionMem.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv   ;         ;
; Add.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv              ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv              ;         ;
; dataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/dataMem.sv          ;         ;
; zero_extend.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/zero_extend.sv      ;         ;
; shift_left_2.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/shift_left_2.sv     ;         ;
; mux2x32to32.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x32to32.sv      ;         ;
; sign_extend.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/sign_extend.sv      ;         ;
; mux2x5to5.v                      ; yes             ; User Verilog HDL File        ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x5to5.v         ;         ;
; Control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/Control.sv          ;         ;
; ALUControl_Block.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/ALUControl_Block.sv ;         ;
; JRControl_Block.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/JRControl_Block.sv  ;         ;
; ForwardingUnit.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv   ;         ;
; mux3x32to32.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux3x32to32.sv      ;         ;
; StallControl.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv     ;         ;
; flush_block.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/flush_block.sv      ;         ;
; Discard_Instr.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/Discard_Instr.sv    ;         ;
; WB_forward.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv       ;         ;
; CompareAddress.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/CompareAddress.sv   ;         ;
; MIPSpipeline.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv     ;         ;
; D_FF.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/D_FF.sv             ;         ;
; RegBit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/RegBit.sv           ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/luism/source/repos/AC1/project2/microarchitecture/register.sv         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; |MIPSpipeline              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |MIPSpipeline       ; MIPSpipeline ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_left_2:shiftleft2_jump"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Out32[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; In32[31..26]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_RegWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_MemtoReg" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister1" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister2" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister3" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister4" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "register:MEMWB_ALUResult" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "register:MEMWB_ReadDataOfMem" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister1" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister2" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister3" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister4" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemRead" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_RegWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemtoReg" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "register:EXMEM_WriteDataOfMem" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC                 ;
+---------+-------+----------+------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "register:EXMEM_ALUResult" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|addsub:add2"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu31" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu30" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu29" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu28" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu27" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu26" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu25" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu24" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu23" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu22" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu21" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu20" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu19" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu18" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu17" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu16" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu15" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu14" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu13" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu12" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu11" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu10" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu9" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu8" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu7" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu6" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu5" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu4" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu3" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu2" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu1" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; CarryOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUOp0" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUOp1" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_JRControl" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_Branch" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemWrite" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemRead" ;
+---------+-------+----------+--------------------+
; Port    ; Type  ; Severity ; Details            ;
+---------+-------+----------+--------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC       ;
+---------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_RegWrite" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemtoReg" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUSrc" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_RegDst" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_rs_rt_rd"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; RegOut[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegOut[10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WriteEn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_Im16_Ext" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_ReadData2" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_ReadData1" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "register:IDEX_PC4" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC     ;
+---------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Add:Add1|adder1bit:adder1bit31"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Add:Add1|adder1bit:adder1bit0" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Add:Add1"       ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; B[31..3] ; Input ; Info     ; Stuck at GND ;
; B[1..0]  ; Input ; Info     ; Stuck at GND ;
; B[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 01 17:13:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microarchitecture -c microarchitecture
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/regfile.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file instructionmem.sv
    Info (12023): Found entity 1: InstructionMem File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 2
    Info (12023): Found entity 2: instrmemstimulous File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 55
Info (12021): Found 2 design units, including 2 entities, in source file add.sv
    Info (12023): Found entity 1: Add File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 3
    Info (12023): Found entity 2: adder1bit File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 45
Info (12021): Found 5 design units, including 5 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 3
    Info (12023): Found entity 2: alu1bit File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 66
    Info (12023): Found entity 3: addsub File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 78
    Info (12023): Found entity 4: adder File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 88
    Info (12023): Found entity 5: mux21 File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: dataMem File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/dataMem.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.sv
    Info (12023): Found entity 1: zero_extend File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/zero_extend.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.sv
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/shift_left_2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32to32.sv
    Info (12023): Found entity 1: mux2x32to32 File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x32to32.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/sign_extend.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5to5.v
    Info (12023): Found entity 1: mux2x5to5 File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux2x5to5.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: Control File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Control.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol_block.sv
    Info (12023): Found entity 1: ALUControl_Block File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ALUControl_Block.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file jrcontrol_block.sv
    Info (12023): Found entity 1: JRControl_Block File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/JRControl_Block.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux3x32to32.sv
    Info (12023): Found entity 1: mux3x32to32 File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/mux3x32to32.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file stallcontrol.sv
    Info (12023): Found entity 1: StallControl File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file flush_block.sv
    Info (12023): Found entity 1: flush_block File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/flush_block.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file discard_instr.sv
    Info (12023): Found entity 1: Discard_Instr File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Discard_Instr.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file wb_forward.sv
    Info (12023): Found entity 1: WB_forward File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file compareaddress.sv
    Info (12023): Found entity 1: CompareAddress File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/CompareAddress.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mipspipeline.sv
    Info (12023): Found entity 1: MIPSpipeline File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/D_FF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regbit.sv
    Info (12023): Found entity 1: RegBit File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/RegBit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/register.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Add.sv(51): created implicit net for "c1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Add.sv(52): created implicit net for "c2" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Add.sv(53): created implicit net for "c3" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(43): created implicit net for "notcr31" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 43
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(48): created implicit net for "addsub31Out" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(48): created implicit net for "crrout31" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(51): created implicit net for "o1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 51
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(52): created implicit net for "o2" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(53): created implicit net for "o3" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(54): created implicit net for "o4" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(55): created implicit net for "o5" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(56): created implicit net for "o6" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 56
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(57): created implicit net for "o7" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 57
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(58): created implicit net for "o8" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 58
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(59): created implicit net for "o9" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(60): created implicit net for "o10" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(70): created implicit net for "addsubOut" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(71): created implicit net for "xorOut" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 71
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(72): created implicit net for "xorlessOut" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(81): created implicit net for "notb" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 81
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(82): created implicit net for "b1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(94): created implicit net for "c1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 94
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(95): created implicit net for "c2" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 95
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(96): created implicit net for "c3" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 96
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(106): created implicit net for "nsel" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(107): created implicit net for "O1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 107
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(108): created implicit net for "O2" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 108
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(10): created implicit net for "a" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(11): created implicit net for "b" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 11
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(12): created implicit net for "x" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(16): created implicit net for "c" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(17): created implicit net for "d" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(18): created implicit net for "y" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 18
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(23): created implicit net for "notx" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(27): created implicit net for "b1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(28): created implicit net for "d1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 28
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(29): created implicit net for "x1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(30): created implicit net for "y1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at ForwardingUnit.sv(33): created implicit net for "notx1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/ForwardingUnit.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(36): created implicit net for "OrRsRt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(37): created implicit net for "notOrRsRt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(45): created implicit net for "OrRtRt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(46): created implicit net for "notOrRtRt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 46
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(54): created implicit net for "ec1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(62): created implicit net for "ec2" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 62
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(65): created implicit net for "xorop" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 65
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(66): created implicit net for "xoroprt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 66
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(67): created implicit net for "OrOut" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at StallControl.sv(68): created implicit net for "Condition" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 68
Warning (10236): Verilog HDL Implicit Net warning at flush_block.sv(13): created implicit net for "notflush" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/flush_block.sv Line: 13
Warning (10236): Verilog HDL Implicit Net warning at WB_forward.sv(27): created implicit net for "orOut1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at CompareAddress.sv(12): created implicit net for "OrAddr" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/CompareAddress.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at MIPSpipeline.sv(103): created implicit net for "ID_flush" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 103
Warning (10227): Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for "EX_rt" declares packed dimensions but the port declaration declaration does not File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 9
Info (10499): HDL info at StallControl.sv(7): see declaration for object "EX_rt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 7
Warning (10227): Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for "ID_rs" declares packed dimensions but the port declaration declaration does not File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 9
Info (10499): HDL info at StallControl.sv(7): see declaration for object "ID_rs" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 7
Warning (10227): Verilog HDL Port Declaration warning at StallControl.sv(9): data type declaration for "ID_rt" declares packed dimensions but the port declaration declaration does not File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 9
Info (10499): HDL info at StallControl.sv(7): see declaration for object "ID_rt" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/StallControl.sv Line: 7
Info (12127): Elaborating entity "MIPSpipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPSpipeline.sv(16): object "rd" assigned a value but never read File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 16
Info (12128): Elaborating entity "register" for hierarchy "register:PC_Reg" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 46
Info (12128): Elaborating entity "RegBit" for hierarchy "register:PC_Reg|RegBit:bit31" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/register.sv Line: 6
Info (12128): Elaborating entity "D_FF" for hierarchy "register:PC_Reg|RegBit:bit31|D_FF:DFF0" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/RegBit.sv Line: 11
Info (12128): Elaborating entity "Add" for hierarchy "Add:Add1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 47
Info (12128): Elaborating entity "adder1bit" for hierarchy "Add:Add1|adder1bit:adder1bit0" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/Add.sv Line: 7
Info (12128): Elaborating entity "InstructionMem" for hierarchy "InstructionMem:InstructionMem1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 49
Warning (10850): Verilog HDL warning at InstructionMem.sv(49): number of words (15) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 49
Warning (10030): Net "instrmem.data_a" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 6
Warning (10030): Net "instrmem.waddr_a" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 6
Warning (10030): Net "instrmem.we_a" at InstructionMem.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/InstructionMem.sv Line: 6
Info (12128): Elaborating entity "Control" for hierarchy "Control:MainControl" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 78
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:Register_File" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 90
Info (12128): Elaborating entity "WB_forward" for hierarchy "WB_forward:WB_forward_block" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 93
Info (12128): Elaborating entity "CompareAddress" for hierarchy "WB_forward:WB_forward_block|CompareAddress:Compare1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv Line: 28
Info (12128): Elaborating entity "mux2x32to32" for hierarchy "WB_forward:WB_forward_block|mux2x32to32:muxReadData1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/WB_forward.sv Line: 34
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 95
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:zero_extend1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 97
Info (12128): Elaborating entity "JRControl_Block" for hierarchy "JRControl_Block:JRControl_Block1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 101
Info (12128): Elaborating entity "Discard_Instr" for hierarchy "Discard_Instr:Discard_Instr_Block" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 103
Info (12128): Elaborating entity "flush_block" for hierarchy "flush_block:flush_block1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 107
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:Forwarding_Block" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 134
Info (12128): Elaborating entity "mux3x32to32" for hierarchy "mux3x32to32:mux3A" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 136
Info (12128): Elaborating entity "ALUControl_Block" for hierarchy "ALUControl_Block:ALUControl_Block1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 141
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_block" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 145
Info (12128): Elaborating entity "alu1bit" for hierarchy "alu:alu_block|alu1bit:alu0" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 11
Info (12128): Elaborating entity "addsub" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 70
Info (12128): Elaborating entity "mux21" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1|mux21:mux1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 82
Info (12128): Elaborating entity "adder" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1|adder:adder1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/alu.sv Line: 84
Info (12128): Elaborating entity "mux2x5to5" for hierarchy "mux2x5to5:muxRegDst" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 148
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dataMem1" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 170
Info (12128): Elaborating entity "StallControl" for hierarchy "StallControl:StallControl_block" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 188
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:shiftleft2_bne" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 192
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 4
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/luism/source/repos/AC1/project2/microarchitecture/MIPSpipeline.sv Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Sun Oct 01 17:13:34 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


