INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find .\stage2TestMemory
ERROR:sim -    Coregen is looking for
   /home/user/csse232/JALA-CPU/stage2TestMemory
ERROR:sim - Unable to find .\stage2TestMemory
ERROR:sim -    Coregen is looking for
   /home/user/csse232/JALA-CPU/stage2TestMemory
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Resolving generics for 'blk_mem_gen_v6_3'...
Applying external generics to 'blk_mem_gen_v6_3'...
Delivering associated files for 'blk_mem_gen_v6_3'...
Delivering EJava files for 'blk_mem_gen_v6_3'...
Generating implementation netlist for 'blk_mem_gen_v6_3'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v6_3'...
Running synthesis for 'blk_mem_gen_v6_3'
Running ngcbuild...
Writing VEO instantiation template for 'blk_mem_gen_v6_3'...
Writing Verilog behavioral simulation model for 'blk_mem_gen_v6_3'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blk_mem_gen_v6_3'...
Generating metadata file...
Generating ISE project...
XCO file found: blk_mem_gen_v6_3.xco
XMDF file found: blk_mem_gen_v6_3_xmdf.tcl
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.asy -view all
-origin_type imported
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.ngc -view all
-origin_type created
Checking file "/home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.ngc" for
project device match ...
File "/home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.ngc" device
information matches project device.
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.sym -view all
-origin_type imported
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3.veo -view all
-origin_type imported
Adding /home/user/csse232/JALA-CPU/tmp/_cg/blk_mem_gen_v6_3_readme.txt -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v6_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'blockmemory16kout2'.
