WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547208 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 2 min 38 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547209 cumulative IPC: 3.92587 (Simulation time: 0 hr 2 min 38 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547209 (Simulation time: 0 hr 2 min 38 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 5742312 heartbeat IPC: 3.12979 cumulative IPC: 3.12979 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9270903 heartbeat IPC: 2.834 cumulative IPC: 2.97456 (Simulation time: 0 hr 9 min 51 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 12731333 heartbeat IPC: 2.88982 cumulative IPC: 2.94577 (Simulation time: 0 hr 13 min 37 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16222861 heartbeat IPC: 2.86408 cumulative IPC: 2.92491 (Simulation time: 0 hr 17 min 23 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 19917366 heartbeat IPC: 2.70673 cumulative IPC: 2.87851 (Simulation time: 0 hr 20 min 27 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 17370158 cumulative IPC: 2.87851 (Simulation time: 0 hr 20 min 27 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 17370158 (Simulation time: 0 hr 20 min 27 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.87851 instructions: 50000001 cycles: 17370158
CPU 0 Branch Prediction Accuracy: 99.9837% MPKI: 0.01582 Average ROB Occupancy at Mispredict: 325.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0093
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723500  HIT:     496351  MISS:     227149
LLC LOAD         ACCESS:     307718  HIT:     207458  MISS:     100260
LLC RFO          ACCESS:     264596  HIT:     137803  MISS:     126793
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     151084  HIT:     151084  MISS:          0
LLC TRANSLATION  ACCESS:        102  HIT:          6  MISS:         96
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 243.699 cycles
cpu0_DTLB TOTAL       ACCESS:    9636668  HIT:    9563189  MISS:      73479
cpu0_DTLB LOAD         ACCESS:    9636668  HIT:    9563189  MISS:      73479
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.79882 cycles
cpu0_ITLB TOTAL       ACCESS:      14033  HIT:      14009  MISS:         24
cpu0_ITLB LOAD         ACCESS:      14033  HIT:      14009  MISS:         24
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 128.875 cycles
cpu0_L1D TOTAL       ACCESS:   11648162  HIT:    6177657  MISS:    5470505
cpu0_L1D LOAD         ACCESS:    7876789  HIT:    4583794  MISS:    3292995
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3770287  HIT:    1593124  MISS:    2177163
cpu0_L1D TRANSLATION  ACCESS:       1086  HIT:        739  MISS:        347
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.9818 cycles
cpu0_L1I TOTAL       ACCESS:      17318  HIT:      12846  MISS:       4472
cpu0_L1I LOAD         ACCESS:      17318  HIT:      12846  MISS:       4472
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 82.0211 cycles
cpu0_L2C TOTAL       ACCESS:    1261829  HIT:     689320  MISS:     572509
cpu0_L2C LOAD         ACCESS:     630697  HIT:     322979  MISS:     307718
cpu0_L2C RFO          ACCESS:     279532  HIT:      14934  MISS:     264598
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351477  HIT:     351386  MISS:         91
cpu0_L2C TRANSLATION  ACCESS:        123  HIT:         21  MISS:        102
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 117.118 cycles
cpu0_STLB TOTAL       ACCESS:      15730  HIT:      14873  MISS:        857
cpu0_STLB LOAD         ACCESS:      15730  HIT:      14873  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 266.873 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     141966
  ROW_BUFFER_MISS:      84795
 AVG DBUS CONGESTED CYCLE:    3.93275
 WQ ROW_BUFFER_HIT:      10155
  ROW_BUFFER_MISS:      37422  FULL:          0

