Analysis & Synthesis report for ov5640_vga
Sat May 10 17:18:37 2025
eLinx 64-Bit Version 3.0 


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state
 10. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state
 11. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state
 12. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state
 13. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state
 14. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 15. State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 16. State Machine - |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo
 24. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
 25. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
 26. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
 27. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
 28. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
 29. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
 30. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
 31. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
 32. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
 33. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo
 34. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
 35. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
 36. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
 37. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
 38. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
 39. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
 40. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
 41. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
 42. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
 43. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_vga_640x480
 44. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst
 46. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst
 47. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst
 48. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst
 49. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo
 50. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
 51. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo
 52. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
 53. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
 54. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
 55. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
 56. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
 57. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
 58. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst
 59. altpll Parameter Settings by Entity Instance
 60. dcfifo Parameter Settings by Entity Instance
 61. scfifo Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data"
 63. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
 64. Port Connectivity Checks: "sdram_top:sdram_top_inst"
 65. Port Connectivity Checks: "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2006-2024 eHiWay Corporation
Your use of eHiWay Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the eHiWay Program License 
Subscription Agreement, eHiWay MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by eHiWay and sold by 
eHiWay or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat May 10 17:18:37 2025            ;
; eLinx 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; ov5640_vga                                       ;
; Top-level Entity Name       ; ov5640_vga_640x480                               ;
; Family                      ; eHiChip6                                          ;
; Total logic elements        ; 1,528                                            ;
; Total pins                  ; 73                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 32,768                                           ;
; DSP block 9-bit elements    ; 0                                                ;
; Total PLLs                  ; 1                                                ;
; Total DLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EQ6HL130      ;                    ;
; Top-level entity name                                                      ; ov5640_vga_640x480 ; ov5640_vga         ;
; Family name                                                                ; eHiChip6            ; Cyclone IV GX      ;
; Maximum Number of M512 Memory Blocks                                       ; 0                  ; -1 (Unlimited)     ;
; Maximum Number of M-RAM/M144K Memory Blocks                                ; 0                  ; -1 (Unlimited)     ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-20        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; ov5640_vga.srcs/sources_1/new/ov5640_data.v        ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_data.v                               ;         ;
; ov5640_vga.srcs/sources_1/new/ov5640_cfg.v         ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_cfg.v                                ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_a_ref.v        ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v                               ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_top.v          ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_top.v                                 ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_write.v        ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_write.v                               ;         ;
; ov5640_vga.srcs/sources_1/new/i2c_ctrl.v           ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v                                  ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_read.v         ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_read.v                                ;         ;
; ov5640_vga.srcs/sources_1/new/fifo_ctrl.v          ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/fifo_ctrl.v                                 ;         ;
; ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v                        ;         ;
; ov5640_vga.srcs/sources_1/new/vga_ctrl.v           ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/vga_ctrl.v                                  ;         ;
; ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v     ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v                            ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_arbit.v        ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_arbit.v                               ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_ctrl.v         ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v                                ;         ;
; ov5640_vga.srcs/sources_1/new/ov5640_top.v         ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_top.v                                ;         ;
; ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v                        ;         ;
; ov5640_vga.srcs/sources_1/new/sdram_init.v         ; yes             ; User Verilog HDL File        ; D:/ehiway/ov5640_vga.srcs/sources_1/new/sdram_init.v                                ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; dcfifo.tdf                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                                  ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                                     ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                                        ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                                  ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc                                ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_3fm1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/dcfifo_3fm1.tdf                                                        ;         ;
; db/a_gray2bin_v6b.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/a_gray2bin_v6b.tdf                                                     ;         ;
; db/a_graycounter_t26.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/a_graycounter_t26.tdf                                                  ;         ;
; db/a_graycounter_u26.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/a_graycounter_u26.tdf                                                  ;         ;
; db/altsyncram_s861.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/altsyncram_s861.tdf                                                    ;         ;
; db/alt_synch_pipe_0e8.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/alt_synch_pipe_0e8.tdf                                                 ;         ;
; db/dffpipe_qe9.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/dffpipe_qe9.tdf                                                        ;         ;
; db/alt_synch_pipe_1e8.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/alt_synch_pipe_1e8.tdf                                                 ;         ;
; db/dffpipe_re9.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/dffpipe_re9.tdf                                                        ;         ;
; db/add_sub_l0c.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/add_sub_l0c.tdf                                                        ;         ;
; db/cmpr_ls5.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/cmpr_ls5.tdf                                                           ;         ;
; db/cmpr_si8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/cmpr_si8.tdf                                                           ;         ;
; db/cntr_bva.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/cntr_bva.tdf                                                           ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_f2fifo.inc            ;         ;
; a_fffifo.tdf                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf            ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_ff.inc                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_ff.inc              ;         ;
; lpm_ff.tdf                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_ff.tdf              ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_rhc.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/mux_rhc.tdf                                                            ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_decode.inc          ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/cmpconst.inc            ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_qve.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/cntr_qve.tdf                                                           ;         ;
; a_fefifo.tdf                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf            ;         ;
; lpm_compare.tdf                                    ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                                       ; yes             ; Megafunction                 ; d:/competition/elinx3.0/bin/passkey/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_04g.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ehiway/db/cmpr_04g.tdf                                                           ;         ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 1528  ;
;     -- Combinational with no register       ; 780   ;
;     -- Register only                        ; 321   ;
;     -- Combinational with a register        ; 427   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 683   ;
;     -- 3 input functions                    ; 212   ;
;     -- 2 input functions                    ; 299   ;
;     -- 1 input functions                    ; 13    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1359  ;
;     -- arithmetic mode                      ; 169   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 54    ;
;     -- asynchronous clear/load mode         ; 748   ;
;                                             ;       ;
; Total registers                             ; 748   ;
; Total logic cells in carry chains           ; 188   ;
; I/O pins                                    ; 73    ;
; Total memory bits                           ; 32768 ;
; DSP block 9-bit elements                    ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 717   ;
; Total fan-out                               ; 7046  ;
; Average fan-out                             ; 4.31  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                     ; Library Name ;
+--------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_vga_640x480                                          ; 1528 (5)    ; 748          ; 32768       ; 0            ; 0       ; 0         ; 0         ; 73   ; 0            ; 780 (1)      ; 321 (4)           ; 427 (0)          ; 188 (0)         ; 0 (0)      ; |ov5640_vga_640x480                                                                                                                                                                                                     ; work         ;
;    |clk_gen:clk_gen_inst|                                    ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|clk_gen:clk_gen_inst                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                                        ; work         ;
;    |ov5640_top:ov5640_top_inst|                              ; 538 (1)     ; 84           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 454 (1)      ; 24 (0)            ; 60 (0)           ; 29 (0)          ; 0 (0)      ; |ov5640_vga_640x480|ov5640_top:ov5640_top_inst                                                                                                                                                                          ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                               ; 273 (273)   ; 27           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 246 (246)    ; 6 (6)             ; 21 (21)          ; 8 (8)           ; 0 (0)      ; |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                   ; work         ;
;       |ov5640_cfg:ov5640_cfg_inst|                           ; 214 (214)   ; 25           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 189 (189)    ; 0 (0)             ; 25 (25)          ; 21 (21)         ; 0 (0)      ; |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst                                                                                                                                               ; work         ;
;       |ov5640_data:ov5640_data_inst|                         ; 50 (50)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 18 (18)           ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst                                                                                                                                             ; work         ;
;    |sdram_top:sdram_top_inst|                                ; 911 (0)     ; 640          ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 271 (0)      ; 286 (0)           ; 354 (0)          ; 139 (0)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst                                                                                                                                                                            ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                             ; 607 (79)    ; 484          ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 123 (44)     ; 250 (1)           ; 234 (34)         ; 94 (30)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                                                   ; work         ;
;          |fifo_data:rd_fifo_data|                            ; 248 (0)     ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (0)       ; 123 (0)           ; 91 (0)           ; 22 (0)          ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                                            ; work         ;
;             |dcfifo:dcfifo|                                  ; 248 (0)     ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (0)       ; 123 (0)           ; 91 (0)           ; 22 (0)          ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo                                                                                                              ; work         ;
;                |dcfifo_3fm1:auto_generated|                  ; 248 (38)    ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (5)       ; 123 (15)          ; 91 (18)          ; 22 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated                                                                                   ; work         ;
;                   |a_gray2bin_v6b:write_side_gray_converter| ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter                                          ; work         ;
;                   |a_graycounter_t26:rdptr_g|                ; 21 (21)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g                                                         ; work         ;
;                   |a_graycounter_t26:wrptr_g|                ; 17 (17)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g                                                         ; work         ;
;                   |a_graycounter_u26:read_counter_for_write| ; 17 (17)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write                                          ; work         ;
;                   |alt_synch_pipe_0e8:read_sync_registers|   ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers                                            ; work         ;
;                      |dffpipe_qe9:dffpipe18|                 ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18                      ; work         ;
;                   |alt_synch_pipe_1e8:write_sync_registers|  ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers                                           ; work         ;
;                      |dffpipe_re9:dffpipe22|                 ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22                     ; work         ;
;                   |altsyncram_s861:fifo_ram|                 ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram                                                          ; work         ;
;                   |cmpr_ls5:address_comparer|                ; 7 (7)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer                                                         ; work         ;
;                   |cntr_bva:wrptr_b|                         ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b                                                                  ; work         ;
;                   |scfifo:output_channel|                    ; 76 (0)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                             ; work         ;
;                      |a_fffifo:subfifo|                      ; 76 (3)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (3)        ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                            ; work         ;
;                         |a_fefifo:fifo_state|                ; 7 (7)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                        ; work         ;
;                         |lpm_counter:rd_ptr|                 ; 2 (0)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                         ; work         ;
;                            |cntr_qve:auto_generated|         ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated ; work         ;
;                         |lpm_ff:data_node[0][0]|             ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                     ; work         ;
;                         |lpm_ff:last_data_node[0]|           ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                   ; work         ;
;                         |lpm_ff:last_data_node[1]|           ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                   ; work         ;
;                         |lpm_ff:output_buffer|               ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer                       ; work         ;
;          |fifo_data:wr_fifo_data|                            ; 280 (0)     ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (0)       ; 126 (0)           ; 109 (0)          ; 42 (0)          ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                                            ; work         ;
;             |dcfifo:dcfifo|                                  ; 280 (0)     ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (0)       ; 126 (0)           ; 109 (0)          ; 42 (0)          ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo                                                                                                              ; work         ;
;                |dcfifo_3fm1:auto_generated|                  ; 280 (58)    ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (14)      ; 126 (18)          ; 109 (26)         ; 42 (20)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated                                                                                   ; work         ;
;                   |a_gray2bin_v6b:read_side_gray_converter|  ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter                                           ; work         ;
;                   |a_gray2bin_v6b:write_side_gray_converter| ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter                                          ; work         ;
;                   |a_graycounter_t26:rdptr_g|                ; 21 (21)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g                                                         ; work         ;
;                   |a_graycounter_t26:wrptr_g|                ; 17 (17)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g                                                         ; work         ;
;                   |a_graycounter_u26:read_counter_for_write| ; 17 (17)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write                                          ; work         ;
;                   |alt_synch_pipe_0e8:read_sync_registers|   ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers                                            ; work         ;
;                      |dffpipe_qe9:dffpipe18|                 ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18                      ; work         ;
;                   |alt_synch_pipe_1e8:write_sync_registers|  ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers                                           ; work         ;
;                      |dffpipe_re9:dffpipe22|                 ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22                     ; work         ;
;                   |altsyncram_s861:fifo_ram|                 ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram                                                          ; work         ;
;                   |cmpr_ls5:address_comparer|                ; 7 (7)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer                                                         ; work         ;
;                   |cntr_bva:rdptr_b|                         ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b                                                                  ; work         ;
;                   |cntr_bva:wrptr_b|                         ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b                                                                  ; work         ;
;                   |scfifo:output_channel|                    ; 76 (0)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                             ; work         ;
;                      |a_fffifo:subfifo|                      ; 76 (3)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (3)        ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                            ; work         ;
;                         |a_fefifo:fifo_state|                ; 7 (7)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                        ; work         ;
;                         |lpm_counter:rd_ptr|                 ; 2 (0)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                         ; work         ;
;                            |cntr_qve:auto_generated|         ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated ; work         ;
;                         |lpm_ff:data_node[0][0]|             ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                     ; work         ;
;                         |lpm_ff:last_data_node[0]|           ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                   ; work         ;
;                         |lpm_ff:last_data_node[1]|           ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                   ; work         ;
;                         |lpm_ff:output_buffer|               ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer                       ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                           ; 304 (0)     ; 156          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 36 (0)            ; 120 (0)          ; 45 (0)          ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                                                 ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|                      ; 49 (49)     ; 25           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 23 (23)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                                                    ; work         ;
;          |sdram_arbit:sdram_arbit_inst|                      ; 54 (54)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                                                    ; work         ;
;          |sdram_init:sdram_init_inst|                        ; 65 (65)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 15 (15)           ; 19 (19)          ; 15 (15)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                                                      ; work         ;
;          |sdram_read:sdram_read_inst|                        ; 84 (84)     ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 17 (17)           ; 36 (36)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                                                      ; work         ;
;          |sdram_write:sdram_write_inst|                      ; 52 (52)     ; 37           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 35 (35)          ; 10 (10)         ; 0 (0)      ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                                                    ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                                  ; 74 (74)     ; 20           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 54 (54)      ; 7 (7)             ; 13 (13)          ; 20 (20)         ; 0 (0)      ; |ov5640_vga_640x480|vga_ctrl:vga_ctrl_inst                                                                                                                                                                              ; work         ;
+--------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state                                                                                  ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; Name                 ; read_state.RD_PRE ; read_state.RD_TRP ; read_state.RD_DATA ; read_state.RD_CL ; read_state.RD_TRCD ; read_state.RD_READ ; read_state.RD_ACTIVE ; read_state.RD_IDLE ; read_state.RD_END ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; read_state.RD_IDLE   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 0                  ; 0                 ;
; read_state.RD_ACTIVE ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 1                    ; 1                  ; 0                 ;
; read_state.RD_READ   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 1                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRCD   ; 0                 ; 0                 ; 0                  ; 0                ; 1                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_CL     ; 0                 ; 0                 ; 0                  ; 1                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_DATA   ; 0                 ; 0                 ; 1                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRP    ; 0                 ; 1                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_PRE    ; 1                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_END    ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 1                 ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state                                                                      ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; Name                  ; write_state.WR_TRP ; write_state.WR_END ; write_state.WR_PRE ; write_state.WR_DATA ; write_state.WR_TRCD ; write_state.WR_WRITE ; write_state.WR_ACTIVE ; write_state.WR_IDLE ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; write_state.WR_IDLE   ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ;
; write_state.WR_ACTIVE ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 1                     ; 1                   ;
; write_state.WR_WRITE  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                    ; 0                     ; 1                   ;
; write_state.WR_TRCD   ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_DATA   ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_PRE    ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_END    ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_TRP    ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state                            ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; aref_state.AREF_END ; aref_state.AREF_TRF ; aref_state.AREF_TRP ; aref_state.AUTO_REF ; aref_state.AREF_PCHA ; aref_state.AREF_IDLE ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; aref_state.AREF_IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ;
; aref_state.AREF_PCHA ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 1                    ;
; aref_state.AUTO_REF  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 1                    ;
; aref_state.AREF_TRP  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_TRF  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_END  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE                                             ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0                                                      ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1                                                      ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1                                                      ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1                                                      ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1                                                      ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state                                                                         ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; init_state.INIT_TMRD ; init_state.INIT_END ; init_state.INIT_MRS ; init_state.INIT_TRF ; init_state.INIT_TRP ; init_state.INIT_AR ; init_state.INIT_PRE ; init_state.INIT_IDLE ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; init_state.INIT_IDLE ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; init_state.INIT_PRE  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
; init_state.INIT_AR   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                    ;
; init_state.INIT_TRP  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TRF  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_MRS  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_END  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TMRD ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                        ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                  ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                        ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                  ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state                                                                                                                                                                                            ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4 ; yes                    ;
; Number of user-specified and inferred latches = 1     ;                                                          ;                        ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[3]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[3]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_ba[0,1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[1..12]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[0]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[3]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[1,2,4,5]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0..9]                                          ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|wr_ack_dly                                                                                                                             ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[0]                                                                                                ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[3,6..12]                                                                                        ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0..7]                                                                                                                    ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                                                       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0..7]                                                                                                                    ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]                                                                                                                       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[9]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[8]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[7]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[6]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[5]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[4]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[3]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[2]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[1]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[0]                                                              ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[15] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[14] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[13] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[12] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[15] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[14] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[13] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[12] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10] ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]  ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[0..8]                                                          ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~4                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~5                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~6                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~4                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~5                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~6                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~7                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~4                                                                                            ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~5                                                                                            ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~6                                                                                            ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~4                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~5                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~6                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~4                                                                                                                                ; Lost fanout                                                                                                                                                                                          ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~5                                                                                                                                ; Lost fanout                                                                                                                                                                                          ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~6                                                                                                                                ; Lost fanout                                                                                                                                                                                          ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~7                                                                                                                                ; Lost fanout                                                                                                                                                                                          ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en                                                                                                 ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                                                                                              ;
; Total Number of Removed Registers = 136                                                                                                                                                  ;                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2 ; Stuck at GND              ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR, ;
;                                                                 ; due to stuck port data_in ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5,        ;
;                                                                 ;                           ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA,      ;
;                                                                 ;                           ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 748   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 748   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 335   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]                                                                             ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]                                                                             ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]                                                                             ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                 ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                            ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                           ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                              ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]                                                                           ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                              ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]                                                                           ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                              ; 1       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                                                                 ; 44      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0                ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0                ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0                ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0                ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ; 1       ;
; Total number of inverted registers = 50                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_vga_640x480|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]                                                                                                                    ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                                           ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17                                                                                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_vga_640x480 ;
+----------------+--------------------------+----------------------------------------+
; Parameter Name ; Value                    ; Type                                   ;
+----------------+--------------------------+----------------------------------------+
; H_PIXEL        ; 000000000000001010000000 ; Unsigned Binary                        ;
; V_PIXEL        ; 000000000000000111100000 ; Unsigned Binary                        ;
+----------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------+
; Parameter Name                ; Value             ; Type                                  ;
+-------------------------------+-------------------+---------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                               ;
; PLL_TYPE                      ; Enhanced          ; Untyped                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                               ;
; LOCK_LOW                      ; 1                 ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                               ;
; SKIP_VCO                      ; OFF               ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                               ;
; BANDWIDTH                     ; 0                 ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 24                ; Signed Integer                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 24                ; Signed Integer                        ;
; CLK2_MULTIPLY_BY              ; 24                ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 24                ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 24                ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 24                ; Signed Integer                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                        ;
; CLK2_DIVIDE_BY                ; 48                ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 12                ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 12                ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; VCO_MIN                       ; 0                 ; Untyped                               ;
; VCO_MAX                       ; 0                 ; Untyped                               ;
; VCO_CENTER                    ; 0                 ; Untyped                               ;
; PFD_MIN                       ; 0                 ; Untyped                               ;
; PFD_MAX                       ; 0                 ; Untyped                               ;
; M_INITIAL                     ; 0                 ; Untyped                               ;
; M                             ; 0                 ; Untyped                               ;
; N                             ; 1                 ; Untyped                               ;
; M2                            ; 1                 ; Untyped                               ;
; N2                            ; 1                 ; Untyped                               ;
; SS                            ; 1                 ; Untyped                               ;
; C0_HIGH                       ; 0                 ; Untyped                               ;
; C1_HIGH                       ; 0                 ; Untyped                               ;
; C2_HIGH                       ; 0                 ; Untyped                               ;
; C3_HIGH                       ; 0                 ; Untyped                               ;
; C4_HIGH                       ; 0                 ; Untyped                               ;
; C5_HIGH                       ; 0                 ; Untyped                               ;
; C6_HIGH                       ; 0                 ; Untyped                               ;
; C7_HIGH                       ; 0                 ; Untyped                               ;
; C8_HIGH                       ; 0                 ; Untyped                               ;
; C9_HIGH                       ; 0                 ; Untyped                               ;
; C0_LOW                        ; 0                 ; Untyped                               ;
; C1_LOW                        ; 0                 ; Untyped                               ;
; C2_LOW                        ; 0                 ; Untyped                               ;
; C3_LOW                        ; 0                 ; Untyped                               ;
; C4_LOW                        ; 0                 ; Untyped                               ;
; C5_LOW                        ; 0                 ; Untyped                               ;
; C6_LOW                        ; 0                 ; Untyped                               ;
; C7_LOW                        ; 0                 ; Untyped                               ;
; C8_LOW                        ; 0                 ; Untyped                               ;
; C9_LOW                        ; 0                 ; Untyped                               ;
; C0_INITIAL                    ; 0                 ; Untyped                               ;
; C1_INITIAL                    ; 0                 ; Untyped                               ;
; C2_INITIAL                    ; 0                 ; Untyped                               ;
; C3_INITIAL                    ; 0                 ; Untyped                               ;
; C4_INITIAL                    ; 0                 ; Untyped                               ;
; C5_INITIAL                    ; 0                 ; Untyped                               ;
; C6_INITIAL                    ; 0                 ; Untyped                               ;
; C7_INITIAL                    ; 0                 ; Untyped                               ;
; C8_INITIAL                    ; 0                 ; Untyped                               ;
; C9_INITIAL                    ; 0                 ; Untyped                               ;
; C0_MODE                       ; BYPASS            ; Untyped                               ;
; C1_MODE                       ; BYPASS            ; Untyped                               ;
; C2_MODE                       ; BYPASS            ; Untyped                               ;
; C3_MODE                       ; BYPASS            ; Untyped                               ;
; C4_MODE                       ; BYPASS            ; Untyped                               ;
; C5_MODE                       ; BYPASS            ; Untyped                               ;
; C6_MODE                       ; BYPASS            ; Untyped                               ;
; C7_MODE                       ; BYPASS            ; Untyped                               ;
; C8_MODE                       ; BYPASS            ; Untyped                               ;
; C9_MODE                       ; BYPASS            ; Untyped                               ;
; C0_PH                         ; 0                 ; Untyped                               ;
; C1_PH                         ; 0                 ; Untyped                               ;
; C2_PH                         ; 0                 ; Untyped                               ;
; C3_PH                         ; 0                 ; Untyped                               ;
; C4_PH                         ; 0                 ; Untyped                               ;
; C5_PH                         ; 0                 ; Untyped                               ;
; C6_PH                         ; 0                 ; Untyped                               ;
; C7_PH                         ; 0                 ; Untyped                               ;
; C8_PH                         ; 0                 ; Untyped                               ;
; C9_PH                         ; 0                 ; Untyped                               ;
; L0_HIGH                       ; 1                 ; Untyped                               ;
; L1_HIGH                       ; 1                 ; Untyped                               ;
; G0_HIGH                       ; 1                 ; Untyped                               ;
; G1_HIGH                       ; 1                 ; Untyped                               ;
; G2_HIGH                       ; 1                 ; Untyped                               ;
; G3_HIGH                       ; 1                 ; Untyped                               ;
; E0_HIGH                       ; 1                 ; Untyped                               ;
; E1_HIGH                       ; 1                 ; Untyped                               ;
; E2_HIGH                       ; 1                 ; Untyped                               ;
; E3_HIGH                       ; 1                 ; Untyped                               ;
; L0_LOW                        ; 1                 ; Untyped                               ;
; L1_LOW                        ; 1                 ; Untyped                               ;
; G0_LOW                        ; 1                 ; Untyped                               ;
; G1_LOW                        ; 1                 ; Untyped                               ;
; G2_LOW                        ; 1                 ; Untyped                               ;
; G3_LOW                        ; 1                 ; Untyped                               ;
; E0_LOW                        ; 1                 ; Untyped                               ;
; E1_LOW                        ; 1                 ; Untyped                               ;
; E2_LOW                        ; 1                 ; Untyped                               ;
; E3_LOW                        ; 1                 ; Untyped                               ;
; L0_INITIAL                    ; 1                 ; Untyped                               ;
; L1_INITIAL                    ; 1                 ; Untyped                               ;
; G0_INITIAL                    ; 1                 ; Untyped                               ;
; G1_INITIAL                    ; 1                 ; Untyped                               ;
; G2_INITIAL                    ; 1                 ; Untyped                               ;
; G3_INITIAL                    ; 1                 ; Untyped                               ;
; E0_INITIAL                    ; 1                 ; Untyped                               ;
; E1_INITIAL                    ; 1                 ; Untyped                               ;
; E2_INITIAL                    ; 1                 ; Untyped                               ;
; E3_INITIAL                    ; 1                 ; Untyped                               ;
; L0_MODE                       ; BYPASS            ; Untyped                               ;
; L1_MODE                       ; BYPASS            ; Untyped                               ;
; G0_MODE                       ; BYPASS            ; Untyped                               ;
; G1_MODE                       ; BYPASS            ; Untyped                               ;
; G2_MODE                       ; BYPASS            ; Untyped                               ;
; G3_MODE                       ; BYPASS            ; Untyped                               ;
; E0_MODE                       ; BYPASS            ; Untyped                               ;
; E1_MODE                       ; BYPASS            ; Untyped                               ;
; E2_MODE                       ; BYPASS            ; Untyped                               ;
; E3_MODE                       ; BYPASS            ; Untyped                               ;
; L0_PH                         ; 0                 ; Untyped                               ;
; L1_PH                         ; 0                 ; Untyped                               ;
; G0_PH                         ; 0                 ; Untyped                               ;
; G1_PH                         ; 0                 ; Untyped                               ;
; G2_PH                         ; 0                 ; Untyped                               ;
; G3_PH                         ; 0                 ; Untyped                               ;
; E0_PH                         ; 0                 ; Untyped                               ;
; E1_PH                         ; 0                 ; Untyped                               ;
; E2_PH                         ; 0                 ; Untyped                               ;
; E3_PH                         ; 0                 ; Untyped                               ;
; M_PH                          ; 0                 ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; eHiChip6           ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK5                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                               ;
; DEVICE_FAMILY                 ; eHiChip6           ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                        ;
+-------------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary           ;
; BIT_CTRL       ; 1                          ; Unsigned Binary           ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary           ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+--------------------------------------------------+
; Parameter Name ; Value                      ; Type                                             ;
+----------------+----------------------------+--------------------------------------------------+
; DEVICE_ADDR    ; 0111100                    ; Unsigned Binary                                  ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary                                  ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary                                  ;
+----------------+----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; REG_NUM        ; 11111011        ; Unsigned Binary                                                 ;
; CNT_WAIT_MAX   ; 100111000100000 ; Unsigned Binary                                                 ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; PIC_WAIT       ; 1010  ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; eHiChip6     ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_3fm1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                             ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16      ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                                                                                          ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; eHiChip6 ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                          ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; eHiChip6     ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_3fm1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                             ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16      ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                                                                                          ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; eHiChip6 ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                          ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; T_POWER        ; 100111000100000 ; Unsigned Binary                                                                          ;
; P_CHARGE       ; 0010            ; Unsigned Binary                                                                          ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                          ;
; NOP            ; 0111            ; Unsigned Binary                                                                          ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                          ;
; INIT_IDLE      ; 000             ; Unsigned Binary                                                                          ;
; INIT_PRE       ; 001             ; Unsigned Binary                                                                          ;
; INIT_TRP       ; 011             ; Unsigned Binary                                                                          ;
; INIT_AR        ; 010             ; Unsigned Binary                                                                          ;
; INIT_TRF       ; 100             ; Unsigned Binary                                                                          ;
; INIT_MRS       ; 101             ; Unsigned Binary                                                                          ;
; INIT_TMRD      ; 111             ; Unsigned Binary                                                                          ;
; INIT_END       ; 110             ; Unsigned Binary                                                                          ;
; TRP_CLK        ; 010             ; Unsigned Binary                                                                          ;
; TRC_CLK        ; 111             ; Unsigned Binary                                                                          ;
; TMRD_CLK       ; 011             ; Unsigned Binary                                                                          ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                                      ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                                      ;
; AREF           ; 00100 ; Unsigned Binary                                                                                      ;
; WRITE          ; 01000 ; Unsigned Binary                                                                                      ;
; READ           ; 10000 ; Unsigned Binary                                                                                      ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; CNT_REF_MAX    ; 1011101101 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 010        ; Unsigned Binary                                                                                 ;
; TRC_CLK        ; 111        ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
; A_REF          ; 0001       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; AREF_IDLE      ; 000        ; Unsigned Binary                                                                                 ;
; AREF_PCHA      ; 001        ; Unsigned Binary                                                                                 ;
; AREF_TRP       ; 011        ; Unsigned Binary                                                                                 ;
; AUTO_REF       ; 010        ; Unsigned Binary                                                                                 ;
; AREF_TRF       ; 100        ; Unsigned Binary                                                                                 ;
; AREF_END       ; 101        ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst ;
+----------------+----------------------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------+
; TRCD_CLK       ; 00000000000000000000000000000011 ; Unsigned Binary                                                           ;
; TRP_CLK        ; 00000000000000000000000000000011 ; Unsigned Binary                                                           ;
; WR_IDLE        ; 0000                             ; Unsigned Binary                                                           ;
; WR_ACTIVE      ; 0001                             ; Unsigned Binary                                                           ;
; WR_TRCD        ; 0011                             ; Unsigned Binary                                                           ;
; WR_WRITE       ; 0010                             ; Unsigned Binary                                                           ;
; WR_DATA        ; 0100                             ; Unsigned Binary                                                           ;
; WR_PRE         ; 0101                             ; Unsigned Binary                                                           ;
; WR_TRP         ; 0111                             ; Unsigned Binary                                                           ;
; WR_END         ; 0110                             ; Unsigned Binary                                                           ;
; NOP            ; 0111                             ; Unsigned Binary                                                           ;
; ACTIVE         ; 0011                             ; Unsigned Binary                                                           ;
; WRITE          ; 0100                             ; Unsigned Binary                                                           ;
; B_STOP         ; 0110                             ; Unsigned Binary                                                           ;
; P_CHARGE       ; 0010                             ; Unsigned Binary                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
; TRCD_CLK       ; 00000000000000000000000000000011 ; Unsigned Binary                                                         ;
; TCL_CLK        ; 0000000011                       ; Unsigned Binary                                                         ;
; TRP_CLK        ; 00000000000000000000000000000011 ; Unsigned Binary                                                         ;
; RD_IDLE        ; 0000                             ; Unsigned Binary                                                         ;
; RD_ACTIVE      ; 0001                             ; Unsigned Binary                                                         ;
; RD_TRCD        ; 0011                             ; Unsigned Binary                                                         ;
; RD_READ        ; 0010                             ; Unsigned Binary                                                         ;
; RD_CL          ; 0100                             ; Unsigned Binary                                                         ;
; RD_DATA        ; 0101                             ; Unsigned Binary                                                         ;
; RD_PRE         ; 0111                             ; Unsigned Binary                                                         ;
; RD_TRP         ; 0110                             ; Unsigned Binary                                                         ;
; RD_END         ; 1100                             ; Unsigned Binary                                                         ;
; NOP            ; 0111                             ; Unsigned Binary                                                         ;
; ACTIVE         ; 0011                             ; Unsigned Binary                                                         ;
; READ           ; 0101                             ; Unsigned Binary                                                         ;
; B_STOP         ; 0110                             ; Unsigned Binary                                                         ;
; P_CHARGE       ; 0010                             ; Unsigned Binary                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; H_SYNC         ; 0001100000 ; Unsigned Binary                       ;
; H_BACK         ; 0000101000 ; Unsigned Binary                       ;
; H_LEFT         ; 0000001000 ; Unsigned Binary                       ;
; H_VALID        ; 1010000000 ; Unsigned Binary                       ;
; H_RIGHT        ; 0000001000 ; Unsigned Binary                       ;
; H_FRONT        ; 0000001000 ; Unsigned Binary                       ;
; H_TOTAL        ; 1100100000 ; Unsigned Binary                       ;
; V_SYNC         ; 0000000010 ; Unsigned Binary                       ;
; V_BACK         ; 0000011001 ; Unsigned Binary                       ;
; V_TOP          ; 0000001000 ; Unsigned Binary                       ;
; V_VALID        ; 0111100000 ; Unsigned Binary                       ;
; V_BOTTOM       ; 0000001000 ; Unsigned Binary                       ;
; V_FRONT        ; 0000000010 ; Unsigned Binary                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                              ;
;     -- PLL_TYPE               ; Enhanced                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                      ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 1024                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 1024                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                       ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 3                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; OFF                                                                                                                                     ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 3                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; OFF                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst"                                                                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_wr_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wr_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wr_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rd_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rd_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; read_valid              ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; pingpang_en             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rd_fifo_num             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst" ;
+----------+--------+----------+------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                        ;
+----------+--------+----------+------------------------------------------------+
; wr_en    ; Input  ; Info     ; Stuck at VCC                                   ;
; rd_en    ; Input  ; Info     ; Explicitly unconnected                         ;
; addr_num ; Input  ; Info     ; Stuck at VCC                                   ;
; rd_data  ; Output ; Info     ; Explicitly unconnected                         ;
+----------+--------+----------+------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running eLinx 64-Bit Analysis & Synthesis
    Info: Version 3.0 
    Info: Copyright (C) 2006-2024 eHiWay Corporation. All rights reserved.
    Info: Your use of eHiWay Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the eHiWay Program License 
    Info: Subscription Agreement, eHiWay MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by eHiWay and sold by 
    Info: eHiWay or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat May 10 17:18:30 2025
Info: Command: ehiway_map --read_settings_files=on --write_settings_files=off ov5640_vga
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_data.v
    Info (12023): Found entity 1: ov5640_data
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_cfg.v
    Info (12023): Found entity 1: ov5640_cfg
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_a_ref.v
    Info (12023): Found entity 1: sdram_a_ref
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_write.v
    Info (12023): Found entity 1: sdram_write
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl
Info (12021): Found 2 design units, including 2 entities, in source file /competition/elinx3.0/bin/ip/gui/temp/ov5640_vga/fifo_data/dcfifo_mixed_inst.v
    Info (12023): Found entity 1: dcfifo_mixed_inst
    Info (12023): Found entity 2: dcfifo_inst
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_read.v
    Info (12023): Found entity 1: sdram_read
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_arbit.v
    Info (12023): Found entity 1: sdram_arbit
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_top.v
    Info (12023): Found entity 1: ov5640_top
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v
    Info (12023): Found entity 1: ov5640_vga_640x480
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_vga.srcs/sources_1/new/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Warning (10236): Verilog HDL Implicit Net warning at sdram_top.v(58): created implicit net for "sdram_dqm"
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(28): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(30): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ov5640_vga_640x480" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component"
Warning (287013): Variable or input pin "configupdate" is defined but never used.
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "48"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "24"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "24"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk5_divide_by" = "24"
    Info (12134): Parameter "clk5_duty_cycle" = "50"
    Info (12134): Parameter "clk5_multiply_by" = "24"
    Info (12134): Parameter "clk5_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_USED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "eHiChip6"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "Enhanced"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "ov5640_top" for hierarchy "ov5640_top:ov5640_top_inst"
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(213): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(213): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(274): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(251): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(251): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rd_data_reg[0]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[1]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[2]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[3]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[4]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[5]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[6]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "rd_data_reg[7]" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "i2c_sda_reg" at i2c_ctrl.v(251)
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(213)
Info (12128): Elaborating entity "ov5640_cfg" for hierarchy "ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst"
Info (12128): Elaborating entity "ov5640_data" for hierarchy "ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Warning (10036): Verilog HDL or VHDL warning at sdram_top.v(58): object "sdram_dqm" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdram_top.v(58): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"
Info (12128): Elaborating entity "fifo_data" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "eHiChip6"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3fm1.tdf
    Info (12023): Found entity 1: dcfifo_3fm1
Info (12128): Elaborating entity "dcfifo_3fm1" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_v6b.tdf
    Info (12023): Found entity 1: a_gray2bin_v6b
Info (12128): Elaborating entity "a_gray2bin_v6b" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t26.tdf
    Info (12023): Found entity 1: a_graycounter_t26
Info (12128): Elaborating entity "a_graycounter_t26" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u26.tdf
    Info (12023): Found entity 1: a_graycounter_u26
Info (12128): Elaborating entity "a_graycounter_u26" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s861.tdf
    Info (12023): Found entity 1: altsyncram_s861
Info (12128): Elaborating entity "altsyncram_s861" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l0c.tdf
    Info (12023): Found entity 1: add_sub_l0c
Info (12128): Elaborating entity "add_sub_l0c" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:rdusedw_subtractor"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls5.tdf
    Info (12023): Found entity 1: cmpr_ls5
Info (12128): Elaborating entity "cmpr_ls5" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_si8.tdf
    Info (12023): Found entity 1: cmpr_si8
Info (12128): Elaborating entity "cmpr_si8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_si8:wrempty_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bva.tdf
    Info (12023): Found entity 1: cntr_bva
Info (12128): Elaborating entity "cntr_bva" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b"
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel" with the following parameter:
    Info (12134): Parameter "ADD_RAM_OUTPUT_REGISTER" = "ON"
    Info (12134): Parameter "LPM_NUMWORDS" = "3"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "OFF"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHU" = "2"
    Info (12134): Parameter "OVERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "UNDERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "USE_EAB" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rhc.tdf
    Info (12023): Found entity 1: mux_rhc
Info (12128): Elaborating entity "mux_rhc" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_rhc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qve.tdf
    Info (12023): Found entity 1: cntr_qve
Info (12128): Elaborating entity "cntr_qve" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_04g.tdf
    Info (12023): Found entity 1: cmpr_04g
Info (12128): Elaborating entity "cmpr_04g" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_04g:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst"
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"
Info (10264): Verilog HDL Case Statement information at sdram_init.v(141): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_arbit" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"
Info (10264): Verilog HDL Case Statement information at sdram_arbit.v(127): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_a_ref" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"
Info (10264): Verilog HDL Case Statement information at sdram_a_ref.v(137): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"
Info (10264): Verilog HDL Case Statement information at sdram_write.v(123): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"
Info (10264): Verilog HDL Case Statement information at sdram_read.v(133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_read.v(154): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst"
Warning (14026): LATCH primitive "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled
Warning (14026): LATCH primitive "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled
Info (270018): Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top
Info (270016): Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top
Info (270018): Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top
Info (270016): Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ov5640_rst_n" is stuck at VCC
    Warning (13410): Pin "ov5640_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
Info (18000): Registers with preset signals will power-up high
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ehiway/ov5640_vga.runs/synth_1/ov5640_vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15579): Output port clk1 of PLL "clk_gen:clk_gen_inst|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (21057): Implemented 1634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1528 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: eLinx 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Sat May 10 17:18:37 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ehiway/ov5640_vga.runs/synth_1/ov5640_vga.map.smsg.


