Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 29 14:55:33 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file ST_TEST_wrapper_timing_summary_routed.rpt -pb ST_TEST_wrapper_timing_summary_routed.pb -rpx ST_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ST_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.490    -1016.952                    242                 3901       -8.762      -17.406                      2                 3901        0.001        0.000                       0                  2198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
ST_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_ST_TEST_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
ST_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ST_TEST_clk_wiz_1_0    {0.000 1.613}        3.226           310.000         
  clkfbout_ST_TEST_clk_wiz_1_0    {0.000 25.000}       50.000          20.000          
ST_TEST_i/clk_wiz_2/inst/clk_in1  {0.000 3.333}        6.667           149.992         
  clkfbout_ST_TEST_clk_wiz_0_1_1  {0.000 3.333}        6.667           149.992         
clk0                              {0.000 3.334}        6.667           149.992         
clk112.5                          {0.000 3.334}        6.667           149.992         
clk135                            {0.000 3.334}        6.667           149.992         
clk157.5                          {0.000 3.334}        6.667           149.992         
clk22.5                           {0.000 3.334}        6.667           149.992         
clk45                             {0.000 3.334}        6.667           149.992         
clk67.5                           {0.000 3.334}        6.667           149.992         
clk90                             {0.000 3.334}        6.667           149.992         
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ST_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ST_TEST_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_1_0                                                                                                                                                      0.001        0.000                       0                     4  
  clkfbout_ST_TEST_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_2/inst/clk_in1                                                                                                                                                    1.333        0.000                       0                     1  
  clkfbout_ST_TEST_clk_wiz_0_1_1                                                                                                                                                    4.512        0.000                       0                     3  
clk0                                   -1.102      -68.999                     75                  423       -8.644       -8.644                      1                  423        2.833        0.000                       0                   210  
clk112.5                                                                                                                                                                            4.512        0.000                       0                     3  
clk135                                                                                                                                                                              4.512        0.000                       0                     3  
clk157.5                                                                                                                                                                            4.512        0.000                       0                     3  
clk22.5                                 3.067        0.000                      0                    4        1.203        0.000                      0                    4        2.833        0.000                       0                    10  
clk45                                   3.193        0.000                      0                    4        1.189        0.000                      0                    4        2.833        0.000                       0                    10  
clk67.5                                 2.203        0.000                      0                    4        1.597        0.000                      0                    4        2.833        0.000                       0                    10  
clk90                                                                                                                                                                               4.512        0.000                       0                     3  
clk_fpga_0                              3.635        0.000                      0                 3368        0.060        0.000                      0                 3368        4.020        0.000                       0                  1930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk22.5       clk0                0.003        0.000                      0                    4        2.440        0.000                      0                    4  
clk45         clk0                0.201        0.000                      0                    4        2.115        0.000                      0                    4  
clk67.5       clk0                0.893        0.000                      0                    4        1.611        0.000                      0                    4  
clk_fpga_0    clk0               -9.490     -752.403                    210                  210        1.543        0.000                      0                  210  
clk0          clk22.5             8.702        0.000                      0                    1       -8.762       -8.762                      1                    1  
clk_fpga_0    clk22.5            -9.386      -44.563                      5                    5        1.434        0.000                      0                    5  
clk_fpga_0    clk45              -7.647      -35.064                      5                    5        1.148        0.000                      0                    5  
clk_fpga_0    clk67.5            -8.680      -35.414                      5                    5        0.704        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk0                             -9.357      -18.714                      2                    2        2.728        0.000                      0                    2  
**default**   clk112.5                         -9.346      -18.693                      2                    2        2.794        0.000                      0                    2  
**default**   clk135                           -9.355      -18.710                      2                    2        2.617        0.000                      0                    2  
**default**   clk157.5                         -9.327      -18.655                      2                    2        2.614        0.000                      0                    2  
**default**   clk22.5                          -9.344      -18.688                      2                    2        2.728        0.000                      0                    2  
**default**   clk45                            -9.331      -18.663                      2                    2        2.330        0.000                      0                    2  
**default**   clk67.5                          -9.307      -18.613                      2                    2        2.342        0.000                      0                    2  
**default**   clk90                            -9.374      -18.748                      2                    2        2.761        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_0_0
  To Clock:  clkfbout_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ST_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_1_0
  To Clock:  clk_out1_ST_TEST_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_1_0
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y1  ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y8    ST_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y1  ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_1_0
  To Clock:  clkfbout_ST_TEST_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y9    ST_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.334       1.334      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.334       1.334      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.333       1.333      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.333       1.334      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_0_1_1
  To Clock:  clkfbout_ST_TEST_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_0_1_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         6.667       4.512      BUFGCTRL_X0Y18   ST_TEST_i/clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           75  Failing Endpoints,  Worst Slack       -1.102ns,  Total Violation      -68.999ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -8.644ns,  Total Violation       -8.644ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.348ns  (logic 1.663ns (22.632%)  route 5.685ns (77.368%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.651ns = ( 20.652 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.900    22.793    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.476    20.652    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y85         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.964    
                         clock uncertainty           -0.072    21.892    
    SLICE_X45Y85         FDRE (Setup_fdre_C_CE)      -0.202    21.690    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -22.793    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.345ns  (logic 1.663ns (22.641%)  route 5.682ns (77.359%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.651ns = ( 20.652 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.897    22.790    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y86         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.476    20.652    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y86         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.964    
                         clock uncertainty           -0.072    21.892    
    SLICE_X45Y86         FDRE (Setup_fdre_C_CE)      -0.202    21.690    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -22.790    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[10]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[10]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[11]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[11]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[12]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[12]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[14]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[14]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[15]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[15]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk0 fall@10.001ns - clk0 fall@3.334ns)
  Data Path Delay:        7.346ns  (logic 1.663ns (22.638%)  route 5.683ns (77.362%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 20.654 - 10.001 ) 
    Source Clock Delay      (SCD):    12.111ns = ( 15.445 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.223    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     5.324 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     7.529    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     9.368 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    13.707    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.637    15.445    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDSE (Prop_fdse_C_Q)         0.459    15.904 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/Q
                         net (fo=23, routed)          1.019    16.923    ST_TEST_i/SDDR_ST_0/U0/p_0_in31_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.150    17.073 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16/O
                         net (fo=3, routed)           0.505    17.578    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_16_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.328    17.906 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7/O
                         net (fo=1, routed)           0.427    18.333    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.457 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6/O
                         net (fo=1, routed)           0.455    18.912    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_6_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.036 f  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3/O
                         net (fo=3, routed)           0.758    19.794    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[4]_i_3_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.150    19.944 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_2/O
                         net (fo=3, routed)           0.621    20.564    ST_TEST_i/SDDR_ST_0/U0/pipelined_detector18_out
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.328    20.892 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1/O
                         net (fo=32, routed)          1.898    22.791    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[15]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.478    20.654    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              1.312    21.966    
                         clock uncertainty           -0.072    21.894    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.202    21.692    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 -1.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.644ns  (arrival time - required time)
  Source:                 DATA_PORTS[0]
                            (input port clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 2.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.667ns
  Clock Path Skew:        12.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
                         input delay                  1.667     1.667    
    W14                                               0.000     1.667 r  DATA_PORTS[0] (IN)
                         net (fo=0)                   0.000     1.667    DATA_PORTS[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.528     3.195 r  DATA_PORTS_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     3.195    ST_TEST_i/OS_ISERDES_0/U0/DATA_IN
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.755     3.950 r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.950    ST_TEST_i/OS_ISERDES_0/U0/delayed_data
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    10.373    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.474 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.883    12.357    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
                         clock pessimism              0.000    12.357    
                         clock uncertainty            0.072    12.429    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165    12.594    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -12.594    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                 -8.644    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.801%)  route 0.221ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 7.990 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.555     7.990    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.146     8.136 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/Q
                         net (fo=1, routed)           0.221     8.357    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[14]
    SLICE_X52Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.251    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.053     8.304    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.304    
                         arrival time                           8.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.343ns  (logic 0.133ns (38.825%)  route 0.210ns (61.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.655ns = ( 7.989 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.554     7.989    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y87         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.133     8.122 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/Q
                         net (fo=1, routed)           0.210     8.331    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[8]
    SLICE_X50Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.251    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.027     8.278    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.278    
                         arrival time                           8.331    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.397ns  (logic 0.167ns (42.055%)  route 0.230ns (57.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 7.990 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.555     7.990    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y87         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.167     8.157 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[3]/Q
                         net (fo=1, routed)           0.230     8.387    ST_TEST_i/SDDR_ST_0/U0/pipelined_f1[3]
    SLICE_X52Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.250    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.082     8.332    ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.332    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.382ns  (logic 0.146ns (38.228%)  route 0.236ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 9.100 - 3.334 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 7.987 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.552     7.987    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.146     8.133 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[24]/Q
                         net (fo=1, routed)           0.236     8.369    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[24]
    SLICE_X49Y91         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.825     9.100    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y91         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.255    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.054     8.309    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[24]
  -------------------------------------------------------------------
                         required time                         -8.309    
                         arrival time                           8.369    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.690%)  route 0.220ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 7.990 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.555     7.990    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y88         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.133     8.123 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/Q
                         net (fo=1, routed)           0.220     8.343    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[4]
    SLICE_X52Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.251    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.024     8.275    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.275    
                         arrival time                           8.343    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.419%)  route 0.266ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.655ns = ( 7.989 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.554     7.989    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y87         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.146     8.135 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/Q
                         net (fo=1, routed)           0.266     8.401    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[0]
    SLICE_X50Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.251    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.079     8.330    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.330    
                         arrival time                           8.401    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.418ns  (logic 0.146ns (34.962%)  route 0.272ns (65.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.655ns = ( 7.989 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.554     7.989    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y87         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.146     8.135 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=2, routed)           0.272     8.406    ST_TEST_i/SDDR_ST_0/U0/ctr_val[17]
    SLICE_X51Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.250    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.077     8.327    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]
  -------------------------------------------------------------------
                         required time                         -8.327    
                         arrival time                           8.406    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.544%)  route 0.254ns (63.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.654ns = ( 7.988 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.553     7.988    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y86         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.146     8.134 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=2, routed)           0.254     8.387    ST_TEST_i/SDDR_ST_0/U0/ctr_val[15]
    SLICE_X52Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.250    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.053     8.303    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.303    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 fall@3.334ns - clk0 fall@3.334ns)
  Data Path Delay:        0.441ns  (logic 0.167ns (37.908%)  route 0.274ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 7.990 - 3.334 ) 
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.863    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.889 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     4.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     5.650 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     7.409    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.435 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.555     7.990    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y87         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.167     8.157 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[1]/Q
                         net (fo=1, routed)           0.274     8.430    ST_TEST_i/SDDR_ST_0/U0/pipelined_f1[1]
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.845     8.250    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.068     8.318    ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.318    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.667       4.307      IDELAY_X1Y84     ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y0    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y31   ST_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X45Y89     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X49Y88     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X49Y87     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X49Y88     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y85     ST_TEST_i/PIPELINER_3/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X45Y89     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X49Y88     ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y84     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X45Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X46Y84     ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y86     ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk112.5
  To Clock:  clk112.5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk112.5
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y5    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y28   ST_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk135
  To Clock:  clk135

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk135
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y26   ST_TEST_i/clk_wiz_2/inst/clkout2_buf/I
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y6    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk157.5
  To Clock:  clk157.5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk157.5
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y7    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y24   ST_TEST_i/clk_wiz_2/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk22.5
  To Clock:  clk22.5

Setup :            0  Failing Endpoints,  Worst Slack        3.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk22.5 rise@6.667ns - clk22.5 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.573ns (17.649%)  route 2.674ns (82.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.697ns = ( 17.364 - 6.667 ) 
    Source Clock Delay      (SCD):    12.344ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.573    12.917 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.674    15.590    ST_TEST_i/PIPELINER_0/U0/DATA_IN[2]
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     8.392    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     8.483 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    10.460    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    12.070 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    15.740    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.831 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.533    17.364    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
                         clock pessimism              1.411    18.775    
                         clock uncertainty           -0.072    18.702    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.045    18.657    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk22.5 rise@6.667ns - clk22.5 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.573ns (18.768%)  route 2.480ns (81.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.697ns = ( 17.364 - 6.667 ) 
    Source Clock Delay      (SCD):    12.344ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.573    12.917 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.480    15.397    ST_TEST_i/PIPELINER_0/U0/DATA_IN[1]
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     8.392    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     8.483 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    10.460    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    12.070 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    15.740    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.831 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.533    17.364    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
                         clock pessimism              1.411    18.775    
                         clock uncertainty           -0.072    18.702    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.031    18.671    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -15.397    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk22.5 rise@6.667ns - clk22.5 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.573ns (19.028%)  route 2.438ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.703ns = ( 17.370 - 6.667 ) 
    Source Clock Delay      (SCD):    12.344ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.573    12.917 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.438    15.355    ST_TEST_i/PIPELINER_0/U0/DATA_IN[3]
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     8.392    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     8.483 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    10.460    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    12.070 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    15.740    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.831 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.539    17.370    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
                         clock pessimism              1.411    18.781    
                         clock uncertainty           -0.072    18.708    
    SLICE_X66Y86         FDRE (Setup_fdre_C_D)       -0.045    18.663    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk22.5 rise@6.667ns - clk22.5 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.573ns (20.993%)  route 2.156ns (79.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.703ns = ( 17.370 - 6.667 ) 
    Source Clock Delay      (SCD):    12.344ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.573    12.917 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.156    15.073    ST_TEST_i/PIPELINER_0/U0/DATA_IN[0]
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     8.392    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     8.483 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    10.460    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    12.070 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    15.740    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.831 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.539    17.370    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
                         clock pessimism              1.411    18.781    
                         clock uncertainty           -0.072    18.708    
    SLICE_X66Y86         FDRE (Setup_fdre_C_D)       -0.031    18.677    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                  3.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.187ns (15.002%)  route 1.059ns (84.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    1.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.187     4.915 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           1.059     5.974    ST_TEST_i/PIPELINER_0/U0/DATA_IN[0]
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.845     5.785    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
                         clock pessimism             -1.073     4.712    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.059     4.771    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           5.974    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.187ns (14.007%)  route 1.148ns (85.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.781ns
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    1.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.187     4.915 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.148     6.063    ST_TEST_i/PIPELINER_0/U0/DATA_IN[1]
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.841     5.781    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
                         clock pessimism             -1.073     4.708    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.059     4.767    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           6.063    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.187ns (13.973%)  route 1.151ns (86.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    1.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.187     4.915 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           1.151     6.066    ST_TEST_i/PIPELINER_0/U0/DATA_IN[3]
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.845     5.785    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
                         clock pessimism             -1.073     4.712    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.052     4.764    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                           6.066    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.187ns (13.035%)  route 1.248ns (86.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.781ns
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    1.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.187     4.915 r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           1.248     6.162    ST_TEST_i/PIPELINER_0/U0/DATA_IN[2]
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.841     5.781    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
                         clock pessimism             -1.073     4.708    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.052     4.760    ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.760    
                         arrival time                           6.162    
  -------------------------------------------------------------------
                         slack                                  1.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk22.5
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.667       4.307      IDELAY_X1Y83     ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y1    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y29   ST_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y83     ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y83     ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X66Y86     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y84     ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk45
  To Clock:  clk45

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk45 rise@6.667ns - clk45 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.573ns (21.792%)  route 2.056ns (78.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.261ns = ( 16.928 - 6.667 ) 
    Source Clock Delay      (SCD):    12.331ns
    Clock Pessimism Removal (CPR):    1.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.573    12.904 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.056    14.961    ST_TEST_i/PIPELINER_1/U0/DATA_IN[0]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    11.692 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    15.288    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.379 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.549    16.928    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
                         clock pessimism              1.325    18.253    
                         clock uncertainty           -0.067    18.185    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)       -0.031    18.154    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         18.154    
                         arrival time                         -14.961    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk45 rise@6.667ns - clk45 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.573ns (21.813%)  route 2.054ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.261ns = ( 16.928 - 6.667 ) 
    Source Clock Delay      (SCD):    12.331ns
    Clock Pessimism Removal (CPR):    1.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.573    12.904 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.054    14.958    ST_TEST_i/PIPELINER_1/U0/DATA_IN[3]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    11.692 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    15.288    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.379 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.549    16.928    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
                         clock pessimism              1.325    18.253    
                         clock uncertainty           -0.067    18.185    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)       -0.028    18.157    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk45 rise@6.667ns - clk45 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.573ns (21.877%)  route 2.046ns (78.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.261ns = ( 16.928 - 6.667 ) 
    Source Clock Delay      (SCD):    12.331ns
    Clock Pessimism Removal (CPR):    1.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.573    12.904 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.046    14.951    ST_TEST_i/PIPELINER_1/U0/DATA_IN[2]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    11.692 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    15.288    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.379 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.549    16.928    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
                         clock pessimism              1.325    18.253    
                         clock uncertainty           -0.067    18.185    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)       -0.028    18.157    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk45 rise@6.667ns - clk45 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.573ns (23.497%)  route 1.866ns (76.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.261ns = ( 16.928 - 6.667 ) 
    Source Clock Delay      (SCD):    12.331ns
    Clock Pessimism Removal (CPR):    1.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.573    12.904 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.866    14.770    ST_TEST_i/PIPELINER_1/U0/DATA_IN[1]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    11.692 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    15.288    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.379 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.549    16.928    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
                         clock pessimism              1.325    18.253    
                         clock uncertainty           -0.067    18.185    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)       -0.045    18.140    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         18.140    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  3.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk45 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.187ns (17.884%)  route 0.859ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.993ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.187     4.517 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.859     5.375    ST_TEST_i/PIPELINER_1/U0/DATA_IN[1]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.854     5.127    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
                         clock pessimism             -0.993     4.134    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.052     4.186    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           5.375    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk45 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.187ns (16.997%)  route 0.913ns (83.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.993ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.187     4.517 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.913     5.430    ST_TEST_i/PIPELINER_1/U0/DATA_IN[2]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.854     5.127    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
                         clock pessimism             -0.993     4.134    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.063     4.197    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           5.430    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk45 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.187ns (16.878%)  route 0.921ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.993ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.187     4.517 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.921     5.438    ST_TEST_i/PIPELINER_1/U0/DATA_IN[3]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.854     5.127    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
                         clock pessimism             -0.993     4.134    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.063     4.197    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           5.438    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk45 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.187ns (16.902%)  route 0.919ns (83.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.993ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.187     4.517 r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.919     5.436    ST_TEST_i/PIPELINER_1/U0/DATA_IN[0]
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.854     5.127    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
                         clock pessimism             -0.993     4.134    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.059     4.193    ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           5.436    
  -------------------------------------------------------------------
                         slack                                  1.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk45
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.667       4.307      IDELAY_X1Y97     ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y27   ST_TEST_i/clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y2    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y97     ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y97     ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X82Y94     ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk67.5
  To Clock:  clk67.5

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk67.5 rise@6.667ns - clk67.5 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.573ns (16.422%)  route 2.916ns (83.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.164ns = ( 16.831 - 6.667 ) 
    Source Clock Delay      (SCD):    12.307ns
    Clock Pessimism Removal (CPR):    1.316ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.573    12.880 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.916    15.796    ST_TEST_i/PIPELINER_2/U0/DATA_IN[3]
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    11.645 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    15.272    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.363 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.468    16.831    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
                         clock pessimism              1.316    18.147    
                         clock uncertainty           -0.067    18.079    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.081    17.998    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk67.5 rise@6.667ns - clk67.5 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.573ns (16.983%)  route 2.801ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.161ns = ( 16.828 - 6.667 ) 
    Source Clock Delay      (SCD):    12.307ns
    Clock Pessimism Removal (CPR):    1.316ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.573    12.880 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.801    15.680    ST_TEST_i/PIPELINER_2/U0/DATA_IN[0]
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    11.645 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    15.272    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.363 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.465    16.828    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
                         clock pessimism              1.316    18.144    
                         clock uncertainty           -0.067    18.076    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.067    18.009    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk67.5 rise@6.667ns - clk67.5 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.573ns (17.042%)  route 2.789ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.164ns = ( 16.831 - 6.667 ) 
    Source Clock Delay      (SCD):    12.307ns
    Clock Pessimism Removal (CPR):    1.316ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.573    12.880 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.789    15.669    ST_TEST_i/PIPELINER_2/U0/DATA_IN[1]
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    11.645 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    15.272    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.363 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.468    16.831    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
                         clock pessimism              1.316    18.147    
                         clock uncertainty           -0.067    18.079    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.067    18.012    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk67.5 rise@6.667ns - clk67.5 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.573ns (17.408%)  route 2.719ns (82.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.232ns = ( 16.899 - 6.667 ) 
    Source Clock Delay      (SCD):    12.307ns
    Clock Pessimism Removal (CPR):    1.316ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.573    12.880 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.719    15.598    ST_TEST_i/PIPELINER_2/U0/DATA_IN[2]
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     8.679    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     8.770 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    10.746    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    11.645 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    15.272    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.363 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.536    16.899    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
                         clock pessimism              1.316    18.215    
                         clock uncertainty           -0.067    18.147    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)       -0.031    18.116    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         18.116    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                  2.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.187ns (12.883%)  route 1.265ns (87.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q3)
                                                      0.187     4.529 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q3
                         net (fo=1, routed)           1.265     5.793    ST_TEST_i/PIPELINER_2/U0/DATA_IN[2]
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.845     5.127    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
                         clock pessimism             -0.990     4.137    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.059     4.196    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.187ns (12.406%)  route 1.320ns (87.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q2)
                                                      0.187     4.529 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.320     5.849    ST_TEST_i/PIPELINER_2/U0/DATA_IN[1]
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.821     5.103    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
                         clock pessimism             -0.990     4.113    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.070     4.183    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.187ns (12.040%)  route 1.366ns (87.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q4)
                                                      0.187     4.529 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q4
                         net (fo=1, routed)           1.366     5.895    ST_TEST_i/PIPELINER_2/U0/DATA_IN[3]
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.821     5.103    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
                         clock pessimism             -0.990     4.113    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.066     4.179    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.717ns  (arrival time - required time)
  Source:                 ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
                            (rising edge-triggered cell ISERDESE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.187ns (12.027%)  route 1.368ns (87.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLK_Q1)
                                                      0.187     4.529 r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/Q1
                         net (fo=1, routed)           1.368     5.897    ST_TEST_i/PIPELINER_2/U0/DATA_IN[0]
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.818     5.100    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
                         clock pessimism             -0.990     4.110    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.070     4.180    ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.897    
  -------------------------------------------------------------------
                         slack                                  1.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk67.5
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.667       4.307      IDELAY_X1Y98     ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y25   ST_TEST_i/clk_wiz_2/inst/clkout3_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y3    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y98     ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y98     ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X53Y87     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X54Y88     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X53Y87     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y88     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X54Y88     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X53Y87     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X53Y87     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y88     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X54Y88     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X53Y87     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.334       2.834      SLICE_X51Y91     ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90
  To Clock:  clk90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.667
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y4    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.512      BUFGCTRL_X0Y30   ST_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.277ns (36.551%)  route 3.953ns (63.449%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.890 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.993     8.883    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.334     9.217 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.217    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.523    12.702    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 2.293ns (37.872%)  route 3.762ns (62.128%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.802     8.715    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.327     9.042 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.042    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.524    12.703    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 2.151ns (36.436%)  route 3.753ns (63.564%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.799 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.793     8.592    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.891 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.891    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.523    12.702    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.029    12.806    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.406ns (40.528%)  route 3.531ns (59.472%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.025 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.571     8.596    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.328     8.924 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.924    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.524    12.703    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.363ns (40.124%)  route 3.526ns (59.876%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.567     8.570    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.306     8.876 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.876    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.524    12.703    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.031    12.809    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.293ns (38.885%)  route 3.604ns (61.115%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.911 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.644     8.555    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.329     8.884 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.884    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.523    12.702    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.166ns (37.173%)  route 3.661ns (62.827%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.153     6.518    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.153     6.671 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.847     7.517    ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.351     7.868 r  ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.661     8.530    ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X47Y101        LUT6 (Prop_lut6_I1_O)        0.328     8.858 r  ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.858    ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[1]
    SLICE_X47Y101        FDRE                                         r  ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.653    12.832    ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X47Y101        FDRE (Setup_fdre_C_D)        0.032    12.839    ST_TEST_i/IOUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.114ns (22.378%)  route 3.864ns (77.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.694     2.988    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.512     5.018    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.116     5.134 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          0.812     5.946    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.328     6.274 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.900     7.174    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.152     7.326 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.640     7.966    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X34Y86         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.475    12.654    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y86         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.726    12.003    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.114ns (22.378%)  route 3.864ns (77.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.694     2.988    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.512     5.018    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y89         LUT3 (Prop_lut3_I1_O)        0.116     5.134 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          0.812     5.946    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.328     6.274 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.900     7.174    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.152     7.326 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.640     7.966    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X34Y86         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.475    12.654    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y86         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.726    12.003    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.022ns (34.771%)  route 3.793ns (65.229%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.693     2.987    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.250     4.693    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.817 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.832     5.649    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y89         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.878     6.679    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.348     7.027 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.027    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.667 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.833     8.500    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.302     8.802 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.802    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.524    12.703    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.432%)  route 0.263ns (58.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.551     0.887    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.263     1.291    ST_TEST_i/DATA/U0/gpio_core_1/gpio2_Data_In[4]
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.336 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3[20]_i_1/O
                         net (fo=1, routed)           0.000     1.336    ST_TEST_i/DATA/U0/gpio_core_1/Read_Reg2_In[4]
    SLICE_X42Y94         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y94         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121     1.276    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.575     0.911    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     1.191    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y92         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.843     1.209    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.834%)  route 0.119ns (48.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.559     0.895    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.119     1.142    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X32Y97         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.826     1.192    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.880%)  route 0.247ns (54.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y94         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=1, routed)           0.247     1.298    ST_TEST_i/DATA/U0/gpio_core_1/gpio_Data_In[13]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.343 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1[13]_i_1/O
                         net (fo=1, routed)           0.000     1.343    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1[13]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091     1.246    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[13].reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.661%)  route 0.271ns (59.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y93         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/Q
                         net (fo=1, routed)           0.271     1.300    ST_TEST_i/DATA/U0/gpio_core_1/gpio2_Data_In[13]
    SLICE_X47Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.345 r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000     1.345    ST_TEST_i/DATA/U0/gpio_core_1/Read_Reg2_In[13]
    SLICE_X47Y95         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.824     1.190    ST_TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.092     1.247    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.659     0.995    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.236    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.931     1.297    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.138    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.559     0.895    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.119     1.142    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.826     1.192    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.041    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.151%)  route 0.162ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.548     0.884    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y81         FDSE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDSE (Prop_fdse_C_Q)         0.128     1.012 r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.162     1.174    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.811     1.177    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_CE)       -0.070     1.072    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.151%)  route 0.162ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.548     0.884    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y81         FDSE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDSE (Prop_fdse_C_Q)         0.128     1.012 r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.162     1.174    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.811     1.177    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_CE)       -0.070     1.072    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.151%)  route 0.162ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.548     0.884    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y81         FDSE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDSE (Prop_fdse_C_Q)         0.128     1.012 r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.162     1.174    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.811     1.177    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y81         FDRE                                         r  ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_CE)       -0.070     1.072    ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y96    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y96    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y97    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y96    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    ST_TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[30]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X42Y95    ST_TEST_i/DATA/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y82    ST_TEST_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk22.5
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.518ns (33.409%)  route 1.032ns (66.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 13.974 - 3.334 ) 
    Source Clock Delay      (SCD):    12.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.713    12.174    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.518    12.692 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           1.032    13.724    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.465    13.974    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.974    
                         clock uncertainty           -0.192    13.782    
    SLICE_X51Y87         FDSE (Setup_fdse_C_D)       -0.055    13.727    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.518ns (40.388%)  route 0.765ns (59.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.639ns = ( 13.973 - 3.334 ) 
    Source Clock Delay      (SCD):    12.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.713    12.174    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.518    12.692 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.765    13.456    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.464    13.973    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.973    
                         clock uncertainty           -0.192    13.781    
    SLICE_X52Y86         FDSE (Setup_fdse_C_D)       -0.064    13.717    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         13.717    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.770%)  route 0.722ns (58.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.641ns = ( 13.975 - 3.334 ) 
    Source Clock Delay      (SCD):    12.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.707    12.168    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518    12.686 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.722    13.408    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.466    13.975    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.975    
                         clock uncertainty           -0.192    13.783    
    SLICE_X52Y88         FDSE (Setup_fdse_C_D)       -0.064    13.719    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                         -13.408    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk22.5 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.518ns (42.369%)  route 0.705ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.639ns = ( 13.973 - 3.334 ) 
    Source Clock Delay      (SCD):    12.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.707    12.168    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518    12.686 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.705    13.390    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.464    13.973    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.973    
                         clock uncertainty           -0.192    13.781    
    SLICE_X52Y85         FDSE (Setup_fdse_C_D)       -0.058    13.723    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.440ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk22.5 rise@6.667ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.488%)  route 0.298ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.675ns = ( 11.342 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     7.196    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     7.222 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     7.995    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     8.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759    10.742    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.768 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.574    11.342    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    11.506 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.298    11.804    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.095    
                         clock uncertainty            0.192     9.287    
    SLICE_X52Y88         FDSE (Hold_fdse_C_D)         0.077     9.364    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.364    
                         arrival time                          11.804    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk22.5 rise@6.667ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.850%)  route 0.307ns (65.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 9.092 - 3.334 ) 
    Source Clock Delay      (SCD):    4.675ns = ( 11.342 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     7.196    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     7.222 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     7.995    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     8.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759    10.742    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.768 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.574    11.342    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X54Y84         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    11.506 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.307    11.812    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.817     9.092    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y85         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.092    
                         clock uncertainty            0.192     9.284    
    SLICE_X52Y85         FDSE (Hold_fdse_C_D)         0.077     9.361    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.361    
                         arrival time                          11.812    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.487ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk22.5 rise@6.667ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.568%)  route 0.340ns (67.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 9.092 - 3.334 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 11.345 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     7.196    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     7.222 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     7.995    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     8.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759    10.742    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.768 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.577    11.345    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    11.509 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.340    11.848    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.817     9.092    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.092    
                         clock uncertainty            0.192     9.284    
    SLICE_X52Y86         FDSE (Hold_fdse_C_D)         0.077     9.361    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.361    
                         arrival time                          11.848    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.582ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk22.5 rise@6.667ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.267%)  route 0.437ns (72.733%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 9.093 - 3.334 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 11.345 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     7.196    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     7.222 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     7.995    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     8.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759    10.742    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.768 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.577    11.345    ST_TEST_i/PIPELINER_0/U0/MCLK
    SLICE_X66Y86         FDRE                                         r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    11.509 r  ST_TEST_i/PIPELINER_0/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.437    11.946    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.818     9.093    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.093    
                         clock uncertainty            0.192     9.285    
    SLICE_X51Y87         FDSE (Hold_fdse_C_D)         0.079     9.364    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.364    
                         arrival time                          11.946    
  -------------------------------------------------------------------
                         slack                                  2.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk45
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk45 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.518ns (28.079%)  route 1.327ns (71.921%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.639ns = ( 13.973 - 3.334 ) 
    Source Clock Delay      (SCD):    11.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.724    11.647    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           1.327    13.491    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.464    13.973    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.973    
                         clock uncertainty           -0.217    13.756    
    SLICE_X51Y86         FDSE (Setup_fdse_C_D)       -0.064    13.692    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk45 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.518ns (29.467%)  route 1.240ns (70.533%))
  Logic Levels:           0  
  Clock Path Skew:        -1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.642ns = ( 13.976 - 3.334 ) 
    Source Clock Delay      (SCD):    11.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.724    11.647    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           1.240    13.404    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.467    13.976    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.976    
                         clock uncertainty           -0.217    13.759    
    SLICE_X51Y90         FDSE (Setup_fdse_C_D)       -0.059    13.700    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk45 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.518ns (29.575%)  route 1.233ns (70.425%))
  Logic Levels:           0  
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.641ns = ( 13.975 - 3.334 ) 
    Source Clock Delay      (SCD):    11.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.724    11.647    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           1.233    13.398    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.466    13.975    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.975    
                         clock uncertainty           -0.217    13.758    
    SLICE_X52Y88         FDSE (Setup_fdse_C_D)       -0.058    13.700    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk45 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.518ns (29.634%)  route 1.230ns (70.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.642ns = ( 13.976 - 3.334 ) 
    Source Clock Delay      (SCD):    11.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.724    11.647    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.518    12.165 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           1.230    13.395    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.467    13.976    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.976    
                         clock uncertainty           -0.217    13.759    
    SLICE_X51Y90         FDSE (Setup_fdse_C_D)       -0.058    13.701    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  0.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.115ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk45 rise@6.667ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.239%)  route 0.573ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.099ns = ( 10.766 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     8.487 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669    10.155    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.181 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.585    10.766    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.164    10.930 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.573    11.504    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.095    
                         clock uncertainty            0.217     9.312    
    SLICE_X52Y88         FDSE (Hold_fdse_C_D)         0.077     9.389    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.389    
                         arrival time                          11.504    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk45 rise@6.667ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.106%)  route 0.578ns (77.894%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.099ns = ( 10.766 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     8.487 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669    10.155    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.181 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.585    10.766    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.164    10.930 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.578    11.508    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.096    
                         clock uncertainty            0.217     9.313    
    SLICE_X51Y90         FDSE (Hold_fdse_C_D)         0.078     9.391    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.391    
                         arrival time                          11.508    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.142ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk45 rise@6.667ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.410%)  route 0.602ns (78.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.099ns = ( 10.766 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     8.487 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669    10.155    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.181 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.585    10.766    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.164    10.930 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.602    11.532    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.096    
                         clock uncertainty            0.217     9.313    
    SLICE_X51Y90         FDSE (Hold_fdse_C_D)         0.077     9.390    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.390    
                         arrival time                          11.532    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk45 rise@6.667ns)
  Data Path Delay:        0.802ns  (logic 0.164ns (20.454%)  route 0.638ns (79.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 9.092 - 3.334 ) 
    Source Clock Delay      (SCD):    4.099ns = ( 10.766 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     8.487 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669    10.155    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.181 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.585    10.766    ST_TEST_i/PIPELINER_1/U0/MCLK
    SLICE_X82Y94         FDRE                                         r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.164    10.930 r  ST_TEST_i/PIPELINER_1/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.638    11.568    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.817     9.092    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.092    
                         clock uncertainty            0.217     9.309    
    SLICE_X51Y86         FDSE (Hold_fdse_C_D)         0.077     9.386    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.386    
                         arrival time                          11.568    
  -------------------------------------------------------------------
                         slack                                  2.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk67.5
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.497%)  route 0.793ns (63.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.639ns = ( 13.973 - 3.334 ) 
    Source Clock Delay      (SCD):    11.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.638    11.536    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456    11.992 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.793    12.785    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.464    13.973    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.973    
                         clock uncertainty           -0.217    13.756    
    SLICE_X51Y86         FDSE (Setup_fdse_C_D)       -0.078    13.678    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.518ns (48.454%)  route 0.551ns (51.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.641ns = ( 13.975 - 3.334 ) 
    Source Clock Delay      (SCD):    11.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.711    11.609    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518    12.127 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.551    12.678    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.466    13.975    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.975    
                         clock uncertainty           -0.217    13.758    
    SLICE_X52Y88         FDSE (Setup_fdse_C_D)       -0.078    13.680    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk67.5 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.107%)  route 0.578ns (55.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.642ns = ( 13.976 - 3.334 ) 
    Source Clock Delay      (SCD):    11.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.641    11.539    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    11.995 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.578    12.573    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.467    13.976    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.976    
                         clock uncertainty           -0.217    13.759    
    SLICE_X51Y90         FDSE (Setup_fdse_C_D)       -0.090    13.669    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk0 fall@3.334ns - clk67.5 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.642ns = ( 13.976 - 3.334 ) 
    Source Clock Delay      (SCD):    11.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.641    11.539    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    11.995 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.379    12.374    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.059    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     5.150 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977     7.127    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610     8.737 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    12.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.509 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.467    13.976    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.976    
                         clock uncertainty           -0.217    13.759    
    SLICE_X51Y90         FDSE (Setup_fdse_C_D)       -0.055    13.704    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk67.5 rise@6.667ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 10.746 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     8.439 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728    10.167    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.193 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.553    10.746    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141    10.887 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.116    11.003    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.096    
                         clock uncertainty            0.217     9.313    
    SLICE_X51Y90         FDSE (Hold_fdse_C_D)         0.079     9.392    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.392    
                         arrival time                          11.003    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk67.5 rise@6.667ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.512%)  route 0.216ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.096 - 3.334 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 10.746 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     8.439 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728    10.167    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.193 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.553    10.746    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X51Y91         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141    10.887 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.216    11.103    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.821     9.096    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y90         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.096    
                         clock uncertainty            0.217     9.313    
    SLICE_X51Y90         FDSE (Hold_fdse_C_D)         0.054     9.367    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.367    
                         arrival time                          11.103    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk67.5 rise@6.667ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.791%)  route 0.238ns (59.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.095 - 3.334 ) 
    Source Clock Delay      (SCD):    4.102ns = ( 10.769 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     8.439 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728    10.167    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.193 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.576    10.769    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X54Y88         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    10.933 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.238    11.171    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.820     9.095    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y88         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.095    
                         clock uncertainty            0.217     9.312    
    SLICE_X52Y88         FDSE (Hold_fdse_C_D)         0.073     9.385    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.385    
                         arrival time                          11.171    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk0 fall@3.334ns - clk67.5 rise@6.667ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.384%)  route 0.393ns (73.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 9.092 - 3.334 ) 
    Source Clock Delay      (SCD):    4.077ns = ( 10.744 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.145ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.363    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     7.389 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     8.161    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     8.439 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728    10.167    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.193 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.551    10.744    ST_TEST_i/PIPELINER_2/U0/MCLK
    SLICE_X53Y87         FDRE                                         r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    10.885 r  ST_TEST_i/PIPELINER_2/U0/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.393    11.278    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)       3.334     3.334 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     3.334 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     3.910    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.939 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     4.997    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     6.187 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     8.246    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.275 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.817     9.092    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.092    
                         clock uncertainty            0.217     9.309    
    SLICE_X51Y86         FDSE (Hold_fdse_C_D)         0.073     9.382    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.382    
                         arrival time                          11.278    
  -------------------------------------------------------------------
                         slack                                  1.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk0

Setup :          210  Failing Endpoints,  Worst Slack       -9.490ns,  Total Violation     -752.403ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.490ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        17.037ns  (logic 0.456ns (2.677%)  route 16.581ns (97.323%))
  Logic Levels:           0  
  Clock Path Skew:        7.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.859ns = ( 30.860 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)          16.581    39.977    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[1]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    29.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.176 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.684    30.860    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.860    
                         clock uncertainty           -0.272    30.588    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    30.486    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -39.977    
  -------------------------------------------------------------------
                         slack                                 -9.490    

Slack (VIOLATED) :        -9.465ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        17.011ns  (logic 0.456ns (2.681%)  route 16.555ns (97.319%))
  Logic Levels:           0  
  Clock Path Skew:        7.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.859ns = ( 30.860 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)          16.555    39.951    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[4]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    29.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.176 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.684    30.860    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.860    
                         clock uncertainty           -0.272    30.588    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    30.486    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -39.951    
  -------------------------------------------------------------------
                         slack                                 -9.465    

Slack (VIOLATED) :        -9.442ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.988ns  (logic 0.456ns (2.684%)  route 16.532ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        7.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.859ns = ( 30.860 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)          16.532    39.928    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[2]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    29.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.176 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.684    30.860    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.860    
                         clock uncertainty           -0.272    30.588    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    30.486    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -39.928    
  -------------------------------------------------------------------
                         slack                                 -9.442    

Slack (VIOLATED) :        -9.329ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.703ns  (logic 0.419ns (2.509%)  route 16.284ns (97.491%))
  Logic Levels:           0  
  Clock Path Skew:        7.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.859ns = ( 30.860 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.419    23.359 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)          16.284    39.643    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[0]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    29.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.176 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.684    30.860    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.860    
                         clock uncertainty           -0.272    30.588    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.274    30.314    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                         -39.643    
  -------------------------------------------------------------------
                         slack                                 -9.329    

Slack (VIOLATED) :        -8.947ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.493ns  (logic 0.456ns (2.765%)  route 16.037ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        7.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.859ns = ( 30.860 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)          16.037    39.433    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[3]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    29.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.176 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.684    30.860    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.860    
                         clock uncertainty           -0.272    30.588    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    30.486    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -39.433    
  -------------------------------------------------------------------
                         slack                                 -8.947    

Slack (VIOLATED) :        -4.158ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 fall@10.001ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.157ns  (logic 0.580ns (5.199%)  route 10.577ns (94.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.639ns = ( 20.640 - 10.001 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 12.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.650    12.944    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    13.400 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          7.885    21.285    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.409 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=49, routed)          2.692    24.101    ST_TEST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.464    20.640    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X52Y86         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    20.640    
                         clock uncertainty           -0.272    20.368    
    SLICE_X52Y86         FDSE (Setup_fdse_C_S)       -0.426    19.942    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 -4.158    

Slack (VIOLATED) :        -4.101ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 fall@10.001ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.100ns  (logic 0.580ns (5.225%)  route 10.520ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 20.641 - 10.001 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 12.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.650    12.944    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    13.400 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          7.885    21.285    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.409 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=49, routed)          2.635    24.044    ST_TEST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.465    20.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    20.641    
                         clock uncertainty           -0.272    20.369    
    SLICE_X51Y87         FDSE (Setup_fdse_C_S)       -0.426    19.943    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.943    
                         arrival time                         -24.044    
  -------------------------------------------------------------------
                         slack                                 -4.101    

Slack (VIOLATED) :        -4.101ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 fall@10.001ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.100ns  (logic 0.580ns (5.225%)  route 10.520ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 20.641 - 10.001 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 12.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.650    12.944    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    13.400 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          7.885    21.285    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.409 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=49, routed)          2.635    24.044    ST_TEST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.465    20.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    20.641    
                         clock uncertainty           -0.272    20.369    
    SLICE_X51Y87         FDSE (Setup_fdse_C_S)       -0.426    19.943    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.943    
                         arrival time                         -24.044    
  -------------------------------------------------------------------
                         slack                                 -4.101    

Slack (VIOLATED) :        -4.101ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 fall@10.001ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.100ns  (logic 0.580ns (5.225%)  route 10.520ns (94.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 20.641 - 10.001 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 12.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.650    12.944    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    13.400 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          7.885    21.285    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.409 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=49, routed)          2.635    24.044    ST_TEST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.465    20.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X51Y87         FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    20.641    
                         clock uncertainty           -0.272    20.369    
    SLICE_X51Y87         FDSE (Setup_fdse_C_S)       -0.426    19.943    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.943    
                         arrival time                         -24.044    
  -------------------------------------------------------------------
                         slack                                 -4.101    

Slack (VIOLATED) :        -4.099ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk0 fall@10.001ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.017ns  (logic 0.580ns (5.265%)  route 10.437ns (94.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.651ns = ( 20.652 - 10.001 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 12.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.650    12.944    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    13.400 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          7.885    21.285    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124    21.409 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=49, routed)          2.552    23.961    ST_TEST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X46Y86         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)      10.001    10.001 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.001 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.726    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.817 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.977    13.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    15.404 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.682    19.085    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.176 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.476    20.652    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y86         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    20.652    
                         clock uncertainty           -0.272    20.380    
    SLICE_X46Y86         FDRE (Setup_fdre_C_R)       -0.519    19.861    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -23.961    
  -------------------------------------------------------------------
                         slack                                 -4.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.141ns (2.063%)  route 6.693ns (97.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.847ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           6.693     7.722    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[3]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     4.912    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.941 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.906     5.847    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.847    
                         clock uncertainty            0.272     6.119    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     6.179    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.179    
                         arrival time                           7.722    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.634ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 0.128ns (1.863%)  route 6.744ns (98.137%))
  Logic Levels:           0  
  Clock Path Skew:        4.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.847ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           6.744     7.760    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[0]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     4.912    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.941 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.906     5.847    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.847    
                         clock uncertainty            0.272     6.119    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.007     6.126    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.126    
                         arrival time                           7.760    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 0.141ns (1.996%)  route 6.925ns (98.004%))
  Logic Levels:           0  
  Clock Path Skew:        4.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.847ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           6.925     7.953    ST_TEST_i/OS_ISERDES_0/U0/delay_tap[2]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059     4.912    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.941 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.906     5.847    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.847    
                         clock uncertainty            0.272     6.119    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     6.179    ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.179    
                         arrival time                           7.953    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        4.083ns  (logic 0.186ns (4.555%)  route 3.897ns (95.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 6642.764 - 6636.999 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 6640.891 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  6640.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  6640.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.555  6640.891    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141  6641.032 f  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          3.897  6644.929    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.045  6644.974 r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000  6644.974    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576  6637.575    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029  6637.604 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.058  6638.662    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190  6639.852 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.059  6641.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  6641.939 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.824  6642.764    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  6642.764    
                         clock uncertainty            0.272  6643.036    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.124  6643.160    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                      -6643.159    
                         arrival time                        6644.974    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.001ns  (clk0 fall@6636.999ns - clk_fpga_0 rise@6640.000ns)
  Data Path Delay:        8.599ns  (logic 0.467ns (5.431%)  route 8.132ns (94.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        9.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.114ns = ( 6649.113 - 6636.999 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 6642.656 - 6640.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6640.000  6640.000 r  
    PS7_X0Y0             PS7                          0.000  6640.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  6641.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6641.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.477  6642.655    ST_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.367  6643.022 r  ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          6.636  6649.659    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X46Y89         LUT4 (Prop_lut4_I0_O)        0.100  6649.759 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2/O
                         net (fo=37, routed)          1.496  6651.254    ST_TEST_i/SDDR_ST_0/U0/b_D1[4]_i_2_n_0
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0 fall edge)    6636.999  6636.999 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000  6636.999 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  6638.888    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101  6638.989 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205  6641.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839  6643.033 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339  6647.372    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6647.473 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.640  6649.113    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X50Y89         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  6649.113    
                         clock uncertainty            0.272  6649.385    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)        0.007  6649.392    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]
  -------------------------------------------------------------------
                         required time                      -6649.391    
                         arrival time                        6651.255    
  -------------------------------------------------------------------
                         slack                                  1.864    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk22.5

Setup :            0  Failing Endpoints,  Worst Slack        8.702ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -8.762ns,  Total Violation       -8.762ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 DATA_PORTS[1]
                            (input port clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.667ns  (clk22.5 rise@6.667ns - clk0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.667ns
  Clock Path Skew:        4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 11.395 - 6.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
                         input delay                  1.667     1.667    
    Y14                                               0.000     1.667 r  DATA_PORTS[1] (IN)
                         net (fo=0)                   0.000     1.667    DATA_PORTS[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.544     2.211 r  DATA_PORTS_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.211    ST_TEST_i/OS_ISERDES_1/U0/DATA_IN
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.305     2.516 r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.516    ST_TEST_i/OS_ISERDES_1/U0/delayed_data
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    6.667     6.667 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     6.667 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     7.196    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     7.222 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     7.995    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     8.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759    10.742    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.768 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627    11.395    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                         clock pessimism              0.000    11.395    
                         clock uncertainty           -0.192    11.203    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016    11.219    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  8.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.762ns  (arrival time - required time)
  Source:                 DATA_PORTS[1]
                            (input port clocked by clk0  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 2.272ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            1.667ns
  Clock Path Skew:        12.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
                         input delay                  1.667     1.667    
    Y14                                               0.000     1.667 r  DATA_PORTS[1] (IN)
                         net (fo=0)                   0.000     1.667    DATA_PORTS[1]
    Y14                  IBUF (Prop_ibuf_I_O)         1.517     3.184 r  DATA_PORTS_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     3.184    ST_TEST_i/OS_ISERDES_1/U0/DATA_IN
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.755     3.939 r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.939    ST_TEST_i/OS_ISERDES_1/U0/delayed_data
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
                         clock pessimism              0.000    12.344    
                         clock uncertainty            0.192    12.536    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165    12.701    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -12.701    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                 -8.762    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk22.5

Setup :            5  Failing Endpoints,  Worst Slack       -9.386ns,  Total Violation      -44.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.386ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk22.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.920ns  (logic 0.456ns (2.695%)  route 16.464ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        7.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.847ns = ( 30.848 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)          16.464    39.860    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[1]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    29.074    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.165 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.683    30.848    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.848    
                         clock uncertainty           -0.272    30.576    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    30.474    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -39.860    
  -------------------------------------------------------------------
                         slack                                 -9.386    

Slack (VIOLATED) :        -9.305ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk22.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.840ns  (logic 0.456ns (2.708%)  route 16.384ns (97.292%))
  Logic Levels:           0  
  Clock Path Skew:        7.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.847ns = ( 30.848 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)          16.384    39.780    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[3]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    29.074    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.165 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.683    30.848    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.848    
                         clock uncertainty           -0.272    30.576    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    30.474    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -39.780    
  -------------------------------------------------------------------
                         slack                                 -9.305    

Slack (VIOLATED) :        -8.914ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk22.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.448ns  (logic 0.456ns (2.772%)  route 15.992ns (97.228%))
  Logic Levels:           0  
  Clock Path Skew:        7.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.847ns = ( 30.848 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)          15.992    39.388    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[2]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    29.074    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.165 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.683    30.848    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.848    
                         clock uncertainty           -0.272    30.576    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    30.474    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -39.388    
  -------------------------------------------------------------------
                         slack                                 -8.914    

Slack (VIOLATED) :        -8.657ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk22.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.191ns  (logic 0.456ns (2.816%)  route 15.735ns (97.184%))
  Logic Levels:           0  
  Clock Path Skew:        7.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.847ns = ( 30.848 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.456    23.396 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)          15.735    39.131    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[4]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    29.074    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.165 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.683    30.848    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.848    
                         clock uncertainty           -0.272    30.576    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    30.474    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -39.131    
  -------------------------------------------------------------------
                         slack                                 -8.657    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk22.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        15.659ns  (logic 0.419ns (2.676%)  route 15.240ns (97.324%))
  Logic Levels:           0  
  Clock Path Skew:        7.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.847ns = ( 30.848 - 20.001 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 22.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.646    22.940    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.419    23.359 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)          15.240    38.599    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[0]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    21.726    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    21.817 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.977    23.794    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.610    25.404 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.671    29.074    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.165 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.683    30.848    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.848    
                         clock uncertainty           -0.272    30.576    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.277    30.299    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.299    
                         arrival time                         -38.599    
  -------------------------------------------------------------------
                         slack                                 -8.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.128ns (1.919%)  route 6.541ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           6.541     7.556    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[0]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.905     5.845    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.845    
                         clock uncertainty            0.272     6.117    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.006     6.123    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.123    
                         arrival time                           7.556    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.141ns (2.081%)  route 6.633ns (97.919%))
  Logic Levels:           0  
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           6.633     7.662    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[2]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.905     5.845    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.845    
                         clock uncertainty            0.272     6.117    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     6.177    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.177    
                         arrival time                           7.662    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.141ns (2.078%)  route 6.643ns (97.922%))
  Logic Levels:           0  
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           6.643     7.672    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[4]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.905     5.845    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.845    
                         clock uncertainty            0.272     6.117    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     6.177    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.177    
                         arrival time                           7.672    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.141ns (1.943%)  route 7.118ns (98.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           7.118     8.146    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[3]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.905     5.845    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.845    
                         clock uncertainty            0.272     6.117    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     6.177    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.177    
                         arrival time                           8.146    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.998ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk22.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk22.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk22.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.141ns (1.935%)  route 7.146ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        4.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.552     0.888    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           7.146     8.175    ST_TEST_i/OS_ISERDES_1/U0/delay_tap[1]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     0.576    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.605 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.058     1.663    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.190     2.853 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.058     4.911    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.940 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.905     5.845    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.845    
                         clock uncertainty            0.272     6.117    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     6.177    ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -6.177    
                         arrival time                           8.175    
  -------------------------------------------------------------------
                         slack                                  1.998    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk45

Setup :            5  Failing Endpoints,  Worst Slack       -7.647ns,  Total Violation      -35.064ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.647ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk45 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        14.505ns  (logic 0.419ns (2.889%)  route 14.086ns (97.111%))
  Logic Levels:           0  
  Clock Path Skew:        7.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 30.404 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.419    23.425 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)          14.086    37.511    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[0]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)     20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    25.026 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    28.622    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.713 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.404    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.404    
                         clock uncertainty           -0.263    30.140    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.277    29.863    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         29.863    
                         arrival time                         -37.511    
  -------------------------------------------------------------------
                         slack                                 -7.647    

Slack (VIOLATED) :        -7.061ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk45 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        14.093ns  (logic 0.456ns (3.236%)  route 13.637ns (96.764%))
  Logic Levels:           0  
  Clock Path Skew:        7.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 30.404 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)          13.637    37.099    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[4]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)     20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    25.026 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    28.622    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.713 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.404    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.404    
                         clock uncertainty           -0.263    30.140    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    30.038    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -37.099    
  -------------------------------------------------------------------
                         slack                                 -7.061    

Slack (VIOLATED) :        -6.948ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk45 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.980ns  (logic 0.456ns (3.262%)  route 13.524ns (96.738%))
  Logic Levels:           0  
  Clock Path Skew:        7.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 30.404 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)          13.524    36.986    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[2]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)     20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    25.026 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    28.622    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.713 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.404    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.404    
                         clock uncertainty           -0.263    30.140    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    30.038    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -36.986    
  -------------------------------------------------------------------
                         slack                                 -6.948    

Slack (VIOLATED) :        -6.765ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk45 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.797ns  (logic 0.456ns (3.305%)  route 13.341ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        7.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 30.404 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)          13.341    36.803    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[3]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)     20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    25.026 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    28.622    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.713 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.404    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.404    
                         clock uncertainty           -0.263    30.140    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    30.038    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -36.803    
  -------------------------------------------------------------------
                         slack                                 -6.765    

Slack (VIOLATED) :        -6.643ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk45 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.676ns  (logic 0.456ns (3.334%)  route 13.220ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        7.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 30.404 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)          13.220    36.682    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[1]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)     20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.946    25.026 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.596    28.622    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.713 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.404    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.404    
                         clock uncertainty           -0.263    30.140    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    30.038    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.038    
                         arrival time                         -36.682    
  -------------------------------------------------------------------
                         slack                                 -6.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.141ns (2.455%)  route 5.603ns (97.545%))
  Logic Levels:           0  
  Clock Path Skew:        4.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           5.603     6.657    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[1]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.186    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty            0.263     5.449    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     5.509    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.509    
                         arrival time                           6.657    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.141ns (2.421%)  route 5.682ns (97.579%))
  Logic Levels:           0  
  Clock Path Skew:        4.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           5.682     6.736    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[3]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.186    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty            0.263     5.449    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     5.509    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.509    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.141ns (2.421%)  route 5.683ns (97.579%))
  Logic Levels:           0  
  Clock Path Skew:        4.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           5.683     6.737    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[2]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.186    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty            0.263     5.449    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     5.509    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.509    
                         arrival time                           6.737    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.141ns (2.413%)  route 5.702ns (97.587%))
  Logic Levels:           0  
  Clock Path Skew:        4.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           5.702     6.756    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[4]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.186    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty            0.263     5.449    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     5.509    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.509    
                         arrival time                           6.756    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.717ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk45  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk45
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk45 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.128ns (2.045%)  route 6.132ns (97.955%))
  Logic Levels:           0  
  Clock Path Skew:        4.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           6.132     7.172    ST_TEST_i/OS_ISERDES_3/U0/delay_tap[0]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.445     2.283 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.961     4.244    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.273 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.186    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty            0.263     5.449    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.006     5.455    ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.455    
                         arrival time                           7.172    
  -------------------------------------------------------------------
                         slack                                  1.717    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk67.5

Setup :            5  Failing Endpoints,  Worst Slack       -8.680ns,  Total Violation      -35.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.680ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk67.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        15.697ns  (logic 0.456ns (2.905%)  route 15.241ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        7.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 30.388 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)          15.241    38.703    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[1]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    24.979 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    28.606    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    28.697 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.388    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.388    
                         clock uncertainty           -0.263    30.124    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    30.022    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -38.703    
  -------------------------------------------------------------------
                         slack                                 -8.680    

Slack (VIOLATED) :        -7.699ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk67.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        14.715ns  (logic 0.456ns (3.099%)  route 14.259ns (96.901%))
  Logic Levels:           0  
  Clock Path Skew:        7.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 30.388 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)          14.259    37.721    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[2]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    24.979 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    28.606    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    28.697 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.388    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.388    
                         clock uncertainty           -0.263    30.124    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    30.022    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -37.721    
  -------------------------------------------------------------------
                         slack                                 -7.699    

Slack (VIOLATED) :        -6.580ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk67.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.421ns  (logic 0.419ns (3.122%)  route 13.002ns (96.878%))
  Logic Levels:           0  
  Clock Path Skew:        7.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 30.388 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.419    23.425 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)          13.002    36.427    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    24.979 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    28.606    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    28.697 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.388    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.388    
                         clock uncertainty           -0.263    30.124    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.277    29.847    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         29.847    
                         arrival time                         -36.427    
  -------------------------------------------------------------------
                         slack                                 -6.580    

Slack (VIOLATED) :        -6.368ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk67.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.384ns  (logic 0.456ns (3.407%)  route 12.928ns (96.593%))
  Logic Levels:           0  
  Clock Path Skew:        7.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 30.388 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)          12.928    36.390    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[4]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    24.979 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    28.606    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    28.697 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.388    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.388    
                         clock uncertainty           -0.263    30.124    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    30.022    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -36.390    
  -------------------------------------------------------------------
                         slack                                 -6.368    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk67.5 rise@20.001ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        13.103ns  (logic 0.456ns (3.480%)  route 12.647ns (96.520%))
  Logic Levels:           0  
  Clock Path Skew:        7.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 30.388 - 20.001 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 23.006 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        1.712    23.006    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    23.462 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)          12.647    36.109    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)   20.001    20.001 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000    20.001 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    22.013    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    22.104 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.976    24.080    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.899    24.979 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.627    28.606    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    28.697 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           1.691    30.388    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    30.388    
                         clock uncertainty           -0.263    30.124    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    30.022    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -36.109    
  -------------------------------------------------------------------
                         slack                                 -6.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.141ns (2.656%)  route 5.168ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        4.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           5.168     6.222    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.195    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.195    
                         clock uncertainty            0.263     5.458    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     5.518    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           6.222    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.141ns (2.596%)  route 5.290ns (97.404%))
  Logic Levels:           0  
  Clock Path Skew:        4.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           5.290     6.344    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[4]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.195    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.195    
                         clock uncertainty            0.263     5.458    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     5.518    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           6.344    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.128ns (2.273%)  route 5.504ns (97.727%))
  Logic Levels:           0  
  Clock Path Skew:        4.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           5.504     6.545    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.195    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.195    
                         clock uncertainty            0.263     5.458    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.006     5.464    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           6.545    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.141ns (2.307%)  route 5.970ns (97.693%))
  Logic Levels:           0  
  Clock Path Skew:        4.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           5.970     7.024    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[2]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.195    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.195    
                         clock uncertainty            0.263     5.458    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     5.518    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             2.165ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk67.5  {rise@0.000ns fall@3.334ns period=6.667ns})
  Path Group:             clk67.5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk67.5 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.141ns (2.082%)  route 6.630ns (97.918%))
  Logic Levels:           0  
  Clock Path Skew:        4.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1932, routed)        0.577     0.913    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           6.630     7.683    ST_TEST_i/OS_ISERDES_2/U0/delay_tap[1]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.752    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.781 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           1.057     1.838    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.392     2.230 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.023     4.253    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.282 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.913     5.195    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     5.195    
                         clock uncertainty            0.263     5.458    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     5.518    ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           7.683    
  -------------------------------------------------------------------
                         slack                                  2.165    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk0
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.357ns,  Total Violation      -18.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.357ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk0'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.357ns  (logic 2.041ns (16.518%)  route 10.316ns (83.482%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    10.373    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.474 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.883    12.357    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                 -9.357    

Slack (VIOLATED) :        -9.357ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk0'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.357ns  (logic 2.041ns (16.518%)  route 10.316ns (83.482%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       0.000     0.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.990 f  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.339    10.373    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.474 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         1.883    12.357    ST_TEST_i/OS_ISERDES_0/U0/CLKB
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                 -9.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk0'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.728ns  (logic 1.041ns (22.012%)  route 3.687ns (77.988%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.627     4.728    ST_TEST_i/OS_ISERDES_0/U0/CLK0
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk0'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.728ns  (logic 1.041ns (22.012%)  route 3.687ns (77.988%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out1_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[0]
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/O
                         net (fo=207, routed)         0.627     4.728    ST_TEST_i/OS_ISERDES_0/U0/CLKB
    ILOGIC_X1Y84         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.728    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk112.5
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.346ns,  Total Violation      -18.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.346ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk112.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.346ns  (logic 2.262ns (18.319%)  route 10.085ns (81.681%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk112.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.204     4.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.060     6.253 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.108    10.362    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    10.463 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=2, routed)           1.883    12.346    ST_TEST_i/OS_ISERDES_1/U0/CLK90
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                 -9.346    

Slack (VIOLATED) :        -9.346ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk112.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.346ns  (logic 2.262ns (18.319%)  route 10.085ns (81.681%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk112.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.204     4.194    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.060     6.253 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.108    10.362    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    10.463 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=2, routed)           1.883    12.346    ST_TEST_i/OS_ISERDES_1/U0/CLK90
    ILOGIC_X1Y83         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                 -9.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.794ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk112.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.794ns  (logic 1.230ns (25.661%)  route 3.564ns (74.339%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk112.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.772     1.327    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.178     2.505 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.636     4.141    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.167 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=2, routed)           0.627     4.794    ST_TEST_i/OS_ISERDES_1/U0/CLK90
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk112.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.794ns  (logic 1.230ns (25.661%)  route 3.564ns (74.339%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk112.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.772     1.327    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.178     2.505 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.636     4.141    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.167 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=2, routed)           0.627     4.794    ST_TEST_i/OS_ISERDES_1/U0/CLK90
    ILOGIC_X1Y83         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  2.794    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk135
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.355ns,  Total Violation      -18.710ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.355ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk135'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.355ns  (logic 1.821ns (14.735%)  route 10.534ns (85.265%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk135 rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.619     6.129 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.233    10.363    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    10.464 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=2, routed)           1.891    12.355    ST_TEST_i/OS_ISERDES_3/U0/CLK90
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                 -9.355    

Slack (VIOLATED) :        -9.355ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk135'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.355ns  (logic 1.821ns (14.735%)  route 10.534ns (85.265%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk135 rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     2.307 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.619     6.129 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.233    10.363    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    10.464 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=2, routed)           1.891    12.355    ST_TEST_i/OS_ISERDES_3/U0/CLK90
    ILOGIC_X1Y97         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                 -9.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.617ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk135'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.617ns  (logic 0.851ns (18.437%)  route 3.765ns (81.563%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk135 rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.799     2.294 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.666     3.960    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.986 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=2, routed)           0.631     4.617    ST_TEST_i/OS_ISERDES_3/U0/CLK90
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk135'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.617ns  (logic 0.851ns (18.437%)  route 3.765ns (81.563%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk135 rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.799     2.294 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.666     3.960    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.986 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=2, routed)           0.631     4.617    ST_TEST_i/OS_ISERDES_3/U0/CLK90
    ILOGIC_X1Y97         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  2.617    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk157.5
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.327ns,  Total Violation      -18.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.327ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk157.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.327ns  (logic 1.765ns (14.321%)  route 10.562ns (85.679%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk157.5 fall edge)
                                                      0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           2.203     4.510    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.563     6.073 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.262    10.335    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    10.436 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=2, routed)           1.891    12.327    ST_TEST_i/OS_ISERDES_2/U0/CLK90
    ILOGIC_X1Y98         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                 -9.327    

Slack (VIOLATED) :        -9.327ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk157.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.327ns  (logic 1.765ns (14.321%)  route 10.562ns (85.679%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk157.5 fall edge)
                                                      0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           2.203     4.510    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.563     6.073 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.262    10.335    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    10.436 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=2, routed)           1.891    12.327    ST_TEST_i/OS_ISERDES_2/U0/CLK90
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                 -9.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk157.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.614ns  (logic 0.804ns (17.422%)  route 3.810ns (82.578%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk157.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.771     1.493    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.752     2.245 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.712     3.957    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=2, routed)           0.631     4.614    ST_TEST_i/OS_ISERDES_2/U0/CLK90
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.614ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk157.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.614ns  (logic 0.804ns (17.422%)  route 3.810ns (82.578%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk157.5 rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.771     1.493    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.752     2.245 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.712     3.957    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.983 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=2, routed)           0.631     4.614    ST_TEST_i/OS_ISERDES_2/U0/CLK90
    ILOGIC_X1Y98         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  2.614    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk22.5
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.344ns,  Total Violation      -18.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.344ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk22.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.344ns  (logic 2.041ns (16.535%)  route 10.303ns (83.465%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                 -9.344    

Slack (VIOLATED) :        -9.344ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk22.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.344ns  (logic 2.041ns (16.535%)  route 10.303ns (83.465%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 fall edge)    0.000     0.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.990 f  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.839     6.034 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.326    10.360    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.461 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           1.883    12.344    ST_TEST_i/OS_ISERDES_1/U0/CLKB
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                 -9.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk22.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.728ns  (logic 1.041ns (22.012%)  route 3.687ns (77.988%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLK0
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk22.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.728ns  (logic 1.041ns (22.012%)  route 3.687ns (77.988%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk22.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out3_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[2]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.989     2.316 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.759     4.075    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.101 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/O
                         net (fo=7, routed)           0.627     4.728    ST_TEST_i/OS_ISERDES_1/U0/CLKB
    ILOGIC_X1Y83         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y83         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.728    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk45
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.331ns,  Total Violation      -18.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.331ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk45'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.331ns  (logic 1.269ns (10.292%)  route 11.062ns (89.708%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 fall edge)      0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                 -9.331    

Slack (VIOLATED) :        -9.331ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk45'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.331ns  (logic 1.269ns (10.292%)  route 11.062ns (89.708%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 fall edge)      0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.067     5.578 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.244     9.822    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.923 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.331    ST_TEST_i/OS_ISERDES_3/U0/CLKB
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                 -9.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk45'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.330ns  (logic 0.377ns (8.716%)  route 3.952ns (91.284%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLK0
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk45'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.330ns  (logic 0.377ns (8.716%)  route 3.952ns (91.284%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk45 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out1_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout1_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[4]
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.325     1.820 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.669     3.488    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.514 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.330    ST_TEST_i/OS_ISERDES_3/U0/CLKB
    ILOGIC_X1Y97         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y97         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.330    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk67.5
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.307ns,  Total Violation      -18.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.307ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk67.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.307ns  (logic 1.214ns (9.865%)  route 11.093ns (90.135%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 fall edge)    0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -9.307    

Slack (VIOLATED) :        -9.307ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk67.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.307ns  (logic 1.214ns (9.865%)  route 11.093ns (90.135%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 fall edge)    0.000     0.000 f  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.206    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     2.307 f  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           2.204     4.511    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012     5.523 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.274     9.797    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.898 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           2.409    12.307    ST_TEST_i/OS_ISERDES_2/U0/CLKB
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -9.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk67.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.342ns  (logic 0.330ns (7.600%)  route 4.012ns (92.400%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLK0
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk67.5'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.342ns  (logic 0.330ns (7.600%)  route 4.012ns (92.400%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk67.5 rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.696    ST_TEST_i/clk_wiz_2/inst/clk_out3_ST_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.722 r  ST_TEST_i/clk_wiz_2/inst/clkout3_buf/O
                         net (fo=1, routed)           0.772     1.494    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[6]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     1.772 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.728     3.500    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.526 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/O
                         net (fo=7, routed)           0.815     4.342    ST_TEST_i/OS_ISERDES_2/U0/CLKB
    ILOGIC_X1Y98         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/CLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y98         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.342    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk90
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -9.374ns,  Total Violation      -18.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk90'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.374ns  (logic 2.096ns (16.941%)  route 10.278ns (83.059%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.990 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.894     6.089 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.300    10.389    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.490 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=2, routed)           1.883    12.374    ST_TEST_i/OS_ISERDES_0/U0/CLK90
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -9.374    

Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk90'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        12.374ns  (logic 2.096ns (16.941%)  route 10.278ns (83.059%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90 fall edge)      0.000     0.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.889    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.990 f  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.205     4.195    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.894     6.089 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.300    10.389    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.490 f  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=2, routed)           1.883    12.374    ST_TEST_i/OS_ISERDES_0/U0/CLK90
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         clock pessimism              0.000     3.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     3.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -9.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.761ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk90'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLK
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.761ns  (logic 1.088ns (22.854%)  route 3.673ns (77.146%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.036     2.364 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.744     4.108    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     4.134 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=2, routed)           0.627     4.761    ST_TEST_i/OS_ISERDES_0/U0/CLK90
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLK
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (arrival time - required time)
  Source:                 ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk90'  {rise@0.000ns fall@3.334ns period=6.667ns})
  Destination:            ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLKB
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            2.000ns  (MinDelay Path 2.000ns)
  Data Path Delay:        4.761ns  (logic 1.088ns (22.854%)  route 3.673ns (77.146%))
  Logic Levels:           3  (BUFG=2 IDELAYE2=1)
  Output Delay:           0.000ns
  Timing Exception:       MinDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90 rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.529    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.555 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.773     1.328    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.036     2.364 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.744     4.108    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     4.134 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=2, routed)           0.627     4.761    ST_TEST_i/OS_ISERDES_0/U0/CLK90
    ILOGIC_X1Y84         ISERDESE2                                    f  ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/OCLKB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         min delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    ILOGIC_X1Y84         ISERDESE2                    0.000     2.000    ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  2.761    





