Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PE_array_behav xil_defaultlib.tb_PE_array xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE_Array.v:144]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
