<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0_reconfig_mgmt_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0_reconfig_mgmt_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/cadence/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0_reconfig_mgmt_translator"
   simulator="ncsim" />
 <file
   path="simulation/submodules/synopsys/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0_reconfig_mgmt_translator"
   simulator="vcs" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_0_master_translator" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_p2b_adapter.vho"
   type="VHDL"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_b2p_adapter.vho"
   type="VHDL"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_transacto.vho"
   type="VHDL"
   library="transacto" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_p2b.vho"
   type="VHDL"
   library="p2b" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_b2p.vho"
   type="VHDL"
   library="b2p" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_fifo.vho"
   type="VHDL"
   library="fifo" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0_timing_adt.vho"
   type="VHDL"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/cadence/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="simulation/submodules/synopsys/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="simulation/submodules/sfpp_reconfig_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/sfpp_reconfig_master_0.vhd"
   type="VHDL"
   library="master_0" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_dfe_cal_sweep_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_datactrl.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_datactrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_rmw.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_rmw.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/ber_reader_dcfifo.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/step_to_mon_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mon_to_step_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ber_reader_dcfifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/step_to_mon_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/mon_to_step_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_sv.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_cal.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_control.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_datapath.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_eye_width.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_align_clk.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_get_sum.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_soc.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_direct.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xrbasic_lif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_lif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_wait_generate.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_wait_generate.v"
   type="VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/cadence_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/synopsys_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/aldec_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file path="simulation/sfpp_reconfig.vhd" type="VHDL" />
 <file path="simulation/sfpp_reconfig_rst_controller.vhd" type="VHDL" />
 <file path="simulation/sfpp_reconfig_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="sfpp_reconfig" />
 <deviceFamily name="stratixv" />
</simPackage>
