{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T17:40:44Z","timestamp":1574790044187},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2018,1,24]],"date-time":"2018-01-24T00:00:00Z","timestamp":1516752000000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"name":"Australian Research Council's Linkage","award":["LP140100328"]},{"name":"Discovery","award":["DP150103866"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst.","TRETS"],"published-print":{"date-parts":[[2018,1,24]]},"DOI":"10.1145\/3173549","type":"journal-article","created":{"date-parts":[[2018,1,26]],"date-time":"2018-01-26T13:05:50Z","timestamp":1516971950000},"page":"1-23","source":"Crossref","is-referenced-by-count":2,"title":["Fine-Grained Module-Based Error Recovery in FPGA-Based TMR Systems"],"prefix":"10.1145","volume":"11","author":[{"given":"Zhuoran","family":"Zhao","sequence":"first","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]},{"given":"Nguyen T. H.","family":"Nguyen","sequence":"additional","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]},{"given":"Dimitris","family":"Agiakatsikas","sequence":"additional","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]},{"given":"Ganghee","family":"Lee","sequence":"additional","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]},{"given":"Ediz","family":"Cetin\u2020","sequence":"additional","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[{"name":"UNSW Sydney and \u2020Macquarie University, NSW, Australia"}]}],"member":"320","reference":[{"key":"key-10.1145\/3173549-1","unstructured":"Dimitris Agiakatsikas, Ediz Cetin, and Oliver Diessel. 2016. FMER: A hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs. In FPL. 1--4.","DOI":"10.1109\/FPL.2016.7577339","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-2","unstructured":"Dimitris Agiakatsikas, Nguyen T. H. Nguyen, Zhuoran Zhao, Tong Wu, Ediz Cetin, Oliver Diessel, and Lingkan Gong. 2016. Reconfiguration control networks for TMR systems with module-based recovery. In FCCM. 88--91.","DOI":"10.1109\/FCCM.2016.30","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-3","unstructured":"Ghazanfar Asadi and Mehdi B. Tahoori. 2005. Soft error rate estimation and mitigation for SRAM-based FPGAs. In FPGA. 149--160.","DOI":"10.1145\/1046192.1046212","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-4","unstructured":"Cristiana Bolchini, Antonio Miele, and Chiara Sandionigi. 2011. A novel design methodology for implementing reliability-aware systems on SRAM-based FPGAs. IEEE Trans. Comput. 60, 12 (2011), 1744--1758.","DOI":"10.1109\/TC.2010.281","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-5","unstructured":"Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H. Anderson, Stephen Brown, and Tomasz Czajkowski. 2011. LegUp: High-level synthesis for FPGA-based processor\/accelerator systems. In FPGA. 33--36.","DOI":"10.1145\/1950413.1950423","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-6","unstructured":"Ediz Cetin, Oliver Diessel, Lingkan Gong, and Victor Lai. 2013. Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration. In FPL. 1--4.","DOI":"10.1109\/FPL.2013.6645571","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-7","unstructured":"Ediz Cetin, Oliver Diessel, Tuo Li, Jude A. Ambrose, Thomas Fisk, Sri Parameswaran, and Andrew G. Dempster. 2016. Overview and investigation of SEU detection and recovery approaches for FPGA-based heterogeneous systems. In FPGAs and Parallel Architectures for Aerospace Applications. Springer, 33--46.","DOI":"10.1007\/978-3-319-14352-1_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-8","unstructured":"Sergio D&#x02019;Angelo, Cecilia Metra, Sandro Pastore, A. Pogutz, and Giacomo R. Sechi. 1998. Fault-tolerant voting mechanism and recovery scheme for TMR FPGA-based systems. In DFT. 233--240."},{"key":"key-10.1145\/3173549-9","unstructured":"Jonathan M. Johnson and Michael J. Wirthlin. 2010. Voter insertion algorithms for FPGA designs using triple modular redundancy. In FPGA. 249--258.","DOI":"10.1145\/1723112.1723154","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-10","unstructured":"Ganghee Lee, Dimitris Agiakatsikas, Tong Wu, Ediz Cetin, and Oliver Diessel. 2017. TLegUp: A TMR code generation tool for SRAM-based FPGA applications using HLS. In FCCM. 1--4."},{"key":"key-10.1145\/3173549-11","unstructured":"Daniel McMurtrey, Keith S . Morgan, Brian Pratt, and Michael J Wirthlin. 2008. Estimating TMR Reliability on FPGAs Using Markov Models. Technical Report. Brigham Young University. Retrieved from http:\/\/scholarsarchive.byu.edu\/facpub\/149."},{"key":"key-10.1145\/3173549-12","unstructured":"Razvan Nane, Vlad-Mihai Sima, Christian Pilato, Jongsok Choi, Blair Fort, Andrew Canis, Yu Ting Chen, Hsuan Hsiao, Stephen Brown, Fabrizio Ferrandi, Jason Anderson, and Koen Bertels. 2016. A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 35, 10 (2016), 1591--1604.","DOI":"10.1109\/TCAD.2015.2513673","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-13","unstructured":"Gabriel Luca Nazar, Leonardo Pereira Santos, and Luigi Carro. 2015. Fine-grained fast field-programmable gate array scrubbing. IEEE Trans. VLSI Syst. 23, 5 (2015), 893--904.","DOI":"10.1109\/TVLSI.2014.2330742","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-14","unstructured":"QB50 Project. 2009. Homepage. Retrieved June 6, 2017 from https:\/\/www.qb50.eu."},{"key":"key-10.1145\/3173549-15","unstructured":"Luca Sterpone, Matteo Sonza Reorda, and Massimo Violante. 2005. RoRA: A reliability-oriented place and route algorithm for SRAM-based FPGAs. In PRIME, Vol. 1. IEEE, 173--176.","DOI":"10.1109\/RME.2005.1543031","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-16","unstructured":"Martin Straka, Jan Kastil, Zdenek Kotasek, and Lukas Miculka. 2013. Fault tolerant system design and SEU injection based testing. Microprocess Microsy 37, 2 (2013), 155--173.","DOI":"10.1016\/j.micpro.2012.09.006","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-17","unstructured":"Jorge Tonfat, Fernanda Kastensmidt, and Ricardo Reis. 2015. Analyzing the effectiveness of a frame-level redundancy scrubbing technique for SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 62, 6 (Dec. 2015), 3080--3087.","DOI":"10.1109\/TNS.2015.2489601","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3173549-18","unstructured":"Xilinx Inc. 2013. UG470: 7 Series FPGAs Configuration User Guide. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug470_7Series_Config.pdf."},{"key":"key-10.1145\/3173549-19","unstructured":"Xilinx Inc. 2015. PG036: Product Guide - Soft Error Mitigation Controller (v4.1). Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/sem\/v4_1\/pg036_sem.pdf."},{"key":"key-10.1145\/3173549-20","unstructured":"Xilinx Inc. 2015. UG909: Vivado Design Suite User Guide&#x02014;Partial Reconfiguration. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug909-vivado-partial-reconfiguration.pdf."},{"key":"key-10.1145\/3173549-21","unstructured":"Xilinx Inc.2016. XAPP1222: Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (Vivado Tools). Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1222-idf-for-7s-or-zynq-vivado.pdf."},{"key":"key-10.1145\/3173549-22","unstructured":"Zhuoran Zhao, Dimitris Agiakatsikas, Nguyen T. H. Nguyen, Ediz Cetin, and Oliver Diessel. 2016. Fine-grained module-based error recovery in FPGA-based TMR systems. In FPT. 101--108.","DOI":"10.1109\/FPT.2016.7929433","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3173549&ftid=1942890&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T21:20:21Z","timestamp":1570656021000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,24]]},"references-count":22,"journal-issue":{"published-print":{"date-parts":[[2018,3,22]]},"issue":"1"},"URL":"http:\/\/dx.doi.org\/10.1145\/3173549","relation":{"cites":[]},"ISSN":["1936-7406"],"issn-type":[{"value":"1936-7406","type":"print"}],"subject":["General Computer Science"]}}