Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 09:45:11 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #1                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.964 |              0.518 |
| Logic Delay               | 0.098(17%)                | 8.173(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.095(19%)         |
| Net Delay                 | 0.489(83%)                | 22.791(73%)                                                                                                                                                                                                                                                                                                                                                             | 0.423(81%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                   0.100 |             -0.306 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.873 |             24.168 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 8%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     761 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[241]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #2                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.784 |              0.463 |
| Logic Delay               | 0.098(17%)                | 8.313(28%)                                                                                                                                                                                                                                                                                                                                                              | 0.097(21%)         |
| Net Delay                 | 0.489(83%)                | 22.471(72%)                                                                                                                                                                                                                                                                                                                                                             | 0.366(79%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                  -0.062 |             -0.249 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.854 |             24.280 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     741 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[240]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #3                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.856 |              0.527 |
| Logic Delay               | 0.098(17%)                | 8.327(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.097(19%)         |
| Net Delay                 | 0.489(83%)                | 22.529(73%)                                                                                                                                                                                                                                                                                                                                                             | 0.430(81%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                   0.036 |             -0.358 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.828 |             24.107 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     741 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[243]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #4                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.827 |              0.358 |
| Logic Delay               | 0.098(17%)                | 8.253(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.097(28%)         |
| Net Delay                 | 0.489(83%)                | 22.574(73%)                                                                                                                                                                                                                                                                                                                                                             | 0.261(72%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                   0.008 |             -0.240 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.827 |             24.394 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     741 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[247]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                      Path #5                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                            25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                            30.823 |              0.462 |
| Logic Delay               | 0.098(17%)                | 8.637(29%)                                                                                                                                                                                                                                                                                                                                                                        | 0.094(21%)         |
| Net Delay                 | 0.489(83%)                | 22.186(71%)                                                                                                                                                                                                                                                                                                                                                                       | 0.368(79%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                             0.007 |             -0.317 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                            -5.824 |             24.213 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                            | (0, 1)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                               846 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[250]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #6                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.801 |              0.490 |
| Logic Delay               | 0.098(17%)                | 8.302(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(20%)         |
| Net Delay                 | 0.489(83%)                | 22.499(73%)                                                                                                                                                                                                                                                                                                                                                             | 0.394(80%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                   0.005 |             -0.309 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.804 |             24.193 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                  | (0, 1)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     741 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[249]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #7                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                  30.895 |              1.986 |
| Logic Delay               | 0.098(17%)                | 8.342(28%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(5%)          |
| Net Delay                 | 0.489(83%)                | 22.553(72%)                                                                                                                                                                                                                                                                                                                                                             | 1.890(95%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                   0.102 |             -0.206 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                  -5.802 |             22.800 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                  | (0, 1)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     728 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[248]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                               Path #8                                                                                                                                                                              | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                             30.883 |              0.378 |
| Logic Delay               | 0.098(17%)                | 8.263(27%)                                                                                                                                                                                                                                                                                                                                                         | 0.096(26%)         |
| Net Delay                 | 0.489(83%)                | 22.620(73%)                                                                                                                                                                                                                                                                                                                                                        | 0.282(74%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                              0.098 |             -0.304 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                             -5.794 |             24.310 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                740 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                 56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_2[245]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                           Path #9                                                                                                                                                                                           | WorstPath from Dst |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                                      25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                                      30.664 |              1.127 |
| Logic Delay               | 0.098(17%)                | 8.721(29%)                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(9%)          |
| Net Delay                 | 0.489(83%)                | 21.943(71%)                                                                                                                                                                                                                                                                                                                                                                                 | 1.031(91%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                                      -0.116 |             -0.042 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                                      -5.789 |             23.822 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 0% x 1%                   | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                         795 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                          59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2[246]/D   |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                   Path #10                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    25.000 |                                                                                                                                                                                                                                                                                                                                                                       25.000 |             25.000 |
| Path Delay                |                     0.587 |                                                                                                                                                                                                                                                                                                                                                                       30.652 |              0.881 |
| Logic Delay               | 0.098(17%)                | 8.309(28%)                                                                                                                                                                                                                                                                                                                                                                   | 0.096(11%)         |
| Net Delay                 | 0.489(83%)                | 22.343(72%)                                                                                                                                                                                                                                                                                                                                                                  | 0.785(89%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                                                                                                                                       -0.114 |             -0.043 |
| Slack                     |                    24.324 |                                                                                                                                                                                                                                                                                                                                                                       -5.775 |             24.067 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 1%                   | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                          781 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                           56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[469]/C         | muon_cand_29.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_29.pt_fast[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[242]/D   |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 18 | 19 | 20 | 21 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 36 | 37 | 38 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 54 | 55 | 58 | 59 | 61 | 62 | 63 | 64 | 65 | 66 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 76 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 2 | 5 | 9 |  2 |  5 |  3 |  8 |  3 |  3 |  8 |  2 |  6 |  4 |  4 |  3 |  6 |  4 |  3 |  6 |  2 |  7 |  1 |  4 |  7 |  5 |  3 |  4 |  9 |  2 |  2 |  5 |  4 |  3 |  3 |  2 |  9 |  2 |  1 |  5 |  7 |  3 |  1 |  1 | 15 |  4 | 10 |  1 |  5 |  1 |  3 |  8 |  1 |  5 | 15 |  2 |  1 |  4 |  1 |  2 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.57 |           3.60 |           33947 | 0(0.0%) | 571(2.7%) | 1097(5.3%) | 2649(12.7%) | 4793(23.1%) | 11668(56.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq40retfan10000_rev_1 | 0.90 |           4.61 |           20582 | 0(0.0%) | 567(2.8%) | 1083(5.3%) | 2537(12.3%) | 4758(23.1%) | 11638(56.5%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       100% | (CLEL_R_X79Y354,CLEL_R_X94Y385) | muon_sorter_1(95%) |            0% |       4.29607 | 82%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       115% | (CLEM_X80Y306,CLEM_X87Y321)     | muon_sorter_1(99%) |            0% |       4.97433 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |       118% | (CLEM_X76Y317,CLEL_R_X83Y332)   | muon_sorter_1(98%) |            0% |       4.96995 | 94%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                3 |       105% | (CLEM_X82Y375,CLEL_R_X85Y382)   | muon_sorter_1(99%) |            0% |       4.94531 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.488% | (CLEL_R_X68Y315,CLEM_X83Y346)  | muon_sorter_1(72%),wrapper(27%) |            0% |       2.90421 | 57%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.722% | (CLEM_X80Y308,CLEM_X95Y387)    | muon_sorter_1(94%)              |            0% |       3.86786 | 73%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.551% | (CLEM_X69Y308,CLEL_R_X100Y339) | muon_sorter_1(86%),wrapper(13%) |            0% |       3.31868 | 63%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.586% | (CLEM_X80Y346,CLEM_X95Y393)    | muon_sorter_1(94%)              |            0% |       3.77964 | 72%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.329% | (CLEM_X70Y320,CLEM_X85Y335)    | muon_sorter_1(82%),wrapper(17%) |            0% |       3.12906 | 60%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.532% | (CLEM_X82Y308,CLEM_X97Y379)    | muon_sorter_1(93%),wrapper(6%)  |            0% |       3.60129 | 68%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.239% | (CLEM_X75Y308,CLEM_X90Y323)    | muon_sorter_1(98%)              |            0% |       4.85221 | 92%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                3 |           0.169% | (CLEM_X88Y372,CLEM_X91Y391)    | muon_sorter_1(97%)              |            0% |       5.20875 | 99%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.733% | (CLEM_X65Y303,CLEM_X96Y334)    | muon_sorter_1(84%),wrapper(15%) |            0% |       2.95687 | 56%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.999% | (CLEM_X80Y308,CLEM_X95Y387)    | muon_sorter_1(94%)              |            0% |       3.86786 | 73%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.009% | (CLEL_R_X68Y303,CLEM_X99Y350)  | muon_sorter_1(82%),wrapper(17%) |            0% |        2.9037 | 55%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.022% | (CLEM_X80Y314,CLEM_X95Y393)    | muon_sorter_1(93%),wrapper(6%)  |            0% |       3.74936 | 71%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |        85% | (CLEM_X76Y334,NULL_X485Y348)  | muon_sorter_1(69%),wrapper(30%) |            0% |       4.78125 | 100%         | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        86% | (CLEM_X80Y332,CLEM_X81Y333)   | muon_sorter_1(100%)             |            0% |       5.41667 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        85% | (CLEM_X78Y328,CLEL_R_X79Y329) | muon_sorter_1(86%),wrapper(13%) |            0% |        4.9375 | 96%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        87% | (CLEM_X76Y338,NULL_X485Y352)  | muon_sorter_1(55%),wrapper(44%) |            0% |         4.625 | 100%         | 0%         |  40% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        87% | (CLEM_X80Y312,CLEM_X81Y313)   | muon_sorter_1(100%)             |            0% |        5.0625 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X90Y370,CLEM_X91Y371)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.03125 | 96%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X88Y391,CLEM_X88Y391)   | muon_sorter_1(100%)             |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X88Y388,CLEM_X88Y388)   | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        88% | (CLEM_X87Y386,CLEM_X87Y386)   | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        89% | (CLEM_X87Y384,CLEM_X87Y384)   | muon_sorter_1(87%),wrapper(12%) |            0% |             6 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X90Y384,CLEM_X90Y384)   | muon_sorter_1(100%)             |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X81Y368   | 502             | 550          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y367   | 502             | 551          | 85%                  | muon_sorter_1(71%),wrapper(28%) | Y                   |
| CLEM_X81Y369   | 502             | 549          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y365   | 502             | 553          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y366   | 502             | 552          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y364   | 502             | 554          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X80Y369 | 501             | 549          | 83%                  | muon_sorter_1(85%),wrapper(14%) | Y                   |
| CLEM_X81Y371   | 502             | 547          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y370   | 502             | 548          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X80Y366 | 501             | 552          | 82%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X83Y373   | 510             | 545          | 43%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X83Y373 | 512             | 545          | 43%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X82Y377 | 507             | 541          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X83Y370   | 510             | 548          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X83Y377   | 510             | 541          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X83Y374   | 510             | 544          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y377   | 505             | 541          | 42%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X83Y374 | 512             | 544          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X82Y370 | 507             | 548          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y376   | 505             | 542          | 42%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


