Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 09:57:01 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-16  Warning           Large setup violation                                             7           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10527)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8679)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (3376)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10527)
----------------------------
 There are 3499 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8679)
---------------------------------------------------
 There are 8679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3376)
---------------------------------
 There are 3376 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.077      -67.390                    435                 3412        0.053        0.000                      0                 3412        0.000        0.000                       0                  3388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         13.759        0.000                      0                 1668        0.251        0.000                      0                 1668       12.968        0.000                       0                  3274  
  vga_hd_vga_clock              0.324        0.000                      0                   74        0.213        0.000                      0                   74        2.867        0.000                       0                    65  
  vga_sd_vga_clock             34.401        0.000                      0                   54        0.279        0.000                      0                   54       19.702        0.000                       0                    45  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       40.707        0.000                      0                 1668        0.251        0.000                      0                 1668       26.436        0.000                       0                  3274  
  vga_hd_vga_clock_1            7.060        0.000                      0                   74        0.213        0.000                      0                   74        6.234        0.000                       0                    65  
  vga_sd_vga_clock_1           74.819        0.000                      0                   54        0.279        0.000                      0                   54       39.904        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock         -0.432      -52.131                    424                 1620        1.209        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock          6.364        0.000                      0                 1620        1.085        0.000                      0                 1620  
tile_clock_vga_clock_1  tile_clock_vga_clock         13.759        0.000                      0                 1668        0.053        0.000                      0                 1668  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.302        0.000                      0                 1620        1.209        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock         19.846        0.000                      0                 1620        1.099        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock             -3.077      -15.259                     11                   11        0.365        0.000                      0                   11  
tile_clock_vga_clock_1  vga_hd_vga_clock             -3.065      -15.132                     11                   11        0.377        0.000                      0                   11  
vga_hd_vga_clock_1      vga_hd_vga_clock              0.324        0.000                      0                   74        0.060        0.000                      0                   74  
tile_clock_vga_clock    vga_sd_vga_clock              2.727        0.000                      0                   11        0.573        0.000                      0                   11  
tile_clock_vga_clock_1  vga_sd_vga_clock              2.727        0.000                      0                   11        0.573        0.000                      0                   11  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.401        0.000                      0                   54        0.066        0.000                      0                   54  
tile_clock_vga_clock    tile_clock_vga_clock_1       13.759        0.000                      0                 1668        0.053        0.000                      0                 1668  
vga_hd_vga_clock        tile_clock_vga_clock_1       -0.421      -47.414                    388                 1620        1.220        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock_1        6.364        0.000                      0                 1620        1.085        0.000                      0                 1620  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.313        0.000                      0                 1620        1.220        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       19.846        0.000                      0                 1620        1.099        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock_1            3.657        0.000                      0                   11        0.365        0.000                      0                   11  
vga_hd_vga_clock        vga_hd_vga_clock_1            0.324        0.000                      0                   74        0.060        0.000                      0                   74  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            3.669        0.000                      0                   11        0.377        0.000                      0                   11  
tile_clock_vga_clock    vga_sd_vga_clock_1           16.209        0.000                      0                   11        0.587        0.000                      0                   11  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.401        0.000                      0                   54        0.066        0.000                      0                   54  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           16.209        0.000                      0                   11        0.587        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 1.604ns (12.328%)  route 11.407ns (87.672%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  snek/part_number_reg[0]_rep/Q
                         net (fo=146, routed)         6.326     5.778    snek/part_number_reg[0]_rep_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.297     6.075 r  snek/found_hit_i_386/O
                         net (fo=1, routed)           0.000     6.075    snek/found_hit_i_386_n_0
    SLICE_X17Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     6.292 r  snek/found_hit_reg_i_182/O
                         net (fo=1, routed)           1.152     7.444    snek/found_hit_reg_i_182_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I3_O)        0.299     7.743 r  snek/i_56_LOPT_REMAP/O
                         net (fo=1, routed)           1.362     9.105    snek/i_56/O_n
    SLICE_X24Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.229 r  snek/i_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.718     9.947    snek/i_16/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.071 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849    11.920    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.044 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000    12.044    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.562    25.923    
                         clock uncertainty           -0.199    25.724    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    25.803    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.803    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             21.752ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.410ns (28.363%)  route 3.561ns (71.637%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 25.365 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         1.936     1.450    snek/part_number_reg_n_0_[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.295     1.745 r  snek/FSM_onehot_nstate[2]_i_11/O
                         net (fo=1, routed)           0.000     1.745    snek/FSM_onehot_nstate[2]_i_11_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.258 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.625     3.883    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.007 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.425    25.365    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    25.927    
                         clock uncertainty           -0.199    25.728    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    25.759    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 21.752    

Slack (MET) :             21.753ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.027ns (20.649%)  route 3.947ns (79.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 25.364 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.552     3.883    snek/found_hit1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.007 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.424    25.364    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    25.926    
                         clock uncertainty           -0.199    25.727    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.032    25.759    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 21.753    

Slack (MET) :             21.874ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.027ns (21.183%)  route 3.821ns (78.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.426     3.757    snek/found_hit1
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.881 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.881    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.562    25.923    
                         clock uncertainty           -0.199    25.724    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.031    25.755    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.755    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 21.874    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.929ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.326%)  route 2.768ns (82.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.803     2.378    snek/part_number[7]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    25.372    snek/tile_clock
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.562    25.934    
                         clock uncertainty           -0.199    25.735    
    SLICE_X40Y86         FDRE (Setup_fdre_C_R)       -0.429    25.306    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.306    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 22.929    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    25.304    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.934    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    25.304    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 snek/genblk1[45].part/hs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[45].part/hs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[45].part/hs/tile_clock
    SLICE_X50Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  snek/genblk1[45].part/hs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.170    -0.285    snek/genblk1[45].part/hs/sync_reg[0]_90[7]
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.832    -0.857    snek/genblk1[45].part/hs/tile_clock
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070    -0.536    snek/genblk1[45].part/hs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 snek/genblk1[79].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.639    -0.542    snek/genblk1[79].part/vs/tile_clock
    SLICE_X34Y112        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  snek/genblk1[79].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.199    -0.179    snek/genblk1[79].part/vs/sync_reg_n_0_[0][7]
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[79].part/vs/tile_clock
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X28Y115        FDRE (Hold_fdre_C_D)         0.075    -0.433    snek/genblk1[79].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[22].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.557    -0.624    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y81         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  snek/genblk1[22].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.172    -0.312    snek/genblk1[22].part/hs/sync_reg[0]_44[0]
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.046    -0.565    snek/genblk1[22].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 snek/genblk1[63].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[63].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.646    -0.535    snek/genblk1[63].part/vs/tile_clock
    SLICE_X10Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  snek/genblk1[63].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.201    snek/genblk1[63].part/vs/sync_reg_n_0_[0][0]
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.921    -0.768    snek/genblk1[63].part/vs/tile_clock
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.066    -0.456    snek/genblk1[63].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snek/genblk1[93].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.557%)  route 0.173ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.643    -0.538    snek/genblk1[93].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  snek/genblk1[93].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.173    -0.237    snek/genblk1[93].part/hs/sync_reg[0]_186[6]
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.916    -0.773    snek/genblk1[93].part/hs/tile_clock
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.010    -0.493    snek/genblk1[93].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 snek/genblk1[82].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.620%)  route 0.511ns (78.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[82].part/hs/tile_clock
    SLICE_X44Y85         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[82].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.511     0.029    snek/genblk1[82].part/hs/sync_reg[0]_164[5]
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.503    -0.275    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.047    -0.228    snek/genblk1[82].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 snek/genblk1[46].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[46].part/vs/tile_clock
    SLICE_X47Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[46].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.193    -0.286    snek/genblk1[46].part/vs/sync_reg_n_0_[0][1]
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[46].part/vs/tile_clock
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.063    -0.543    snek/genblk1[46].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.644    -0.537    snek/genblk1[61].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  snek/genblk1[61].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.195    snek/genblk1[61].part/vs/sync_reg_n_0_[0][7]
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.918    -0.771    snek/genblk1[61].part/vs/tile_clock
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.071    -0.453    snek/genblk1[61].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 snek/genblk1[2].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[2].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[2].part/vs/tile_clock
    SLICE_X33Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[2].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.281    snek/genblk1[2].part/vs/sync_reg_n_0_[0][7]
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[2].part/vs/tile_clock
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.070    -0.540    snek/genblk1[2].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 snek/genblk1[14].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/genblk1[14].part/vs/tile_clock
    SLICE_X29Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/genblk1[14].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.201    -0.280    snek/genblk1[14].part/vs/sync_reg_n_0_[0][1]
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[14].part/vs/tile_clock
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.070    -0.539    snek/genblk1[14].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         26.936      25.687     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y16     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y18     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y18     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y18     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y19     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y19     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y19     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y16     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y19     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y19     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y18     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y19     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y19     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.580ns (9.439%)  route 5.564ns (90.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.780    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058     9.105    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.580ns (9.528%)  route 5.507ns (90.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.723    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067     9.096    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.580ns (9.769%)  route 5.357ns (90.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.573    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081     9.082    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.580ns (9.744%)  route 5.372ns (90.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.693     8.588    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.061     9.102    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     8.349    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.983     9.332    
                         clock uncertainty           -0.153     9.179    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205     8.974    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     8.349    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.983     9.332    
                         clock uncertainty           -0.153     9.179    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205     8.974    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.491 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.167    -0.325    food/rng/value_reg_n_0_[16]
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.814    -0.875    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X30Y76         FDPE (Hold_fdpe_C_D)         0.063    -0.537    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.312    food/rng/Q[7]
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.817    -0.872    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.275    -0.597    
    SLICE_X29Y77         FDPE (Hold_fdpe_C_D)         0.071    -0.526    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.148     0.995    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.040    graphics/hd/h_sync_state0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.139     0.722    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.092     0.814    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.341    food/rng/Q[10]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.055    -0.575    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.911%)  route 0.180ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.180     1.028    graphics/hd/h_sync_state_reg_n_0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.155     0.706    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.075     0.781    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.171    -0.318    food/rng/Q[9]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.570    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.036%)  route 0.194ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.194    -0.295    food/rng/Q[8]
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X32Y77         FDPE (Hold_fdpe_C_D)         0.070    -0.547    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.171     1.010    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.151     0.697    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.789    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.558     0.704    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.170     1.016    graphics/hd/v_video_reg_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.061 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     1.061    graphics/hd/v_video_i_1__0_n_0
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.826     0.859    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.154     0.704    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.091     0.795    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.986%)  route 0.209ns (56.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.468 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.209    -0.259    food/rng/Q[0]
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.874    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.275    -0.599    
    SLICE_X29Y76         FDPE (Hold_fdpe_C_D)         0.071    -0.528    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y76     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X33Y77     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X33Y77     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X35Y76     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y76     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y76     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y76     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X35Y76     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X35Y76     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y77     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X35Y76     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X35Y76     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y76     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.401ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    42.074    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.074    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 34.401    

Slack (MET) :             34.413ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    42.086    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 34.413    

Slack (MET) :             34.555ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    42.071    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 34.555    

Slack (MET) :             34.567ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.057    42.083    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 34.567    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.606ns (13.194%)  route 3.987ns (86.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.202     3.733    graphics/sd/h_video_reg_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.150     3.883 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785     6.668    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.830    42.352    
                         clock uncertainty           -0.213    42.139    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    41.870    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.870    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.783    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.828    graphics/sd/p_1_in[0]
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.118     0.456    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.092     0.548    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.451%)  route 0.197ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 f  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.197     0.818    graphics/sd/Q[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.863    graphics/sd/h_video_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.083     0.491    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.091     0.582    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.459    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.187     0.787    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.832 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.832    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.118     0.459    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     0.550    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.668%)  route 0.196ns (48.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.196     0.816    graphics/sd/Q[7]
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.861    graphics/sd/h_count[7]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.119     0.456    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.577    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.319%)  route 0.199ns (51.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.199     0.795    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  graphics/sd/h_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.840    graphics/sd/h_count[1]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/C
                         clock pessimism             -0.118     0.455    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.091     0.546    graphics/sd/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.194%)  route 0.200ns (51.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.200     0.796    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.841 r  graphics/sd/h_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    graphics/sd/h_count[2]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.118     0.455    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.092     0.547    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.790%)  route 0.238ns (53.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.238     0.858    graphics/sd/Q[3]
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  graphics/sd/h_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    graphics/sd/h_count[9]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.119     0.456    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.577    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.422%)  route 0.241ns (53.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.241     0.862    graphics/sd/Q[1]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.907    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.103     0.472    
    SLICE_X43Y89         FDPE (Hold_fdpe_C_D)         0.091     0.563    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.298     0.895    graphics/sd/v_count_reg[11]_0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.940    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.102     0.472    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.120     0.592    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.139%)  route 0.265ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.265     0.885    graphics/sd/Q[7]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    graphics/sd/h_count[0]
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.106     0.469    
    SLICE_X43Y89         FDCE (Hold_fdce_C_D)         0.092     0.561    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X35Y75     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X33Y75     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       40.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.707ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 1.604ns (12.328%)  route 11.407ns (87.672%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  snek/part_number_reg[0]_rep/Q
                         net (fo=146, routed)         6.326     5.778    snek/part_number_reg[0]_rep_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.297     6.075 r  snek/found_hit_i_386/O
                         net (fo=1, routed)           0.000     6.075    snek/found_hit_i_386_n_0
    SLICE_X17Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     6.292 r  snek/found_hit_reg_i_182/O
                         net (fo=1, routed)           1.152     7.444    snek/found_hit_reg_i_182_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I3_O)        0.299     7.743 r  snek/i_56_LOPT_REMAP/O
                         net (fo=1, routed)           1.362     9.105    snek/i_56/O_n
    SLICE_X24Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.229 r  snek/i_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.718     9.947    snek/i_16/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.071 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849    11.920    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.044 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000    12.044    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.562    52.859    
                         clock uncertainty           -0.187    52.672    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    52.751    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.751    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                 40.707    

Slack (MET) :             48.700ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.410ns (28.363%)  route 3.561ns (71.637%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 52.301 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         1.936     1.450    snek/part_number_reg_n_0_[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.295     1.745 r  snek/FSM_onehot_nstate[2]_i_11/O
                         net (fo=1, routed)           0.000     1.745    snek/FSM_onehot_nstate[2]_i_11_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.258 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.625     3.883    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.007 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.425    52.301    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    52.863    
                         clock uncertainty           -0.187    52.676    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    52.707    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.707    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 48.700    

Slack (MET) :             48.700ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.027ns (20.649%)  route 3.947ns (79.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 52.300 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.552     3.883    snek/found_hit1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.007 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.424    52.300    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    52.862    
                         clock uncertainty           -0.187    52.675    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.032    52.707    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.707    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 48.700    

Slack (MET) :             48.822ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.027ns (21.183%)  route 3.821ns (78.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.426     3.757    snek/found_hit1
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.881 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.881    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.562    52.859    
                         clock uncertainty           -0.187    52.672    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.031    52.703    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.703    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 48.822    

Slack (MET) :             49.787ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.187    52.681    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.157    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.157    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 49.787    

Slack (MET) :             49.787ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.187    52.681    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.157    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.157    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 49.787    

Slack (MET) :             49.787ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.187    52.681    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.157    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.157    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 49.787    

Slack (MET) :             49.876ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.326%)  route 2.768ns (82.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.803     2.378    snek/part_number[7]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    52.308    snek/tile_clock
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.562    52.870    
                         clock uncertainty           -0.187    52.683    
    SLICE_X40Y86         FDRE (Setup_fdre_C_R)       -0.429    52.254    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.254    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 49.876    

Slack (MET) :             49.882ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.187    52.681    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    52.252    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.252    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 49.882    

Slack (MET) :             49.882ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.187    52.681    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    52.252    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.252    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 49.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 snek/genblk1[45].part/hs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[45].part/hs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[45].part/hs/tile_clock
    SLICE_X50Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  snek/genblk1[45].part/hs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.170    -0.285    snek/genblk1[45].part/hs/sync_reg[0]_90[7]
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.832    -0.857    snek/genblk1[45].part/hs/tile_clock
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070    -0.536    snek/genblk1[45].part/hs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 snek/genblk1[79].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.639    -0.542    snek/genblk1[79].part/vs/tile_clock
    SLICE_X34Y112        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  snek/genblk1[79].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.199    -0.179    snek/genblk1[79].part/vs/sync_reg_n_0_[0][7]
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[79].part/vs/tile_clock
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X28Y115        FDRE (Hold_fdre_C_D)         0.075    -0.433    snek/genblk1[79].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[22].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.557    -0.624    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y81         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  snek/genblk1[22].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.172    -0.312    snek/genblk1[22].part/hs/sync_reg[0]_44[0]
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.046    -0.565    snek/genblk1[22].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 snek/genblk1[63].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[63].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.646    -0.535    snek/genblk1[63].part/vs/tile_clock
    SLICE_X10Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  snek/genblk1[63].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.201    snek/genblk1[63].part/vs/sync_reg_n_0_[0][0]
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.921    -0.768    snek/genblk1[63].part/vs/tile_clock
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.066    -0.456    snek/genblk1[63].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snek/genblk1[93].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.557%)  route 0.173ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.643    -0.538    snek/genblk1[93].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  snek/genblk1[93].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.173    -0.237    snek/genblk1[93].part/hs/sync_reg[0]_186[6]
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.916    -0.773    snek/genblk1[93].part/hs/tile_clock
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.010    -0.493    snek/genblk1[93].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 snek/genblk1[82].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.620%)  route 0.511ns (78.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[82].part/hs/tile_clock
    SLICE_X44Y85         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[82].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.511     0.029    snek/genblk1[82].part/hs/sync_reg[0]_164[5]
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.503    -0.275    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.047    -0.228    snek/genblk1[82].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 snek/genblk1[46].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[46].part/vs/tile_clock
    SLICE_X47Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[46].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.193    -0.286    snek/genblk1[46].part/vs/sync_reg_n_0_[0][1]
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[46].part/vs/tile_clock
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.063    -0.543    snek/genblk1[46].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.644    -0.537    snek/genblk1[61].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  snek/genblk1[61].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.195    snek/genblk1[61].part/vs/sync_reg_n_0_[0][7]
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.918    -0.771    snek/genblk1[61].part/vs/tile_clock
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.071    -0.453    snek/genblk1[61].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 snek/genblk1[2].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[2].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[2].part/vs/tile_clock
    SLICE_X33Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[2].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.281    snek/genblk1[2].part/vs/sync_reg_n_0_[0][7]
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[2].part/vs/tile_clock
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.070    -0.540    snek/genblk1[2].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 snek/genblk1[14].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/genblk1[14].part/vs/tile_clock
    SLICE_X29Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/genblk1[14].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.201    -0.280    snek/genblk1[14].part/vs/sync_reg_n_0_[0][1]
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[14].part/vs/tile_clock
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.070    -0.539    snek/genblk1[14].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         53.872      51.717     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         53.872      52.623     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y16     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y18     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y18     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y18     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y19     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y19     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y19     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y16     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y19     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y19     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y18     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y19     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y19     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        7.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.580ns (9.439%)  route 5.564ns (90.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.780    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.151    15.899    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058    15.841    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.841    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.580ns (9.528%)  route 5.507ns (90.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.723    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.151    15.899    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067    15.832    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.832    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.580ns (9.769%)  route 5.357ns (90.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.573    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.151    15.899    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081    15.818    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.580ns (9.744%)  route 5.372ns (90.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.693     8.588    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.151    15.899    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.061    15.838    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.151    15.842    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.673    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.151    15.842    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.673    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.151    15.842    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.673    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.151    15.842    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.673    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 15.083 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    15.083    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.983    16.066    
                         clock uncertainty           -0.151    15.915    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.710    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.710    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 15.083 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    15.083    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.983    16.066    
                         clock uncertainty           -0.151    15.915    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.710    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.710    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  8.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.491 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.167    -0.325    food/rng/value_reg_n_0_[16]
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.814    -0.875    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X30Y76         FDPE (Hold_fdpe_C_D)         0.063    -0.537    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.312    food/rng/Q[7]
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.817    -0.872    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.275    -0.597    
    SLICE_X29Y77         FDPE (Hold_fdpe_C_D)         0.071    -0.526    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.148     0.995    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.040    graphics/hd/h_sync_state0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.139     0.722    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.092     0.814    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.341    food/rng/Q[10]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.055    -0.575    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.911%)  route 0.180ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.180     1.028    graphics/hd/h_sync_state_reg_n_0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.155     0.706    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.075     0.781    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.171    -0.318    food/rng/Q[9]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.570    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.036%)  route 0.194ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.194    -0.295    food/rng/Q[8]
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X32Y77         FDPE (Hold_fdpe_C_D)         0.070    -0.547    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.171     1.010    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.151     0.697    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.789    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.558     0.704    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.170     1.016    graphics/hd/v_video_reg_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.061 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     1.061    graphics/hd/v_video_i_1__0_n_0
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.826     0.859    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.154     0.704    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.091     0.795    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.986%)  route 0.209ns (56.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.468 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.209    -0.259    food/rng/Q[0]
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.874    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.275    -0.599    
    SLICE_X29Y76         FDPE (Hold_fdpe_C_D)         0.071    -0.528    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y76     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X33Y77     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X33Y77     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X35Y76     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y76     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y76     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y76     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X35Y76     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X35Y76     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y77     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X35Y76     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X35Y76     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y76     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.819ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.199    82.558    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    82.492    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         82.492    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 74.819    

Slack (MET) :             74.831ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.199    82.558    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    82.504    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.504    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 74.831    

Slack (MET) :             74.973ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.199    82.558    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    82.489    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.489    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 74.973    

Slack (MET) :             74.985ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.199    82.558    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.057    82.501    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.501    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 74.985    

Slack (MET) :             75.620ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.606ns (13.194%)  route 3.987ns (86.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.202     3.733    graphics/sd/h_video_reg_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.150     3.883 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785     6.668    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.830    82.756    
                         clock uncertainty           -0.199    82.557    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    82.288    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.288    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 75.620    

Slack (MET) :             75.635ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.199    82.645    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.476    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 75.635    

Slack (MET) :             75.635ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.199    82.645    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.476    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 75.635    

Slack (MET) :             75.635ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.199    82.645    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.476    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 75.635    

Slack (MET) :             75.635ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.199    82.645    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.476    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 75.635    

Slack (MET) :             75.635ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.199    82.645    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.476    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 75.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.783    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.828    graphics/sd/p_1_in[0]
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.118     0.456    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.092     0.548    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.451%)  route 0.197ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 f  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.197     0.818    graphics/sd/Q[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.863    graphics/sd/h_video_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.083     0.491    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.091     0.582    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.459    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.187     0.787    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.832 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.832    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.118     0.459    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     0.550    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.668%)  route 0.196ns (48.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.196     0.816    graphics/sd/Q[7]
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.861    graphics/sd/h_count[7]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.119     0.456    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.577    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.319%)  route 0.199ns (51.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.199     0.795    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  graphics/sd/h_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.840    graphics/sd/h_count[1]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/C
                         clock pessimism             -0.118     0.455    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.091     0.546    graphics/sd/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.194%)  route 0.200ns (51.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.200     0.796    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.841 r  graphics/sd/h_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    graphics/sd/h_count[2]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.118     0.455    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.092     0.547    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.790%)  route 0.238ns (53.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.238     0.858    graphics/sd/Q[3]
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  graphics/sd/h_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    graphics/sd/h_count[9]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.119     0.456    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.577    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.422%)  route 0.241ns (53.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.241     0.862    graphics/sd/Q[1]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.907    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.103     0.472    
    SLICE_X43Y89         FDPE (Hold_fdpe_C_D)         0.091     0.563    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.298     0.895    graphics/sd/v_count_reg[11]_0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.940    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.102     0.472    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.120     0.592    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.139%)  route 0.265ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.265     0.885    graphics/sd/Q[7]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    graphics/sd/h_count[0]
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.106     0.469    
    SLICE_X43Y89         FDCE (Hold_fdce_C_D)         0.092     0.561    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X35Y75     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X33Y75     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X35Y75     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X33Y75     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :          424  Failing Endpoints,  Worst Slack       -0.432ns,  Total Violation      -52.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[98].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.959ns  (logic 0.606ns (20.483%)  route 2.353ns (79.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X36Y91         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.779    24.075    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.150    24.225 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         1.574    25.799    snek/genblk1[98].part/vs/v_count[5]
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[98].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X27Y104        FDRE (Setup_fdre_C_D)       -0.266    25.366    snek/genblk1[98].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -25.799    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.845ns  (logic 0.605ns (21.263%)  route 2.240ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 25.548 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    23.964    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    24.113 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    25.685    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    25.548    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.946    
                         clock uncertainty           -0.319    25.627    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    25.303    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.303    
                         arrival time                         -25.685    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.904ns  (logic 0.609ns (20.973%)  route 2.295ns (79.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    23.947    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    24.100 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    25.744    snek/genblk1[68].part/hs/h_count[2]
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[68].part/hs/tile_clock
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.264    25.368    snek/genblk1[68].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -25.744    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[61].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.929ns  (logic 0.609ns (20.794%)  route 2.320ns (79.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    23.947    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    24.100 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.669    25.769    snek/genblk1[61].part/hs/h_count[2]
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[61].part/hs/tile_clock
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.952    
                         clock uncertainty           -0.319    25.633    
    SLICE_X54Y106        FDRE (Setup_fdre_C_D)       -0.234    25.399    snek/genblk1[61].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -25.769    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.882ns  (logic 0.609ns (21.129%)  route 2.273ns (78.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    23.947    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    24.100 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.622    25.722    snek/genblk1[69].part/hs/h_count[2]
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[69].part/hs/tile_clock
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.264    25.368    snek/genblk1[69].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -25.722    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.901ns  (logic 0.609ns (20.991%)  route 2.292ns (79.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    23.947    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    24.100 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.641    25.741    snek/genblk1[53].part/hs/h_count[2]
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[53].part/hs/tile_clock
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.952    
                         clock uncertainty           -0.319    25.633    
    SLICE_X54Y104        FDRE (Setup_fdre_C_D)       -0.231    25.402    snek/genblk1[53].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.402    
                         arrival time                         -25.741    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.667ns  (logic 0.605ns (22.689%)  route 2.062ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    23.964    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    24.113 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    25.507    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.771    
                         clock uncertainty           -0.319    25.453    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    25.177    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.177    
                         arrival time                         -25.507    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[90].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.869ns  (logic 0.609ns (21.230%)  route 2.260ns (78.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 25.550 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    23.947    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    24.100 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.608    25.709    snek/genblk1[90].part/hs/h_count[2]
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    25.550    snek/genblk1[90].part/hs/tile_clock
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.948    
                         clock uncertainty           -0.319    25.629    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.250    25.379    snek/genblk1[90].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -25.709    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.784ns  (logic 0.605ns (21.728%)  route 2.179ns (78.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 25.545 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    23.964    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    24.113 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    25.624    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    25.545    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.943    
                         clock uncertainty           -0.319    25.624    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    25.298    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.298    
                         arrival time                         -25.624    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.809ns  (logic 0.605ns (21.540%)  route 2.204ns (78.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 25.546 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 22.840 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    19.667    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.791 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    21.192    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    21.288 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    22.840    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    23.296 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    23.964    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    24.113 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    25.649    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    25.546    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.944    
                         clock uncertainty           -0.319    25.625    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    25.327    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                         -25.649    
  -------------------------------------------------------------------
                         slack                                 -0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[84].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.081%)  route 0.376ns (66.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.218     1.269    snek/genblk1[84].part/hs/h_count[6]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[84].part/hs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.047     0.060    snek/genblk1[84].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.430%)  route 0.388ns (67.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.216     1.064    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.109 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.280    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.061    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.296ns (46.998%)  route 0.334ns (53.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.163     1.220    snek/v_sync
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.107     1.327 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.092     0.093    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.357    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.090    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.463%)  route 0.467ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.360    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.092    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.903%)  route 0.481ns (72.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.373    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[4].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.189ns (30.931%)  route 0.422ns (69.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.195     1.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.048     1.090 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.228     1.317    snek/genblk1[4].part/hs/h_count[4]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[4].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)        -0.003     0.010    snek/genblk1[4].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.296ns (41.801%)  route 0.412ns (58.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.242     1.299    snek/v_sync
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.107     1.406 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.406    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.092     0.095    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.809%)  route 0.508ns (73.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.238     1.085    graphics/hd/sen_v_count[1]_12[4]
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.130 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.400    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.089    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.696%)  route 0.511ns (73.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.353     1.403    snek/genblk1[27].part/hs/h_count[6]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[27].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.075     0.088    snek/genblk1[27].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  1.315    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.381ns  (logic 0.675ns (19.963%)  route 2.706ns (80.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 52.484 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    45.861    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    52.484    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.882    
                         clock uncertainty           -0.333    52.549    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    52.225    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.225    
                         arrival time                         -45.861    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.203ns  (logic 0.675ns (21.077%)  route 2.528ns (78.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    45.682    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.708    
                         clock uncertainty           -0.333    52.374    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    52.098    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.098    
                         arrival time                         -45.682    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.320ns  (logic 0.675ns (20.329%)  route 2.645ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 52.481 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    45.800    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    52.481    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.879    
                         clock uncertainty           -0.333    52.546    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    52.220    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -45.800    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.345ns  (logic 0.675ns (20.181%)  route 2.670ns (79.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 52.482 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    45.824    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    52.482    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.880    
                         clock uncertainty           -0.333    52.547    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    52.249    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.249    
                         arrival time                         -45.824    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[40].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.198ns  (logic 0.675ns (21.105%)  route 2.523ns (78.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.390    45.678    snek/genblk1[40].part/hs/h_count[4]
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.438    52.314    snek/genblk1[40].part/hs/tile_clock
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.713    
                         clock uncertainty           -0.333    52.379    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.274    52.105    snek/genblk1[40].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.105    
                         arrival time                         -45.678    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.183ns  (logic 0.675ns (21.203%)  route 2.508ns (78.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.375    45.663    snek/genblk1[53].part/hs/h_count[4]
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[53].part/hs/tile_clock
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.274    52.110    snek/genblk1[53].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -45.663    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[59].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.171ns  (logic 0.675ns (21.285%)  route 2.496ns (78.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.363    45.651    snek/genblk1[59].part/hs/h_count[4]
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[59].part/hs/tile_clock
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)       -0.274    52.110    snek/genblk1[59].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -45.651    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.312ns  (logic 0.675ns (20.379%)  route 2.637ns (79.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 52.486 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.504    45.792    snek/genblk1[94].part/hs/h_count[4]
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    52.486    snek/genblk1[94].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.884    
                         clock uncertainty           -0.333    52.551    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)       -0.293    52.258    snek/genblk1[94].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.258    
                         arrival time                         -45.792    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[65].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.330ns  (logic 0.675ns (20.273%)  route 2.655ns (79.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.521    45.809    snek/genblk1[65].part/hs/h_count[4]
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[65].part/hs/tile_clock
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.333    52.554    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.274    52.280    snek/genblk1[65].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.280    
                         arrival time                         -45.809    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.254ns  (logic 0.675ns (20.744%)  route 2.579ns (79.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.445    45.734    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[55].part/hs/tile_clock
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.333    52.555    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.324    52.231    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.231    
                         arrival time                         -45.734    
  -------------------------------------------------------------------
                         slack                                  6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.689%)  route 0.495ns (70.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.324     0.944    graphics/hd/sync_reg[0][7][3]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.989 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.160    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.333     0.029    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.075    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.865%)  route 0.593ns (76.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.236    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.103    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.451%)  route 0.581ns (73.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.247    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.333     0.028    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.104    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.353%)  route 0.584ns (73.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.250    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.333     0.028    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.106    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[93].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.174%)  route 0.553ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.313     1.195    snek/genblk1[93].part/vs/v_count[3]
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[93].part/vs/tile_clock
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.013     0.040    snek/genblk1[93].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[75].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.291%)  route 0.549ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.309     1.192    snek/genblk1[75].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[75].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.006     0.033    snek/genblk1[75].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.641%)  route 0.601ns (76.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.278     1.243    snek/genblk1[79].part/vs/v_count[0]
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[79].part/vs/tile_clock
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.053     0.080    snek/genblk1[79].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.924%)  route 0.597ns (74.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.263    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.333     0.023    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.095    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[77].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.534%)  route 0.542ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.302     1.185    snek/genblk1[77].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[77].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018     0.009    snek/genblk1[77].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.305     1.188    snek/genblk1[74].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[74].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018     0.009    snek/genblk1[74].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.179    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 1.604ns (12.328%)  route 11.407ns (87.672%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  snek/part_number_reg[0]_rep/Q
                         net (fo=146, routed)         6.326     5.778    snek/part_number_reg[0]_rep_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.297     6.075 r  snek/found_hit_i_386/O
                         net (fo=1, routed)           0.000     6.075    snek/found_hit_i_386_n_0
    SLICE_X17Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     6.292 r  snek/found_hit_reg_i_182/O
                         net (fo=1, routed)           1.152     7.444    snek/found_hit_reg_i_182_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I3_O)        0.299     7.743 r  snek/i_56_LOPT_REMAP/O
                         net (fo=1, routed)           1.362     9.105    snek/i_56/O_n
    SLICE_X24Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.229 r  snek/i_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.718     9.947    snek/i_16/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.071 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849    11.920    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.044 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000    12.044    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.562    25.923    
                         clock uncertainty           -0.199    25.724    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    25.803    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.803    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             21.752ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.410ns (28.363%)  route 3.561ns (71.637%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 25.365 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         1.936     1.450    snek/part_number_reg_n_0_[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.295     1.745 r  snek/FSM_onehot_nstate[2]_i_11/O
                         net (fo=1, routed)           0.000     1.745    snek/FSM_onehot_nstate[2]_i_11_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.258 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.625     3.883    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.007 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.425    25.365    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    25.927    
                         clock uncertainty           -0.199    25.728    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    25.759    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 21.752    

Slack (MET) :             21.753ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.027ns (20.649%)  route 3.947ns (79.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 25.364 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.552     3.883    snek/found_hit1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.007 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     4.007    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.424    25.364    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    25.926    
                         clock uncertainty           -0.199    25.727    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.032    25.759    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 21.753    

Slack (MET) :             21.874ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.027ns (21.183%)  route 3.821ns (78.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270     0.759    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120     0.879 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125     2.004    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327     2.331 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.426     3.757    snek/found_hit1
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.881 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.881    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.562    25.923    
                         clock uncertainty           -0.199    25.724    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.031    25.755    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.755    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 21.874    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    25.209    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.929ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.326%)  route 2.768ns (82.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.803     2.378    snek/part_number[7]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    25.372    snek/tile_clock
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.562    25.934    
                         clock uncertainty           -0.199    25.735    
    SLICE_X40Y86         FDRE (Setup_fdre_C_R)       -0.429    25.306    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.306    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 22.929    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    25.304    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.934    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 25.370 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    -0.970    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965     1.451    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795     2.370    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    25.370    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.562    25.932    
                         clock uncertainty           -0.199    25.733    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    25.304    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 22.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 snek/genblk1[45].part/hs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[45].part/hs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[45].part/hs/tile_clock
    SLICE_X50Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  snek/genblk1[45].part/hs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.170    -0.285    snek/genblk1[45].part/hs/sync_reg[0]_90[7]
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.832    -0.857    snek/genblk1[45].part/hs/tile_clock
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070    -0.338    snek/genblk1[45].part/hs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 snek/genblk1[79].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.639    -0.542    snek/genblk1[79].part/vs/tile_clock
    SLICE_X34Y112        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  snek/genblk1[79].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.199    -0.179    snek/genblk1[79].part/vs/sync_reg_n_0_[0][7]
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[79].part/vs/tile_clock
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.270    -0.508    
                         clock uncertainty            0.199    -0.309    
    SLICE_X28Y115        FDRE (Hold_fdre_C_D)         0.075    -0.234    snek/genblk1[79].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[22].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.557    -0.624    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y81         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  snek/genblk1[22].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.172    -0.312    snek/genblk1[22].part/hs/sync_reg[0]_44[0]
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.199    -0.413    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.046    -0.367    snek/genblk1[22].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/genblk1[63].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[63].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.646    -0.535    snek/genblk1[63].part/vs/tile_clock
    SLICE_X10Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  snek/genblk1[63].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.201    snek/genblk1[63].part/vs/sync_reg_n_0_[0][0]
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.921    -0.768    snek/genblk1[63].part/vs/tile_clock
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.199    -0.323    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.066    -0.257    snek/genblk1[63].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/genblk1[93].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.557%)  route 0.173ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.643    -0.538    snek/genblk1[93].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  snek/genblk1[93].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.173    -0.237    snek/genblk1[93].part/hs/sync_reg[0]_186[6]
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.916    -0.773    snek/genblk1[93].part/hs/tile_clock
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.199    -0.304    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.010    -0.294    snek/genblk1[93].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 snek/genblk1[82].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.620%)  route 0.511ns (78.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[82].part/hs/tile_clock
    SLICE_X44Y85         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[82].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.511     0.029    snek/genblk1[82].part/hs/sync_reg[0]_164[5]
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.503    -0.275    
                         clock uncertainty            0.199    -0.076    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.047    -0.029    snek/genblk1[82].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snek/genblk1[46].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[46].part/vs/tile_clock
    SLICE_X47Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[46].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.193    -0.286    snek/genblk1[46].part/vs/sync_reg_n_0_[0][1]
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[46].part/vs/tile_clock
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.063    -0.345    snek/genblk1[46].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.644    -0.537    snek/genblk1[61].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  snek/genblk1[61].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.195    snek/genblk1[61].part/vs/sync_reg_n_0_[0][7]
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.918    -0.771    snek/genblk1[61].part/vs/tile_clock
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.199    -0.325    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.071    -0.254    snek/genblk1[61].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snek/genblk1[2].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[2].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[2].part/vs/tile_clock
    SLICE_X33Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[2].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.281    snek/genblk1[2].part/vs/sync_reg_n_0_[0][7]
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[2].part/vs/tile_clock
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.199    -0.412    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.070    -0.342    snek/genblk1[2].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snek/genblk1[14].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/genblk1[14].part/vs/tile_clock
    SLICE_X29Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/genblk1[14].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.201    -0.280    snek/genblk1[14].part/vs/sync_reg_n_0_[0][1]
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[14].part/vs/tile_clock
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.199    -0.411    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.070    -0.341    snek/genblk1[14].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[98].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.959ns  (logic 0.606ns (20.483%)  route 2.353ns (79.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X36Y91         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.779    17.341    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.150    17.491 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         1.574    19.065    snek/genblk1[98].part/vs/v_count[5]
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[98].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X27Y104        FDRE (Setup_fdre_C_D)       -0.266    25.366    snek/genblk1[98].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -19.065    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.845ns  (logic 0.605ns (21.263%)  route 2.240ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 25.548 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    17.230    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    17.379 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    18.951    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    25.548    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.946    
                         clock uncertainty           -0.319    25.627    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    25.303    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.303    
                         arrival time                         -18.951    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.904ns  (logic 0.609ns (20.973%)  route 2.295ns (79.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    17.213    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    17.366 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    19.010    snek/genblk1[68].part/hs/h_count[2]
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[68].part/hs/tile_clock
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.264    25.368    snek/genblk1[68].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[61].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.929ns  (logic 0.609ns (20.794%)  route 2.320ns (79.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    17.213    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    17.366 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.669    19.035    snek/genblk1[61].part/hs/h_count[2]
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[61].part/hs/tile_clock
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.952    
                         clock uncertainty           -0.319    25.633    
    SLICE_X54Y106        FDRE (Setup_fdre_C_D)       -0.234    25.399    snek/genblk1[61].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.882ns  (logic 0.609ns (21.129%)  route 2.273ns (78.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    17.213    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    17.366 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.622    18.988    snek/genblk1[69].part/hs/h_count[2]
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[69].part/hs/tile_clock
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.264    25.368    snek/genblk1[69].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.901ns  (logic 0.609ns (20.991%)  route 2.292ns (79.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    17.213    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    17.366 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.641    19.007    snek/genblk1[53].part/hs/h_count[2]
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[53].part/hs/tile_clock
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.952    
                         clock uncertainty           -0.319    25.633    
    SLICE_X54Y104        FDRE (Setup_fdre_C_D)       -0.231    25.402    snek/genblk1[53].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.402    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.667ns  (logic 0.605ns (22.689%)  route 2.062ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    17.230    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    17.379 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    18.773    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.771    
                         clock uncertainty           -0.319    25.453    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    25.177    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.177    
                         arrival time                         -18.773    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[90].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.869ns  (logic 0.609ns (21.230%)  route 2.260ns (78.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 25.550 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    17.213    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    17.366 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.608    18.975    snek/genblk1[90].part/hs/h_count[2]
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    25.550    snek/genblk1[90].part/hs/tile_clock
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.948    
                         clock uncertainty           -0.319    25.629    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.250    25.379    snek/genblk1[90].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -18.975    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.784ns  (logic 0.605ns (21.728%)  route 2.179ns (78.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 25.545 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    17.230    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    17.379 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    18.890    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    25.545    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.943    
                         clock uncertainty           -0.319    25.624    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    25.298    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.298    
                         arrival time                         -18.890    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.809ns  (logic 0.605ns (21.540%)  route 2.204ns (78.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 25.546 - 26.936 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 16.106 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    12.933    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.057 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    14.458    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.554 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    16.106    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    16.562 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    17.230    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    17.379 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    18.915    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    25.546    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.944    
                         clock uncertainty           -0.319    25.625    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    25.327    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                  6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[84].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.081%)  route 0.376ns (66.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.218     1.269    snek/genblk1[84].part/hs/h_count[6]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[84].part/hs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.047     0.060    snek/genblk1[84].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.430%)  route 0.388ns (67.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.216     1.064    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.109 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.280    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.061    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.296ns (46.998%)  route 0.334ns (53.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.163     1.220    snek/v_sync
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.107     1.327 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.092     0.093    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.357    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.090    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.463%)  route 0.467ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.360    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.092    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.903%)  route 0.481ns (72.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.373    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[4].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.189ns (30.931%)  route 0.422ns (69.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.195     1.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.048     1.090 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.228     1.317    snek/genblk1[4].part/hs/h_count[4]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[4].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)        -0.003     0.010    snek/genblk1[4].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.296ns (41.801%)  route 0.412ns (58.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.242     1.299    snek/v_sync
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.107     1.406 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.406    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.092     0.095    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.809%)  route 0.508ns (73.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.238     1.085    graphics/hd/sen_v_count[1]_12[4]
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.130 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.400    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.089    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.696%)  route 0.511ns (73.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.353     1.403    snek/genblk1[27].part/hs/h_count[6]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[27].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.075     0.088    snek/genblk1[27].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  1.315    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.675ns (19.963%)  route 2.706ns (80.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 25.548 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573     5.457    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    25.548    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.946    
                         clock uncertainty           -0.319    25.627    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    25.303    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.303    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.898ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.675ns (21.077%)  route 2.528ns (78.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394     5.278    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.771    
                         clock uncertainty           -0.319    25.452    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    25.176    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                 19.898    

Slack (MET) :             19.902ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.675ns (20.329%)  route 2.645ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 25.545 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512     5.396    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    25.545    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.943    
                         clock uncertainty           -0.319    25.624    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    25.298    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.298    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 19.902    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.675ns (20.181%)  route 2.670ns (79.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 25.546 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536     5.420    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    25.546    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.944    
                         clock uncertainty           -0.319    25.625    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    25.327    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[40].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.675ns (21.105%)  route 2.523ns (78.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 25.378 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.390     5.274    snek/genblk1[40].part/hs/h_count[4]
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.438    25.378    snek/genblk1[40].part/hs/tile_clock
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.776    
                         clock uncertainty           -0.319    25.457    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.274    25.183    snek/genblk1[40].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.929ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.675ns (21.203%)  route 2.508ns (78.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.375     5.259    snek/genblk1[53].part/hs/h_count[4]
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    25.383    snek/genblk1[53].part/hs/tile_clock
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.462    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.274    25.188    snek/genblk1[53].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 19.929    

Slack (MET) :             19.942ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[59].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.675ns (21.285%)  route 2.496ns (78.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.363     5.247    snek/genblk1[59].part/hs/h_count[4]
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    25.383    snek/genblk1[59].part/hs/tile_clock
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.462    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)       -0.274    25.188    snek/genblk1[59].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 19.942    

Slack (MET) :             19.948ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.675ns (20.379%)  route 2.637ns (79.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 25.550 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.504     5.388    snek/genblk1[94].part/hs/h_count[4]
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    25.550    snek/genblk1[94].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.948    
                         clock uncertainty           -0.319    25.629    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)       -0.293    25.336    snek/genblk1[94].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 19.948    

Slack (MET) :             19.953ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[65].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.675ns (20.273%)  route 2.655ns (79.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 25.553 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.521     5.405    snek/genblk1[65].part/hs/h_count[4]
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    25.553    snek/genblk1[65].part/hs/tile_clock
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.951    
                         clock uncertainty           -0.319    25.632    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.274    25.358    snek/genblk1[65].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 19.953    

Slack (MET) :             19.979ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.675ns (20.744%)  route 2.579ns (79.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134     3.727    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157     3.884 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.445     5.330    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[55].part/hs/tile_clock
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.952    
                         clock uncertainty           -0.319    25.633    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.324    25.309    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.309    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 19.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.689%)  route 0.495ns (70.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.324     0.944    graphics/hd/sync_reg[0][7][3]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.989 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.160    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.061    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.865%)  route 0.593ns (76.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.236    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.089    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.451%)  route 0.581ns (73.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.247    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.090    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.353%)  route 0.584ns (73.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.250    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.092    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[93].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.174%)  route 0.553ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.313     1.195    snek/genblk1[93].part/vs/v_count[3]
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[93].part/vs/tile_clock
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.013     0.026    snek/genblk1[93].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[75].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.291%)  route 0.549ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.309     1.192    snek/genblk1[75].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[75].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.006     0.019    snek/genblk1[75].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.641%)  route 0.601ns (76.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.278     1.243    snek/genblk1[79].part/vs/v_count[0]
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[79].part/vs/tile_clock
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.053     0.066    snek/genblk1[79].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.924%)  route 0.597ns (74.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.263    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[77].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.534%)  route 0.542ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.302     1.185    snek/genblk1[77].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[77].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018    -0.005    snek/genblk1[77].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.305     1.188    snek/genblk1[74].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[74].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018    -0.005    snek/genblk1[74].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.192    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :           11  Failing Endpoints,  Worst Slack       -3.077ns,  Total Violation      -15.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.077ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 2.954ns (23.836%)  route 9.439ns (76.164%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    11.429    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     8.340    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.738    
                         clock uncertainty           -0.319     8.419    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.067     8.352    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                 -3.077    

Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 2.954ns (23.900%)  route 9.406ns (76.100%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    11.396    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     8.340    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.738    
                         clock uncertainty           -0.319     8.419    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.081     8.338    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                 -3.058    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 2.954ns (23.872%)  route 9.420ns (76.128%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 8.338 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    11.410    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423     8.338    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.736    
                         clock uncertainty           -0.319     8.417    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.031     8.386    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 2.830ns (26.381%)  route 7.898ns (73.619%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613     9.764    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.319     8.411    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.028     8.383    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.830ns (26.560%)  route 7.825ns (73.440%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.337 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540     9.691    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422     8.337    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.735    
                         clock uncertainty           -0.319     8.416    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)       -0.103     8.313    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 2.830ns (26.624%)  route 7.799ns (73.376%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515     9.665    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.319     8.411    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.045     8.366    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.295ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.830ns (26.600%)  route 7.809ns (73.400%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525     9.675    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.319     8.411    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.031     8.380    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                 -1.295    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.828ns (8.612%)  route 8.786ns (91.388%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.647    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.319     8.412    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058     8.354    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 0.828ns (8.664%)  route 8.729ns (91.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.590    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.319     8.412    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067     8.345    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 0.828ns (8.802%)  route 8.579ns (91.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.440    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.319     8.412    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081     8.331    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 -0.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.521ns (18.824%)  route 2.247ns (81.176%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.146    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.404    
                         clock uncertainty            0.319     1.722    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.059     1.781    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.521ns (18.648%)  route 2.273ns (81.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.173    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.059     1.777    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.521ns (18.581%)  route 2.283ns (81.419%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.183    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.052     1.770    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.272ns (9.422%)  route 2.615ns (90.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.261    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.066     1.785    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.521ns (18.095%)  route 2.358ns (81.905%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.258    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.063     1.781    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.272ns (9.315%)  route 2.648ns (90.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.294    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.789    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.272ns (9.168%)  route 2.695ns (90.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.341    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.789    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.272ns (9.118%)  route 2.711ns (90.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.480     2.357    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.072     1.791    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.317ns (10.246%)  route 2.777ns (89.754%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.734     2.468    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.319     1.726    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.066     1.792    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.317ns (10.223%)  route 2.784ns (89.777%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.741     2.475    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.319     1.726    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.070     1.796    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :           11  Failing Endpoints,  Worst Slack       -3.065ns,  Total Violation      -15.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.065ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 2.954ns (23.836%)  route 9.439ns (76.164%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    11.429    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     8.340    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.738    
                         clock uncertainty           -0.307     8.431    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.067     8.364    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                 -3.065    

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 2.954ns (23.900%)  route 9.406ns (76.100%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    11.396    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     8.340    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.738    
                         clock uncertainty           -0.307     8.431    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.081     8.350    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                 -3.046    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 2.954ns (23.872%)  route 9.420ns (76.128%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 8.338 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    11.410    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423     8.338    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.736    
                         clock uncertainty           -0.307     8.429    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.031     8.398    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -1.369ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 2.830ns (26.381%)  route 7.898ns (73.619%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613     9.764    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.307     8.423    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.028     8.395    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 -1.369    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.830ns (26.560%)  route 7.825ns (73.440%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.337 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540     9.691    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422     8.337    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.735    
                         clock uncertainty           -0.307     8.428    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)       -0.103     8.325    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 2.830ns (26.624%)  route 7.799ns (73.376%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515     9.665    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.307     8.423    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.045     8.378    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.830ns (26.600%)  route 7.809ns (73.400%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525     9.675    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     8.332    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.730    
                         clock uncertainty           -0.307     8.423    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.031     8.392    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.828ns (8.612%)  route 8.786ns (91.388%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.647    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.307     8.424    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058     8.366    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 0.828ns (8.664%)  route 8.729ns (91.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.590    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.307     8.424    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067     8.357    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 0.828ns (8.802%)  route 8.579ns (91.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.440    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398     8.731    
                         clock uncertainty           -0.307     8.424    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081     8.343    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.521ns (18.824%)  route 2.247ns (81.176%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.146    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.404    
                         clock uncertainty            0.307     1.711    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.059     1.770    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.521ns (18.648%)  route 2.273ns (81.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.173    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.059     1.766    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.521ns (18.581%)  route 2.283ns (81.419%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.183    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.052     1.759    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.272ns (9.422%)  route 2.615ns (90.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.261    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.066     1.774    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.521ns (18.095%)  route 2.358ns (81.905%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.258    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.063     1.770    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.272ns (9.315%)  route 2.648ns (90.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.294    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.778    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.272ns (9.168%)  route 2.695ns (90.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.341    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.778    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.272ns (9.118%)  route 2.711ns (90.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.480     2.357    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.072     1.780    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.317ns (10.246%)  route 2.777ns (89.754%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.734     2.468    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.307     1.715    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.066     1.781    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.317ns (10.223%)  route 2.784ns (89.777%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.741     2.475    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.307     1.715    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.070     1.785    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.580ns (9.439%)  route 5.564ns (90.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.780    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058     9.105    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.580ns (9.528%)  route 5.507ns (90.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.723    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067     9.096    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.580ns (9.769%)  route 5.357ns (90.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.573    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081     9.082    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.580ns (9.744%)  route 5.372ns (90.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 8.333 - 6.734 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     2.636    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     3.092 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679     4.771    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.693     8.588    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418     8.333    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.983     9.316    
                         clock uncertainty           -0.153     9.163    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.061     9.102    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.348 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580     7.101    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     8.348    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.912     9.260    
                         clock uncertainty           -0.153     9.106    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169     8.937    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     8.349    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.983     9.332    
                         clock uncertainty           -0.153     9.179    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205     8.974    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     2.638    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     3.094 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174     4.268    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586     4.978    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.102 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676     5.778    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.902 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495     6.397    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.521 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513     7.034    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776     5.514    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100     5.614 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     6.824    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.915 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     8.349    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.983     9.332    
                         clock uncertainty           -0.153     9.179    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205     8.974    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.491 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.167    -0.325    food/rng/value_reg_n_0_[16]
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.814    -0.875    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X30Y76         FDPE (Hold_fdpe_C_D)         0.063    -0.384    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.312    food/rng/Q[7]
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.817    -0.872    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.275    -0.597    
                         clock uncertainty            0.153    -0.444    
    SLICE_X29Y77         FDPE (Hold_fdpe_C_D)         0.071    -0.373    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.148     0.995    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.040    graphics/hd/h_sync_state0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.139     0.722    
                         clock uncertainty            0.153     0.876    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.092     0.968    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.341    food/rng/Q[10]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.243    -0.630    
                         clock uncertainty            0.153    -0.477    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.055    -0.422    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.911%)  route 0.180ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.180     1.028    graphics/hd/h_sync_state_reg_n_0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.155     0.706    
                         clock uncertainty            0.153     0.860    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.075     0.935    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.171    -0.318    food/rng/Q[9]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.243    -0.630    
                         clock uncertainty            0.153    -0.477    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.417    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.036%)  route 0.194ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.194    -0.295    food/rng/Q[8]
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X32Y77         FDPE (Hold_fdpe_C_D)         0.070    -0.394    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.171     1.010    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.151     0.697    
                         clock uncertainty            0.153     0.851    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.943    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.558     0.704    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.170     1.016    graphics/hd/v_video_reg_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.061 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     1.061    graphics/hd/v_video_i_1__0_n_0
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.826     0.859    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.154     0.704    
                         clock uncertainty            0.153     0.858    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.091     0.949    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.986%)  route 0.209ns (56.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.468 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.209    -0.259    food/rng/Q[0]
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.874    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.275    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X29Y76         FDPE (Hold_fdpe_C_D)         0.071    -0.375    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.620ns  (logic 2.980ns (23.614%)  route 9.640ns (76.386%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    34.586    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    34.915 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    35.657    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    35.807 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    38.592    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    41.921    
                         clock uncertainty           -0.333    41.588    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    41.319    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.319    
                         arrival time                         -38.592    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.211ns  (logic 2.980ns (24.405%)  route 9.231ns (75.595%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    34.586    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    34.915 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    35.657    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    35.807 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376    38.183    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.921    
                         clock uncertainty           -0.333    41.588    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.263    41.325    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -38.183    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.392ns  (logic 2.830ns (22.837%)  route 9.562ns (77.163%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    35.277    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    35.606 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758    38.364    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.922    
                         clock uncertainty           -0.333    41.589    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.081    41.508    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.508    
                         arrival time                         -38.364    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.172ns  (logic 2.980ns (24.483%)  route 9.192ns (75.517%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    34.586    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    34.915 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    35.657    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    35.807 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337    38.144    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    41.921    
                         clock uncertainty           -0.333    41.588    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.295    41.293    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                         -38.144    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.254ns  (logic 2.830ns (23.095%)  route 9.424ns (76.905%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    35.277    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    35.606 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620    38.226    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    41.921    
                         clock uncertainty           -0.333    41.588    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.058    41.530    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                         -38.226    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.676ns  (logic 2.830ns (24.237%)  route 8.846ns (75.763%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    35.277    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    35.606 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042    37.648    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    41.922    
                         clock uncertainty           -0.333    41.589    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.067    41.522    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                         -37.648    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.591ns  (logic 2.830ns (24.416%)  route 8.761ns (75.584%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    28.002    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    28.297 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    29.239    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    29.363 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    30.207    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.331 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    31.501    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    31.625 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    31.625    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.026 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.026    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.140 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.140    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.254 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.254    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.368 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.368    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.482 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.482    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.596 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.596    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.710 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.710    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.824 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.824    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.981 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    35.277    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    35.606 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956    37.563    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    41.921    
                         clock uncertainty           -0.333    41.588    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.062    41.526    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.526    
                         arrival time                         -37.563    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 25.965 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    25.965    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    26.483 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    28.110    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.234 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    29.613    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.737 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    31.914    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    32.038 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    35.849    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    41.922    
                         clock uncertainty           -0.333    41.589    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    41.523    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                         -35.849    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 25.965 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    25.965    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    26.483 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    28.110    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.234 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    29.613    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.737 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    31.914    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    32.038 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    35.849    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.922    
                         clock uncertainty           -0.333    41.589    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    41.535    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.535    
                         arrival time                         -35.849    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.727ns  (logic 0.890ns (9.150%)  route 8.837ns (90.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 25.965 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    25.965    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    26.483 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    28.110    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.234 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    29.613    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.737 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    31.914    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    32.038 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655    35.692    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    41.922    
                         clock uncertainty           -0.333    41.589    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    41.520    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.520    
                         arrival time                         -35.692    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.520    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.068     1.517    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.073     1.522    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.520    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.318ns (10.542%)  route 2.699ns (89.458%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.390    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.456    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.318ns (10.563%)  route 2.693ns (89.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.384    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)        -0.015     1.433    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.318ns (10.077%)  route 2.838ns (89.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.215     2.529    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.456    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.521ns (16.194%)  route 2.696ns (83.806%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.596    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.071     1.519    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.521ns (15.972%)  route 2.741ns (84.028%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.641    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.070     1.519    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.521ns (15.130%)  route 2.923ns (84.870%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.037     2.822    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.072     1.520    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.302    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        12.620ns  (logic 2.980ns (23.614%)  route 9.640ns (76.386%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 122.331 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605   115.394    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329   115.723 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742   116.465    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150   116.615 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785   119.400    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417   122.331    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398   122.729    
                         clock uncertainty           -0.333   122.396    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269   122.127    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.127    
                         arrival time                        -119.400    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        12.211ns  (logic 2.980ns (24.405%)  route 9.231ns (75.595%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 122.331 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605   115.394    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329   115.723 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742   116.465    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150   116.615 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376   118.991    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417   122.331    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.729    
                         clock uncertainty           -0.333   122.396    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.263   122.133    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.133    
                         arrival time                        -118.991    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        12.392ns  (logic 2.830ns (22.837%)  route 9.562ns (77.163%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 122.332 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296   116.085    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329   116.414 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758   119.172    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418   122.332    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.730    
                         clock uncertainty           -0.333   122.397    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.081   122.316    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.316    
                         arrival time                        -119.172    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        12.172ns  (logic 2.980ns (24.483%)  route 9.192ns (75.517%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 122.331 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605   115.394    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329   115.723 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742   116.465    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150   116.615 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337   118.952    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417   122.331    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398   122.729    
                         clock uncertainty           -0.333   122.396    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.295   122.101    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                        122.101    
                         arrival time                        -118.952    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        12.254ns  (logic 2.830ns (23.095%)  route 9.424ns (76.905%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 122.331 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296   116.085    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329   116.414 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620   119.034    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417   122.331    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398   122.729    
                         clock uncertainty           -0.333   122.396    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.058   122.338    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.338    
                         arrival time                        -119.034    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.676ns  (logic 2.830ns (24.237%)  route 8.846ns (75.763%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 122.332 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296   116.085    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329   116.414 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042   118.456    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418   122.332    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398   122.730    
                         clock uncertainty           -0.333   122.397    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.067   122.330    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                        122.330    
                         arrival time                        -118.456    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.591ns  (logic 2.830ns (24.416%)  route 8.761ns (75.584%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 122.331 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 106.780 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548   106.780    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478   107.258 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552   108.810    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295   109.105 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942   110.047    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124   110.171 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844   111.015    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124   111.139 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170   112.309    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124   112.433 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000   112.433    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.834 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   112.834    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.948 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   112.948    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.062 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.062    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.176 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.176    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.290 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.290    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.404 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.404    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.518 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001   113.518    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.632 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.632    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.789 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296   116.085    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329   116.414 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956   118.371    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417   122.331    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398   122.729    
                         clock uncertainty           -0.333   122.396    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.062   122.334    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.334    
                         arrival time                        -118.371    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 122.332 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 106.773 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541   106.773    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518   107.291 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627   108.918    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124   109.042 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379   110.421    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124   110.545 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177   112.722    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124   112.846 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812   116.657    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418   122.332    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398   122.730    
                         clock uncertainty           -0.333   122.397    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066   122.331    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                        122.331    
                         arrival time                        -116.657    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 122.332 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 106.773 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541   106.773    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518   107.291 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627   108.918    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124   109.042 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379   110.421    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124   110.545 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177   112.722    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124   112.846 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812   116.657    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418   122.332    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.730    
                         clock uncertainty           -0.333   122.397    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054   122.343    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.343    
                         arrival time                        -116.657    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.727ns  (logic 0.890ns (9.150%)  route 8.837ns (90.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 122.332 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 106.773 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541   106.773    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518   107.291 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627   108.918    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124   109.042 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379   110.421    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124   110.545 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177   112.722    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124   112.846 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655   116.500    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985   120.202    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.302 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521   120.823    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.914 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418   122.332    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398   122.730    
                         clock uncertainty           -0.333   122.397    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069   122.328    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.328    
                         arrival time                        -116.500    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.520    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.068     1.517    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.073     1.522    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.520    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.318ns (10.542%)  route 2.699ns (89.458%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.390    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.456    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.318ns (10.563%)  route 2.693ns (89.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.384    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)        -0.015     1.433    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.318ns (10.077%)  route 2.838ns (89.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.215     2.529    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.456    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.521ns (16.194%)  route 2.696ns (83.806%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.596    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.071     1.519    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.521ns (15.972%)  route 2.741ns (84.028%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.641    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.333     1.449    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.070     1.519    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.521ns (15.130%)  route 2.923ns (84.870%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.037     2.822    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.333     1.448    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.072     1.520    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.302    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.401ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    42.074    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.074    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 34.401    

Slack (MET) :             34.413ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     7.673    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    42.086    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 34.413    

Slack (MET) :             34.555ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    42.071    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 34.555    

Slack (MET) :             34.567ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 41.524 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207     3.738    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     3.862 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     7.516    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    41.524    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.830    42.353    
                         clock uncertainty           -0.213    42.140    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.057    42.083    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 34.567    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.606ns (13.194%)  route 3.987ns (86.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 41.523 - 40.404 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550     2.075    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.531 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.202     3.733    graphics/sd/h_video_reg_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.150     3.883 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785     6.668    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    41.523    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.830    42.352    
                         clock uncertainty           -0.213    42.139    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    41.870    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.870    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 41.540 - 40.404 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     2.076    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980     3.574    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821     4.519    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.643 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466     5.109    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.233 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690     5.923    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.047 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794     6.841    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    39.394    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.494 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    40.015    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.106 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.540    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.901    42.441    
                         clock uncertainty           -0.213    42.228    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    42.059    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.059    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 35.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.783    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.828    graphics/sd/p_1_in[0]
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.118     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.092     0.762    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.451%)  route 0.197ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 f  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.197     0.818    graphics/sd/Q[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.863    graphics/sd/h_video_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.083     0.491    
                         clock uncertainty            0.213     0.705    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.091     0.796    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.459    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.187     0.787    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.832 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.832    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.118     0.459    
                         clock uncertainty            0.213     0.673    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     0.764    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.668%)  route 0.196ns (48.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.196     0.816    graphics/sd/Q[7]
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.861    graphics/sd/h_count[7]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.119     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.791    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.319%)  route 0.199ns (51.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.199     0.795    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  graphics/sd/h_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.840    graphics/sd/h_count[1]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/C
                         clock pessimism             -0.118     0.455    
                         clock uncertainty            0.213     0.669    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.091     0.760    graphics/sd/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.194%)  route 0.200ns (51.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.200     0.796    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.841 r  graphics/sd/h_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    graphics/sd/h_count[2]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.118     0.455    
                         clock uncertainty            0.213     0.669    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.092     0.761    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.790%)  route 0.238ns (53.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.238     0.858    graphics/sd/Q[3]
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  graphics/sd/h_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    graphics/sd/h_count[9]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.119     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.791    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.422%)  route 0.241ns (53.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.241     0.862    graphics/sd/Q[1]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.907    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.103     0.472    
                         clock uncertainty            0.213     0.686    
    SLICE_X43Y89         FDPE (Hold_fdpe_C_D)         0.091     0.777    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.298     0.895    graphics/sd/v_count_reg[11]_0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.940    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.102     0.472    
                         clock uncertainty            0.213     0.686    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.120     0.806    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.139%)  route 0.265ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.265     0.885    graphics/sd/Q[7]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    graphics/sd/h_count[0]
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.106     0.469    
                         clock uncertainty            0.213     0.683    
    SLICE_X43Y89         FDCE (Hold_fdce_C_D)         0.092     0.775    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       13.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        13.011ns  (logic 1.604ns (12.328%)  route 11.407ns (87.672%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.419    26.388 r  snek/part_number_reg[0]_rep/Q
                         net (fo=146, routed)         6.326    32.714    snek/part_number_reg[0]_rep_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.297    33.011 r  snek/found_hit_i_386/O
                         net (fo=1, routed)           0.000    33.011    snek/found_hit_i_386_n_0
    SLICE_X17Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    33.228 r  snek/found_hit_reg_i_182/O
                         net (fo=1, routed)           1.152    34.380    snek/found_hit_reg_i_182_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I3_O)        0.299    34.679 r  snek/i_56_LOPT_REMAP/O
                         net (fo=1, routed)           1.362    36.041    snek/i_56/O_n
    SLICE_X24Y100        LUT6 (Prop_lut6_I0_O)        0.124    36.165 r  snek/i_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.718    36.883    snek/i_16/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.124    37.007 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849    38.856    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    38.980 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000    38.980    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.562    52.859    
                         clock uncertainty           -0.199    52.660    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079    52.739    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.739    
                         arrival time                         -38.980    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             21.752ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.971ns  (logic 1.410ns (28.363%)  route 3.561ns (71.637%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 52.301 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 25.972 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    25.972    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.478    26.450 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         1.936    28.386    snek/part_number_reg_n_0_[1]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.295    28.681 r  snek/FSM_onehot_nstate[2]_i_11/O
                         net (fo=1, routed)           0.000    28.681    snek/FSM_onehot_nstate[2]_i_11_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.194 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.625    30.819    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    30.943 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    30.943    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.425    52.301    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    52.863    
                         clock uncertainty           -0.199    52.664    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    52.695    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.695    
                         arrival time                         -30.943    
  -------------------------------------------------------------------
                         slack                                 21.752    

Slack (MET) :             21.753ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.974ns  (logic 1.027ns (20.649%)  route 3.947ns (79.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 52.300 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    26.425 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270    27.695    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120    27.815 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125    28.940    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327    29.267 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.552    30.819    snek/found_hit1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.943 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000    30.943    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.424    52.300    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    52.862    
                         clock uncertainty           -0.199    52.663    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.032    52.695    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.695    
                         arrival time                         -30.943    
  -------------------------------------------------------------------
                         slack                                 21.753    

Slack (MET) :             21.874ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.848ns  (logic 1.027ns (21.183%)  route 3.821ns (78.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    snek/tile_clock
    SLICE_X39Y83         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456    26.425 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.270    27.695    snek/part_number_reg_n_0_[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I2_O)        0.120    27.815 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           1.125    28.940    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.327    29.267 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.426    30.693    snek/found_hit1
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.817 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    30.817    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.562    52.859    
                         clock uncertainty           -0.199    52.660    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.031    52.691    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.691    
                         arrival time                         -30.817    
  -------------------------------------------------------------------
                         slack                                 21.874    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795    29.306    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.199    52.669    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.145    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795    29.306    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.199    52.669    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.145    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795    29.306    snek/part_number[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X38Y86         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.199    52.669    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    52.145    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.929ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.326%)  route 2.768ns (82.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.803    29.314    snek/part_number[7]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    52.308    snek/tile_clock
    SLICE_X40Y86         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.562    52.870    
                         clock uncertainty           -0.199    52.671    
    SLICE_X40Y86         FDRE (Setup_fdre_C_R)       -0.429    52.242    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.242    
                         arrival time                         -29.314    
  -------------------------------------------------------------------
                         slack                                 22.929    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795    29.306    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.199    52.669    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    52.240    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.240    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 22.934    

Slack (MET) :             22.934ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.340ns  (logic 0.580ns (17.366%)  route 2.760ns (82.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 52.306 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 25.966 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.542    25.966    snek/tile_clock
    SLICE_X37Y68         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456    26.422 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          1.965    28.387    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124    28.511 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.795    29.306    snek/part_number[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    52.306    snek/tile_clock
    SLICE_X39Y86         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.562    52.868    
                         clock uncertainty           -0.199    52.669    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    52.240    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.240    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 22.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 snek/genblk1[45].part/hs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[45].part/hs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[45].part/hs/tile_clock
    SLICE_X50Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  snek/genblk1[45].part/hs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.170    -0.285    snek/genblk1[45].part/hs/sync_reg[0]_90[7]
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.832    -0.857    snek/genblk1[45].part/hs/tile_clock
    SLICE_X51Y89         FDRE                                         r  snek/genblk1[45].part/hs/sync_reg[1][7]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070    -0.338    snek/genblk1[45].part/hs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 snek/genblk1[79].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.639    -0.542    snek/genblk1[79].part/vs/tile_clock
    SLICE_X34Y112        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  snek/genblk1[79].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.199    -0.179    snek/genblk1[79].part/vs/sync_reg_n_0_[0][7]
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[79].part/vs/tile_clock
    SLICE_X28Y115        FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.270    -0.508    
                         clock uncertainty            0.199    -0.309    
    SLICE_X28Y115        FDRE (Hold_fdre_C_D)         0.075    -0.234    snek/genblk1[79].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[22].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.557    -0.624    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y81         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  snek/genblk1[22].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.172    -0.312    snek/genblk1[22].part/hs/sync_reg[0]_44[0]
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[22].part/hs/tile_clock
    SLICE_X53Y80         FDRE                                         r  snek/genblk1[22].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.199    -0.413    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.046    -0.367    snek/genblk1[22].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/genblk1[63].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[63].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.646    -0.535    snek/genblk1[63].part/vs/tile_clock
    SLICE_X10Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  snek/genblk1[63].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.201    snek/genblk1[63].part/vs/sync_reg_n_0_[0][0]
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.921    -0.768    snek/genblk1[63].part/vs/tile_clock
    SLICE_X11Y106        FDRE                                         r  snek/genblk1[63].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.199    -0.323    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.066    -0.257    snek/genblk1[63].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/genblk1[93].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.557%)  route 0.173ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.643    -0.538    snek/genblk1[93].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  snek/genblk1[93].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.173    -0.237    snek/genblk1[93].part/hs/sync_reg[0]_186[6]
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.916    -0.773    snek/genblk1[93].part/hs/tile_clock
    SLICE_X34Y106        FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.199    -0.304    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.010    -0.294    snek/genblk1[93].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 snek/genblk1[82].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.620%)  route 0.511ns (78.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[82].part/hs/tile_clock
    SLICE_X44Y85         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[82].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.511     0.029    snek/genblk1[82].part/hs/sync_reg[0]_164[5]
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.911    -0.778    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y113        FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.503    -0.275    
                         clock uncertainty            0.199    -0.076    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.047    -0.029    snek/genblk1[82].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snek/genblk1[46].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[46].part/vs/tile_clock
    SLICE_X47Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[46].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.193    -0.286    snek/genblk1[46].part/vs/sync_reg_n_0_[0][1]
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[46].part/vs/tile_clock
    SLICE_X46Y96         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.063    -0.345    snek/genblk1[46].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.644    -0.537    snek/genblk1[61].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  snek/genblk1[61].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.195    snek/genblk1[61].part/vs/sync_reg_n_0_[0][7]
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.918    -0.771    snek/genblk1[61].part/vs/tile_clock
    SLICE_X26Y104        FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.199    -0.325    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.071    -0.254    snek/genblk1[61].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snek/genblk1[2].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[2].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[2].part/vs/tile_clock
    SLICE_X33Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[2].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.201    -0.281    snek/genblk1[2].part/vs/sync_reg_n_0_[0][7]
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[2].part/vs/tile_clock
    SLICE_X32Y87         FDRE                                         r  snek/genblk1[2].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.199    -0.412    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.070    -0.342    snek/genblk1[2].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snek/genblk1[14].part/vs/sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/genblk1[14].part/vs/tile_clock
    SLICE_X29Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/genblk1[14].part/vs/sync_reg[0][1]/Q
                         net (fo=1, routed)           0.201    -0.280    snek/genblk1[14].part/vs/sync_reg_n_0_[0][1]
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[14].part/vs/tile_clock
    SLICE_X28Y88         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[1][1]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.199    -0.411    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.070    -0.341    snek/genblk1[14].part/vs/sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :          388  Failing Endpoints,  Worst Slack       -0.421ns,  Total Violation      -47.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[98].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.959ns  (logic 0.606ns (20.483%)  route 2.353ns (79.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X36Y91         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.779    51.011    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.150    51.161 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         1.574    52.735    snek/genblk1[98].part/vs/v_count[5]
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[98].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X27Y104        FDRE (Setup_fdre_C_D)       -0.266    52.314    snek/genblk1[98].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.314    
                         arrival time                         -52.735    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.371ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.845ns  (logic 0.605ns (21.263%)  route 2.240ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 52.484 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    50.900    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    51.049 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    52.621    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    52.484    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.882    
                         clock uncertainty           -0.307    52.575    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    52.251    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.251    
                         arrival time                         -52.621    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.904ns  (logic 0.609ns (20.973%)  route 2.295ns (79.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    50.883    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    51.036 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    52.680    snek/genblk1[68].part/hs/h_count[2]
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[68].part/hs/tile_clock
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.264    52.316    snek/genblk1[68].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.316    
                         arrival time                         -52.680    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[61].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.929ns  (logic 0.609ns (20.794%)  route 2.320ns (79.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    50.883    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    51.036 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.669    52.705    snek/genblk1[61].part/hs/h_count[2]
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[61].part/hs/tile_clock
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.307    52.581    
    SLICE_X54Y106        FDRE (Setup_fdre_C_D)       -0.234    52.347    snek/genblk1[61].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.347    
                         arrival time                         -52.705    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.882ns  (logic 0.609ns (21.129%)  route 2.273ns (78.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    50.883    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    51.036 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.622    52.658    snek/genblk1[69].part/hs/h_count[2]
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[69].part/hs/tile_clock
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.264    52.316    snek/genblk1[69].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.316    
                         arrival time                         -52.658    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.901ns  (logic 0.609ns (20.991%)  route 2.292ns (79.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    50.883    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    51.036 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.641    52.677    snek/genblk1[53].part/hs/h_count[2]
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[53].part/hs/tile_clock
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.307    52.581    
    SLICE_X54Y104        FDRE (Setup_fdre_C_D)       -0.231    52.350    snek/genblk1[53].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.350    
                         arrival time                         -52.677    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.667ns  (logic 0.605ns (22.689%)  route 2.062ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    50.900    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    51.049 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    52.443    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.708    
                         clock uncertainty           -0.307    52.400    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    52.124    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.124    
                         arrival time                         -52.443    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[90].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.869ns  (logic 0.609ns (21.230%)  route 2.260ns (78.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 52.486 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    50.883    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    51.036 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.608    52.645    snek/genblk1[90].part/hs/h_count[2]
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    52.486    snek/genblk1[90].part/hs/tile_clock
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.884    
                         clock uncertainty           -0.307    52.577    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.250    52.327    snek/genblk1[90].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.327    
                         arrival time                         -52.645    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.784ns  (logic 0.605ns (21.728%)  route 2.179ns (78.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 52.481 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    50.900    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    51.049 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    52.561    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    52.481    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.879    
                         clock uncertainty           -0.307    52.572    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    52.246    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.246    
                         arrival time                         -52.561    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.809ns  (logic 0.605ns (21.540%)  route 2.204ns (78.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 52.482 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 49.776 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    46.603    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    46.727 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    48.128    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    48.224 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    49.776    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    50.232 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    50.900    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    51.049 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    52.585    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    52.482    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.880    
                         clock uncertainty           -0.307    52.573    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    52.275    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.275    
                         arrival time                         -52.585    
  -------------------------------------------------------------------
                         slack                                 -0.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[84].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.081%)  route 0.376ns (66.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.218     1.269    snek/genblk1[84].part/hs/h_count[6]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[84].part/hs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[84].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.430%)  route 0.388ns (67.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.216     1.064    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.109 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.280    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.307     0.003    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.049    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.296ns (46.998%)  route 0.334ns (53.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.163     1.220    snek/v_sync
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.107     1.327 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.092     0.081    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.357    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.307     0.002    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.078    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.463%)  route 0.467ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.360    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.307     0.002    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.080    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.903%)  route 0.481ns (72.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.373    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.069    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[4].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.189ns (30.931%)  route 0.422ns (69.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.195     1.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.048     1.090 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.228     1.317    snek/genblk1[4].part/hs/h_count[4]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[4].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)        -0.003    -0.002    snek/genblk1[4].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.296ns (41.801%)  route 0.412ns (58.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.242     1.299    snek/v_sync
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.107     1.406 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.406    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.092     0.083    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.809%)  route 0.508ns (73.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.238     1.085    graphics/hd/sen_v_count[1]_12[4]
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.130 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.400    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.077    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.696%)  route 0.511ns (73.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.353     1.403    snek/genblk1[27].part/hs/h_count[6]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[27].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.075     0.076    snek/genblk1[27].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  1.327    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.381ns  (logic 0.675ns (19.963%)  route 2.706ns (80.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 52.484 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    45.861    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    52.484    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.882    
                         clock uncertainty           -0.333    52.549    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    52.225    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.225    
                         arrival time                         -45.861    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.203ns  (logic 0.675ns (21.077%)  route 2.528ns (78.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    45.682    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.708    
                         clock uncertainty           -0.333    52.374    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    52.098    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.098    
                         arrival time                         -45.682    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.320ns  (logic 0.675ns (20.329%)  route 2.645ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 52.481 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    45.800    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    52.481    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.879    
                         clock uncertainty           -0.333    52.546    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    52.220    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -45.800    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.345ns  (logic 0.675ns (20.181%)  route 2.670ns (79.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 52.482 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    45.824    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    52.482    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.880    
                         clock uncertainty           -0.333    52.547    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    52.249    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.249    
                         arrival time                         -45.824    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[40].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.198ns  (logic 0.675ns (21.105%)  route 2.523ns (78.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.390    45.678    snek/genblk1[40].part/hs/h_count[4]
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.438    52.314    snek/genblk1[40].part/hs/tile_clock
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.713    
                         clock uncertainty           -0.333    52.379    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.274    52.105    snek/genblk1[40].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.105    
                         arrival time                         -45.678    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.183ns  (logic 0.675ns (21.203%)  route 2.508ns (78.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.375    45.663    snek/genblk1[53].part/hs/h_count[4]
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[53].part/hs/tile_clock
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.274    52.110    snek/genblk1[53].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -45.663    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[59].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.171ns  (logic 0.675ns (21.285%)  route 2.496ns (78.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.363    45.651    snek/genblk1[59].part/hs/h_count[4]
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[59].part/hs/tile_clock
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)       -0.274    52.110    snek/genblk1[59].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -45.651    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.312ns  (logic 0.675ns (20.379%)  route 2.637ns (79.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 52.486 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.504    45.792    snek/genblk1[94].part/hs/h_count[4]
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    52.486    snek/genblk1[94].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.884    
                         clock uncertainty           -0.333    52.551    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)       -0.293    52.258    snek/genblk1[94].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.258    
                         arrival time                         -45.792    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[65].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.330ns  (logic 0.675ns (20.273%)  route 2.655ns (79.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.521    45.809    snek/genblk1[65].part/hs/h_count[4]
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[65].part/hs/tile_clock
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.333    52.554    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.274    52.280    snek/genblk1[65].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.280    
                         arrival time                         -45.809    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.254ns  (logic 0.675ns (20.744%)  route 2.579ns (79.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    44.131    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    44.288 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.445    45.734    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[55].part/hs/tile_clock
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.333    52.555    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.324    52.231    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.231    
                         arrival time                         -45.734    
  -------------------------------------------------------------------
                         slack                                  6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.689%)  route 0.495ns (70.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.324     0.944    graphics/hd/sync_reg[0][7][3]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.989 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.160    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.333     0.029    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.075    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.865%)  route 0.593ns (76.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.236    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.103    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.451%)  route 0.581ns (73.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.247    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.333     0.028    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.104    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.353%)  route 0.584ns (73.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.250    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.333     0.028    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.106    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[93].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.174%)  route 0.553ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.313     1.195    snek/genblk1[93].part/vs/v_count[3]
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[93].part/vs/tile_clock
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.013     0.040    snek/genblk1[93].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[75].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.291%)  route 0.549ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.309     1.192    snek/genblk1[75].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[75].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.006     0.033    snek/genblk1[75].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.641%)  route 0.601ns (76.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.278     1.243    snek/genblk1[79].part/vs/v_count[0]
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[79].part/vs/tile_clock
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.053     0.080    snek/genblk1[79].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.924%)  route 0.597ns (74.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.263    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.333     0.023    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.095    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[77].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.534%)  route 0.542ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.302     1.185    snek/genblk1[77].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[77].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018     0.009    snek/genblk1[77].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.305     1.188    snek/genblk1[74].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[74].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.333     0.027    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018     0.009    snek/genblk1[74].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.179    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[98].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.959ns  (logic 0.606ns (20.483%)  route 2.353ns (79.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X36Y91         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.779    44.277    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.150    44.427 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         1.574    46.001    snek/genblk1[98].part/vs/v_count[5]
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[98].part/vs/tile_clock
    SLICE_X27Y104        FDRE                                         r  snek/genblk1[98].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X27Y104        FDRE (Setup_fdre_C_D)       -0.266    52.314    snek/genblk1[98].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.314    
                         arrival time                         -46.001    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.845ns  (logic 0.605ns (21.263%)  route 2.240ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 52.484 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    44.166    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    44.315 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    45.887    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607    52.484    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.882    
                         clock uncertainty           -0.307    52.575    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324    52.251    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.251    
                         arrival time                         -45.887    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.904ns  (logic 0.609ns (20.973%)  route 2.295ns (79.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    44.149    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    44.302 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    45.946    snek/genblk1[68].part/hs/h_count[2]
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[68].part/hs/tile_clock
    SLICE_X53Y106        FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.264    52.316    snek/genblk1[68].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.316    
                         arrival time                         -45.946    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[61].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.929ns  (logic 0.609ns (20.794%)  route 2.320ns (79.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    44.149    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    44.302 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.669    45.971    snek/genblk1[61].part/hs/h_count[2]
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[61].part/hs/tile_clock
    SLICE_X54Y106        FDRE                                         r  snek/genblk1[61].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.307    52.581    
    SLICE_X54Y106        FDRE (Setup_fdre_C_D)       -0.234    52.347    snek/genblk1[61].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.347    
                         arrival time                         -45.971    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.882ns  (logic 0.609ns (21.129%)  route 2.273ns (78.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 52.489 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    44.149    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    44.302 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.622    45.924    snek/genblk1[69].part/hs/h_count[2]
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612    52.489    snek/genblk1[69].part/hs/tile_clock
    SLICE_X53Y105        FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.887    
                         clock uncertainty           -0.307    52.580    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.264    52.316    snek/genblk1[69].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.316    
                         arrival time                         -45.924    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.901ns  (logic 0.609ns (20.991%)  route 2.292ns (79.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    44.149    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    44.302 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.641    45.943    snek/genblk1[53].part/hs/h_count[2]
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[53].part/hs/tile_clock
    SLICE_X54Y104        FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.888    
                         clock uncertainty           -0.307    52.581    
    SLICE_X54Y104        FDRE (Setup_fdre_C_D)       -0.231    52.350    snek/genblk1[53].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.350    
                         arrival time                         -45.943    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.667ns  (logic 0.605ns (22.689%)  route 2.062ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    44.166    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    44.315 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    45.709    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.708    
                         clock uncertainty           -0.307    52.400    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276    52.124    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.124    
                         arrival time                         -45.709    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[90].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.869ns  (logic 0.609ns (21.230%)  route 2.260ns (78.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 52.486 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.651    44.149    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.153    44.302 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.608    45.911    snek/genblk1[90].part/hs/h_count[2]
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    52.486    snek/genblk1[90].part/hs/tile_clock
    SLICE_X30Y106        FDRE                                         r  snek/genblk1[90].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.884    
                         clock uncertainty           -0.307    52.577    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.250    52.327    snek/genblk1[90].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.327    
                         arrival time                         -45.911    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.784ns  (logic 0.605ns (21.728%)  route 2.179ns (78.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 52.481 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    44.166    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    44.315 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    45.827    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604    52.481    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.879    
                         clock uncertainty           -0.307    52.572    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326    52.246    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.246    
                         arrival time                         -45.827    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.809ns  (logic 0.605ns (21.540%)  route 2.204ns (78.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 52.482 - 53.872 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 43.042 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    39.869    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    39.993 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401    41.394    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.490 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552    43.042    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.456    43.498 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.668    44.166    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.149    44.315 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    45.851    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605    52.482    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.880    
                         clock uncertainty           -0.307    52.573    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298    52.275    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.275    
                         arrival time                         -45.851    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[84].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.081%)  route 0.376ns (66.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.218     1.269    snek/genblk1[84].part/hs/h_count[6]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[84].part/hs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[84].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[84].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.430%)  route 0.388ns (67.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.216     1.064    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.109 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.280    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.307     0.003    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.049    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.296ns (46.998%)  route 0.334ns (53.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.163     1.220    snek/v_sync
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.107     1.327 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.092     0.081    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.357    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.307     0.002    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.078    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.463%)  route 0.467ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.360    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.307     0.002    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.080    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.903%)  route 0.481ns (72.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=5, routed)           0.195     1.043    graphics/hd/sen_h_count[1]_11[4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.088 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.373    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.069    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[4].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.189ns (30.931%)  route 0.422ns (69.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X43Y90         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.195     1.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.048     1.090 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.228     1.317    snek/genblk1[4].part/hs/h_count[4]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[4].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[4].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)        -0.003    -0.002    snek/genblk1[4].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.296ns (41.801%)  route 0.412ns (58.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.170     1.009    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.242     1.299    snek/v_sync
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.107     1.406 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.406    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.092     0.083    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.809%)  route 0.508ns (73.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.238     1.085    graphics/hd/sen_v_count[1]_12[4]
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.130 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.400    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.077    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.696%)  route 0.511ns (73.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y92         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.158     1.005    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.353     1.403    snek/genblk1[27].part/hs/h_count[6]
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.861    snek/genblk1[27].part/hs/tile_clock
    SLICE_X40Y89         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.307     0.001    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.075     0.076    snek/genblk1[27].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  1.327    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.381ns  (logic 0.675ns (19.963%)  route 2.706ns (80.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 106.356 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.573    86.265    snek/genblk1[72].part/hs/h_count[4]
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.607   106.356    snek/genblk1[72].part/hs/tile_clock
    SLICE_X48Y113        FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.754    
                         clock uncertainty           -0.319   106.435    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.324   106.111    snek/genblk1[72].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.111    
                         arrival time                         -86.265    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.898ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.203ns  (logic 0.675ns (21.077%)  route 2.528ns (78.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 106.181 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.394    86.086    snek/genblk1[19].part/hs/h_count[4]
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433   106.181    snek/genblk1[19].part/hs/tile_clock
    SLICE_X56Y81         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.580    
                         clock uncertainty           -0.319   106.260    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.276   105.984    snek/genblk1[19].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        105.984    
                         arrival time                         -86.086    
  -------------------------------------------------------------------
                         slack                                 19.898    

Slack (MET) :             19.902ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.320ns  (logic 0.675ns (20.329%)  route 2.645ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 106.353 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.512    86.204    snek/genblk1[79].part/hs/h_count[4]
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.604   106.353    snek/genblk1[79].part/hs/tile_clock
    SLICE_X40Y114        FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.751    
                         clock uncertainty           -0.319   106.432    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.326   106.106    snek/genblk1[79].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.106    
                         arrival time                         -86.204    
  -------------------------------------------------------------------
                         slack                                 19.902    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[87].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.345ns  (logic 0.675ns (20.181%)  route 2.670ns (79.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 106.354 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.536    86.228    snek/genblk1[87].part/hs/h_count[4]
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.605   106.354    snek/genblk1[87].part/hs/tile_clock
    SLICE_X36Y111        FDRE                                         r  snek/genblk1[87].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.752    
                         clock uncertainty           -0.319   106.433    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.298   106.135    snek/genblk1[87].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.135    
                         arrival time                         -86.228    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[40].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.198ns  (logic 0.675ns (21.105%)  route 2.523ns (78.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 106.186 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.390    86.082    snek/genblk1[40].part/hs/h_count[4]
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.438   106.186    snek/genblk1[40].part/hs/tile_clock
    SLICE_X56Y85         FDRE                                         r  snek/genblk1[40].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.585    
                         clock uncertainty           -0.319   106.265    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.274   105.991    snek/genblk1[40].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        105.991    
                         arrival time                         -86.082    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.929ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[53].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.183ns  (logic 0.675ns (21.203%)  route 2.508ns (78.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 106.191 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.375    86.067    snek/genblk1[53].part/hs/h_count[4]
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443   106.191    snek/genblk1[53].part/hs/tile_clock
    SLICE_X52Y99         FDRE                                         r  snek/genblk1[53].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.590    
                         clock uncertainty           -0.319   106.270    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.274   105.996    snek/genblk1[53].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        105.996    
                         arrival time                         -86.067    
  -------------------------------------------------------------------
                         slack                                 19.929    

Slack (MET) :             19.942ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[59].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.171ns  (logic 0.675ns (21.285%)  route 2.496ns (78.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 106.191 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.363    86.055    snek/genblk1[59].part/hs/h_count[4]
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443   106.191    snek/genblk1[59].part/hs/tile_clock
    SLICE_X52Y98         FDRE                                         r  snek/genblk1[59].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.590    
                         clock uncertainty           -0.319   106.270    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)       -0.274   105.996    snek/genblk1[59].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        105.996    
                         arrival time                         -86.055    
  -------------------------------------------------------------------
                         slack                                 19.942    

Slack (MET) :             19.948ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.312ns  (logic 0.675ns (20.379%)  route 2.637ns (79.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 106.358 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.504    86.196    snek/genblk1[94].part/hs/h_count[4]
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609   106.358    snek/genblk1[94].part/hs/tile_clock
    SLICE_X33Y106        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.756    
                         clock uncertainty           -0.319   106.437    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)       -0.293   106.144    snek/genblk1[94].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.144    
                         arrival time                         -86.196    
  -------------------------------------------------------------------
                         slack                                 19.948    

Slack (MET) :             19.953ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[65].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.330ns  (logic 0.675ns (20.273%)  route 2.655ns (79.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 106.361 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.521    86.213    snek/genblk1[65].part/hs/h_count[4]
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.612   106.361    snek/genblk1[65].part/hs/tile_clock
    SLICE_X52Y105        FDRE                                         r  snek/genblk1[65].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.759    
                         clock uncertainty           -0.319   106.440    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.274   106.166    snek/genblk1[65].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.166    
                         arrival time                         -86.213    
  -------------------------------------------------------------------
                         slack                                 19.953    

Slack (MET) :             19.979ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.254ns  (logic 0.675ns (20.744%)  route 2.579ns (79.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 106.362 - 107.744 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 82.884 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    80.533    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.657 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    81.237    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.333 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    82.884    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    83.402 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           1.134    84.535    graphics/hd/sync_reg[0][7][4]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.157    84.692 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         1.445    86.138    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613   106.362    snek/genblk1[55].part/hs/tile_clock
    SLICE_X49Y102        FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398   106.760    
                         clock uncertainty           -0.319   106.441    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.324   106.117    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                        106.117    
                         arrival time                         -86.138    
  -------------------------------------------------------------------
                         slack                                 19.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.689%)  route 0.495ns (70.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.324     0.944    graphics/hd/sync_reg[0][7][3]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.989 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.171     1.160    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[20].part/hs/tile_clock
    SLICE_X45Y90         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.046     0.061    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[87].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.865%)  route 0.593ns (76.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.270     1.236    snek/genblk1[87].part/vs/v_count[0]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[87].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.076     0.089    snek/genblk1[87].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[85].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.451%)  route 0.581ns (73.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.269     1.247    snek/genblk1[85].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[85].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[85].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076     0.090    snek/genblk1[85].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.353%)  route 0.584ns (73.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.272     1.250    snek/genblk1[81].part/hs/h_count[0]
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.830    -0.860    snek/genblk1[81].part/hs/tile_clock
    SLICE_X40Y92         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.319     0.014    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.078     0.092    snek/genblk1[81].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[93].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.174%)  route 0.553ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.313     1.195    snek/genblk1[93].part/vs/v_count[3]
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[93].part/vs/tile_clock
    SLICE_X36Y90         FDRE                                         r  snek/genblk1[93].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.013     0.026    snek/genblk1[93].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[75].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.291%)  route 0.549ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.309     1.192    snek/genblk1[75].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[75].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[75].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.006     0.019    snek/genblk1[75].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.641%)  route 0.601ns (76.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.323     0.921    graphics/hd/sync_reg[0][7]_0[0]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=101, routed)         0.278     1.243    snek/genblk1[79].part/vs/v_count[0]
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[79].part/vs/tile_clock
    SLICE_X38Y92         FDRE                                         r  snek/genblk1[79].part/vs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.053     0.066    snek/genblk1[79].part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.924%)  route 0.597ns (74.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.312     0.932    graphics/hd/sync_reg[0][7][0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=101, routed)         0.285     1.263    snek/genblk1[32].part/hs/h_count[0]
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.865    snek/genblk1[32].part/hs/tile_clock
    SLICE_X44Y83         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[32].part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[77].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.534%)  route 0.542ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.302     1.185    snek/genblk1[77].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[77].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[77].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018    -0.005    snek/genblk1[77].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.240     0.838    graphics/hd/sync_reg[0][7]_0[3]
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=101, routed)         0.305     1.188    snek/genblk1[74].part/vs/v_count[3]
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[74].part/vs/tile_clock
    SLICE_X39Y91         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.319     0.013    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)        -0.018    -0.005    snek/genblk1[74].part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.192    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        3.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 2.954ns (23.836%)  route 9.439ns (76.164%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 15.074 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    11.429    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    15.074    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    15.472    
                         clock uncertainty           -0.319    15.153    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.067    15.086    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 2.954ns (23.900%)  route 9.406ns (76.100%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 15.074 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    11.396    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    15.074    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.472    
                         clock uncertainty           -0.319    15.153    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.081    15.072    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 2.954ns (23.872%)  route 9.420ns (76.128%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 15.072 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    11.410    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423    15.072    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    15.470    
                         clock uncertainty           -0.319    15.151    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.031    15.120    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 2.830ns (26.381%)  route 7.898ns (73.619%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613     9.764    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.319    15.145    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.028    15.117    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.830ns (26.560%)  route 7.825ns (73.440%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 15.071 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540     9.691    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422    15.071    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    15.469    
                         clock uncertainty           -0.319    15.150    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)       -0.103    15.047    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 2.830ns (26.624%)  route 7.799ns (73.376%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515     9.665    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.319    15.145    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.045    15.100    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.830ns (26.600%)  route 7.809ns (73.400%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525     9.675    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.319    15.145    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.031    15.114    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.828ns (8.612%)  route 8.786ns (91.388%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.647    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.319    15.146    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058    15.088    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 0.828ns (8.664%)  route 8.729ns (91.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.590    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.319    15.146    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067    15.079    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 0.828ns (8.802%)  route 8.579ns (91.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.440    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.319    15.146    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081    15.065    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.521ns (18.824%)  route 2.247ns (81.176%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.146    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.404    
                         clock uncertainty            0.319     1.722    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.059     1.781    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.521ns (18.648%)  route 2.273ns (81.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.173    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.059     1.777    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.521ns (18.581%)  route 2.283ns (81.419%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.183    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.052     1.770    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.272ns (9.422%)  route 2.615ns (90.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.261    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.066     1.785    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.521ns (18.095%)  route 2.358ns (81.905%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.258    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.319     1.718    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.063     1.781    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.272ns (9.315%)  route 2.648ns (90.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.294    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.789    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.272ns (9.168%)  route 2.695ns (90.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.341    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.789    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.272ns (9.118%)  route 2.711ns (90.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.480     2.357    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.319     1.719    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.072     1.791    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.317ns (10.246%)  route 2.777ns (89.754%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.734     2.468    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.319     1.726    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.066     1.792    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.317ns (10.223%)  route 2.784ns (89.777%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.741     2.475    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.319     1.726    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.070     1.796    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        6.144ns  (logic 0.580ns (9.439%)  route 5.564ns (90.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns = ( 9.370 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     9.370    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     9.826 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679    11.505    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885    15.514    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.153    15.897    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058    15.839    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.839    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        6.087ns  (logic 0.580ns (9.528%)  route 5.507ns (90.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns = ( 9.370 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     9.370    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     9.826 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679    11.505    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828    15.457    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.153    15.897    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067    15.830    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.830    
                         arrival time                         -15.457    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.937ns  (logic 0.580ns (9.769%)  route 5.357ns (90.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns = ( 9.370 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     9.370    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     9.826 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679    11.505    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678    15.307    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.153    15.897    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081    15.816    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.816    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.952ns  (logic 0.580ns (9.744%)  route 5.372ns (90.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    2.636ns = ( 9.370 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.550     9.370    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     9.826 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.679    11.505    food/part/hs/v_video_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.693    15.322    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.983    16.050    
                         clock uncertainty           -0.153    15.897    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.061    15.836    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.836    
                         arrival time                         -15.322    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580    13.835    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.153    15.841    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.672    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580    13.835    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.153    15.841    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.672    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580    13.835    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.153    15.841    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.672    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.329%)  route 3.511ns (78.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 15.082 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.580    13.835    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433    15.082    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.912    15.994    
                         clock uncertainty           -0.153    15.841    
    SLICE_X34Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.672    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 15.083 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513    13.768    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    15.083    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.983    16.066    
                         clock uncertainty           -0.153    15.913    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.708    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.708    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.396ns  (logic 0.952ns (21.655%)  route 3.444ns (78.345%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 15.083 - 13.468 ) 
    Source Clock Delay      (SCD):    2.638ns = ( 9.372 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977     6.199    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.323 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     7.724    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.820 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.552     9.372    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     9.828 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.174    11.002    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.586    11.712    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.836 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.676    12.512    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.636 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.495    13.131    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.513    13.768    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    15.083    graphics/hd/pixel_clock01_out
    SLICE_X36Y92         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.983    16.066    
                         clock uncertainty           -0.153    15.913    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.708    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.708    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.491 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.167    -0.325    food/rng/value_reg_n_0_[16]
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.814    -0.875    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X30Y76         FDPE (Hold_fdpe_C_D)         0.063    -0.384    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.312    food/rng/Q[7]
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.817    -0.872    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.275    -0.597    
                         clock uncertainty            0.153    -0.444    
    SLICE_X29Y77         FDPE (Hold_fdpe_C_D)         0.071    -0.373    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y90         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141     0.847 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.148     0.995    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.040    graphics/hd/h_sync_state0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.139     0.722    
                         clock uncertainty            0.153     0.876    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.092     0.968    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.341    food/rng/Q[10]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.243    -0.630    
                         clock uncertainty            0.153    -0.477    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.055    -0.422    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.911%)  route 0.180ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.560     0.706    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     0.847 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.180     1.028    graphics/hd/h_sync_state_reg_n_0
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.830     0.862    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.155     0.706    
                         clock uncertainty            0.153     0.860    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.075     0.935    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.171    -0.318    food/rng/Q[9]
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.243    -0.630    
                         clock uncertainty            0.153    -0.477    
    SLICE_X33Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.417    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.036%)  route 0.194ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.551    -0.630    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.194    -0.295    food/rng/Q[8]
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.873    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X32Y77         FDPE (Hold_fdpe_C_D)         0.070    -0.394    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.551     0.697    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.171     1.010    graphics/hd/sen_v_sync[1]_5
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.151     0.697    
                         clock uncertainty            0.153     0.851    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     0.943    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.700    -0.481    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.436 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.557     0.121    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.147 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.558     0.704    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.170     1.016    graphics/hd/v_video_reg_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.061 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     1.061    graphics/hd/v_video_i_1__0_n_0
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.826     0.859    graphics/hd/pixel_clock01_out
    SLICE_X35Y89         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.154     0.704    
                         clock uncertainty            0.153     0.858    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.091     0.949    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.986%)  route 0.209ns (56.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.549    -0.632    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.468 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.209    -0.259    food/rng/Q[0]
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.816    -0.874    food/rng/value_reg[19]_0
    SLICE_X29Y76         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.275    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X29Y76         FDPE (Hold_fdpe_C_D)         0.071    -0.375    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 2.954ns (23.836%)  route 9.439ns (76.164%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 15.074 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    11.429    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    15.074    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    15.472    
                         clock uncertainty           -0.307    15.165    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.067    15.098    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 2.954ns (23.900%)  route 9.406ns (76.100%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 15.074 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    11.396    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    15.074    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.472    
                         clock uncertainty           -0.307    15.165    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.081    15.084    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 2.954ns (23.872%)  route 9.420ns (76.128%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 15.072 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     7.650    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     7.979 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497     9.476    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    11.410    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423    15.072    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    15.470    
                         clock uncertainty           -0.307    15.163    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.031    15.132    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 2.830ns (26.381%)  route 7.898ns (73.619%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613     9.764    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.307    15.157    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.028    15.129    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.830ns (26.560%)  route 7.825ns (73.440%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 15.071 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540     9.691    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422    15.071    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    15.469    
                         clock uncertainty           -0.307    15.162    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)       -0.103    15.059    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 2.830ns (26.624%)  route 7.799ns (73.376%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515     9.665    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.307    15.157    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.045    15.112    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.830ns (26.600%)  route 7.809ns (73.400%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 15.066 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    -0.964    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552     1.066    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295     1.361 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942     2.303    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.427 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844     3.271    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170     4.564    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000     4.688    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.089 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.089    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.203 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.203    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.317 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.317    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.431 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.431    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.545    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.659    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     5.774    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.888    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.045 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     7.822    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     8.151 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525     9.675    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417    15.066    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    15.464    
                         clock uncertainty           -0.307    15.157    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.031    15.126    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.828ns (8.612%)  route 8.786ns (91.388%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.885     8.647    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.307    15.158    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.058    15.100    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 0.828ns (8.664%)  route 8.729ns (91.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.828     8.590    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.307    15.158    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.067    15.091    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 0.828ns (8.802%)  route 8.579ns (91.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 15.067 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    -0.967    food/part/vs/tile_clock
    SLICE_X36Y83         FDRE                                         r  food/part/vs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  food/part/vs/sync_reg[1][3]/Q
                         net (fo=2, routed)           1.814     1.303    food/part/vs/sync_reg[1][7]_0[2]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.377     2.804    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     2.928 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.710     4.638    food/part/hs/red_out_reg[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.762 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.678     8.440    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    12.248    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    12.348 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210    13.558    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.649 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.418    15.067    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398    15.465    
                         clock uncertainty           -0.307    15.158    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)       -0.081    15.077    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.521ns (18.824%)  route 2.247ns (81.176%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.146    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.404    
                         clock uncertainty            0.307     1.711    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.059     1.770    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.521ns (18.648%)  route 2.273ns (81.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.173    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.059     1.766    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.521ns (18.581%)  route 2.283ns (81.419%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.183    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.052     1.759    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.272ns (9.422%)  route 2.615ns (90.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.261    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.066     1.774    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.521ns (18.095%)  route 2.358ns (81.905%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.460    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.574 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.258    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.400    
                         clock uncertainty            0.307     1.707    
    SLICE_X34Y75         FDCE (Hold_fdce_C_D)         0.063     1.770    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.272ns (9.315%)  route 2.648ns (90.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.294    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.778    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.272ns (9.168%)  route 2.695ns (90.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.341    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.070     1.778    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.272ns (9.118%)  route 2.711ns (90.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.568     0.832    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.480     2.357    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.401    
                         clock uncertainty            0.307     1.708    
    SLICE_X32Y75         FDCE (Hold_fdce_C_D)         0.072     1.780    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.317ns (10.246%)  route 2.777ns (89.754%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.734     2.468    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.307     1.715    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.066     1.781    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.317ns (10.223%)  route 2.784ns (89.777%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.686     1.689    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.741     2.475    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.853    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.408    
                         clock uncertainty            0.307     1.715    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.070     1.785    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       16.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.209ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        12.620ns  (logic 2.980ns (23.614%)  route 9.640ns (76.386%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    65.528    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    81.737    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.737    
                         arrival time                         -65.528    
  -------------------------------------------------------------------
                         slack                                 16.209    

Slack (MET) :             16.624ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        12.211ns  (logic 2.980ns (24.405%)  route 9.231ns (75.595%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376    65.119    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.263    81.743    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.743    
                         arrival time                         -65.119    
  -------------------------------------------------------------------
                         slack                                 16.624    

Slack (MET) :             16.626ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        12.392ns  (logic 2.830ns (22.837%)  route 9.562ns (77.163%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758    65.300    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.081    81.926    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.926    
                         arrival time                         -65.300    
  -------------------------------------------------------------------
                         slack                                 16.626    

Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        12.172ns  (logic 2.980ns (24.483%)  route 9.192ns (75.517%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337    65.080    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.295    81.711    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.711    
                         arrival time                         -65.080    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        12.254ns  (logic 2.830ns (23.095%)  route 9.424ns (76.905%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620    65.162    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.058    81.948    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.948    
                         arrival time                         -65.162    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             17.356ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.676ns  (logic 2.830ns (24.237%)  route 8.846ns (75.763%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042    64.584    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.067    81.940    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.940    
                         arrival time                         -64.584    
  -------------------------------------------------------------------
                         slack                                 17.356    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.591ns  (logic 2.830ns (24.416%)  route 8.761ns (75.584%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956    64.499    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.062    81.944    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -64.499    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    62.785    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    81.941    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.941    
                         arrival time                         -62.785    
  -------------------------------------------------------------------
                         slack                                 19.156    

Slack (MET) :             19.168ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    62.785    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    81.953    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.953    
                         arrival time                         -62.785    
  -------------------------------------------------------------------
                         slack                                 19.168    

Slack (MET) :             19.310ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.727ns  (logic 0.890ns (9.150%)  route 8.837ns (90.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655    62.628    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    81.938    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.938    
                         arrival time                         -62.628    
  -------------------------------------------------------------------
                         slack                                 19.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.506    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.068     1.503    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.073     1.508    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.506    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.318ns (10.542%)  route 2.699ns (89.458%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.390    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.442    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.318ns (10.563%)  route 2.693ns (89.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.384    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)        -0.015     1.419    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.318ns (10.077%)  route 2.838ns (89.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.215     2.529    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.442    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.521ns (16.194%)  route 2.696ns (83.806%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.596    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.071     1.505    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.521ns (15.972%)  route 2.741ns (84.028%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.641    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.070     1.505    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.521ns (15.130%)  route 2.923ns (84.870%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.037     2.822    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.072     1.506    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.401ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns = ( 42.479 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550    42.479    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    42.935 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207    44.142    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    44.266 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    48.077    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.213    82.544    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    82.478    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         82.478    
                         arrival time                         -48.077    
  -------------------------------------------------------------------
                         slack                                 34.401    

Slack (MET) :             34.413ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.599ns  (logic 0.580ns (10.359%)  route 5.019ns (89.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns = ( 42.479 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550    42.479    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    42.935 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207    44.142    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    44.266 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    48.077    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.213    82.544    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    82.490    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.490    
                         arrival time                         -48.077    
  -------------------------------------------------------------------
                         slack                                 34.413    

Slack (MET) :             34.555ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns = ( 42.479 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550    42.479    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    42.935 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207    44.142    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    44.266 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655    47.920    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.213    82.544    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    82.475    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                         -47.920    
  -------------------------------------------------------------------
                         slack                                 34.555    

Slack (MET) :             34.567ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.442ns  (logic 0.580ns (10.658%)  route 4.862ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns = ( 42.479 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550    42.479    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    42.935 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.207    44.142    food/part/hs/h_video
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    44.266 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655    47.920    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.830    82.757    
                         clock uncertainty           -0.213    82.544    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.057    82.487    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.487    
                         arrival time                         -47.920    
  -------------------------------------------------------------------
                         slack                                 34.567    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.593ns  (logic 0.606ns (13.194%)  route 3.987ns (86.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    2.075ns = ( 42.479 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.550    42.479    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    42.935 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.202    44.137    graphics/sd/h_video_reg_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.150    44.287 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    47.072    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.830    82.756    
                         clock uncertainty           -0.213    82.543    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    82.274    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.274    
                         arrival time                         -47.072    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980    43.978    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    44.102 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821    44.923    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124    45.047 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466    45.513    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    45.637 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690    46.327    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124    46.451 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794    47.245    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.213    82.632    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.463    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -47.245    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980    43.978    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    44.102 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821    44.923    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124    45.047 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466    45.513    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    45.637 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690    46.327    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124    46.451 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794    47.245    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.213    82.632    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.463    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -47.245    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980    43.978    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    44.102 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821    44.923    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124    45.047 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466    45.513    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    45.637 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690    46.327    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124    46.451 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794    47.245    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.213    82.632    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.463    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -47.245    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980    43.978    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    44.102 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821    44.923    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124    45.047 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466    45.513    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    45.637 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690    46.327    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124    46.451 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794    47.245    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.213    82.632    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.463    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -47.245    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.766ns  (logic 1.014ns (21.277%)  route 3.752ns (78.723%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 81.944 - 80.808 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    40.129    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551    42.480    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.518    42.998 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.980    43.978    graphics/sd/Q[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    44.102 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.821    44.923    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124    45.047 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.466    45.513    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    45.637 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.690    46.327    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.124    46.451 r  graphics/sd/i_0_LOPT_REMAP_1/O
                         net (fo=12, routed)          0.794    47.245    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.944    graphics/sd/pixel_clock0
    SLICE_X38Y91         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.901    82.845    
                         clock uncertainty           -0.213    82.632    
    SLICE_X38Y91         FDCE (Setup_fdce_C_CE)      -0.169    82.463    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -47.245    
  -------------------------------------------------------------------
                         slack                                 35.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.783    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.828    graphics/sd/p_1_in[0]
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.118     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.092     0.762    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.451%)  route 0.197ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 f  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.197     0.818    graphics/sd/Q[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.863    graphics/sd/h_video_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X39Y88         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.083     0.491    
                         clock uncertainty            0.213     0.705    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.091     0.796    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.459    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.187     0.787    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.832 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.832    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.118     0.459    
                         clock uncertainty            0.213     0.673    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     0.764    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.668%)  route 0.196ns (48.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.196     0.816    graphics/sd/Q[7]
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.861    graphics/sd/h_count[7]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.119     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.791    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.319%)  route 0.199ns (51.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.199     0.795    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  graphics/sd/h_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.840    graphics/sd/h_count[1]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[1]/C
                         clock pessimism             -0.118     0.455    
                         clock uncertainty            0.213     0.669    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.091     0.760    graphics/sd/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.194%)  route 0.200ns (51.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.558     0.455    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.596 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.200     0.796    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.841 r  graphics/sd/h_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    graphics/sd/h_count[2]
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.574    graphics/sd/pixel_clock0
    SLICE_X40Y87         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.118     0.455    
                         clock uncertainty            0.213     0.669    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.092     0.761    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.790%)  route 0.238ns (53.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.238     0.858    graphics/sd/Q[3]
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  graphics/sd/h_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    graphics/sd/h_count[9]
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.119     0.456    
                         clock uncertainty            0.213     0.670    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.121     0.791    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.422%)  route 0.241ns (53.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y88         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.241     0.862    graphics/sd/Q[1]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.907    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.103     0.472    
                         clock uncertainty            0.213     0.686    
    SLICE_X43Y89         FDPE (Hold_fdpe_C_D)         0.091     0.777    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X36Y89         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.597 f  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.298     0.895    graphics/sd/v_count_reg[11]_0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.940    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X38Y89         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.102     0.472    
                         clock uncertainty            0.213     0.686    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.120     0.806    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.139%)  route 0.265ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X42Y89         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     0.620 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.265     0.885    graphics/sd/Q[7]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    graphics/sd/h_count[0]
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.576    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.106     0.469    
                         clock uncertainty            0.213     0.683    
    SLICE_X43Y89         FDCE (Hold_fdce_C_D)         0.092     0.775    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       16.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.209ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        12.620ns  (logic 2.980ns (23.614%)  route 9.640ns (76.386%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    65.528    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.269    81.737    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.737    
                         arrival time                         -65.528    
  -------------------------------------------------------------------
                         slack                                 16.209    

Slack (MET) :             16.624ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        12.211ns  (logic 2.980ns (24.405%)  route 9.231ns (75.595%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376    65.119    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.263    81.743    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.743    
                         arrival time                         -65.119    
  -------------------------------------------------------------------
                         slack                                 16.624    

Slack (MET) :             16.626ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        12.392ns  (logic 2.830ns (22.837%)  route 9.562ns (77.163%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758    65.300    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.081    81.926    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.926    
                         arrival time                         -65.300    
  -------------------------------------------------------------------
                         slack                                 16.626    

Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        12.172ns  (logic 2.980ns (24.483%)  route 9.192ns (75.517%))
  Logic Levels:           15  (CARRY4=9 LUT4=3 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605    61.522    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329    61.851 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742    62.593    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150    62.743 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337    65.080    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.295    81.711    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.711    
                         arrival time                         -65.080    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        12.254ns  (logic 2.830ns (23.095%)  route 9.424ns (76.905%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620    65.162    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.058    81.948    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.948    
                         arrival time                         -65.162    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             17.356ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.676ns  (logic 2.830ns (24.237%)  route 8.846ns (75.763%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042    64.584    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.067    81.940    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.940    
                         arrival time                         -64.584    
  -------------------------------------------------------------------
                         slack                                 17.356    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 snek/genblk1[10].part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.591ns  (logic 2.830ns (24.416%)  route 8.761ns (75.584%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 81.927 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 52.908 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.548    52.908    snek/genblk1[10].part/vs/tile_clock
    SLICE_X14Y82         FDRE                                         r  snek/genblk1[10].part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.478    53.386 r  snek/genblk1[10].part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           1.552    54.938    snek/genblk1[10].part/vs/sync_reg_n_0_[1][2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.295    55.233 f  snek/genblk1[10].part/vs/green_out[3]_i_647/O
                         net (fo=1, routed)           0.942    56.175    snek/genblk1[10].part/vs/green_out[3]_i_647_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    56.299 f  snek/genblk1[10].part/vs/green_out[3]_i_582/O
                         net (fo=1, routed)           0.844    57.143    snek/genblk1[10].part/vs/v_match_2
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    57.267 r  snek/genblk1[10].part/vs/green_out[3]_i_506/O
                         net (fo=1, routed)           1.170    58.437    snek/genblk1[9].part/vs/green_out_reg[3]_i_345
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.124    58.561 r  snek/genblk1[9].part/vs/green_out[3]_i_426/O
                         net (fo=1, routed)           0.000    58.561    snek/genblk1[9].part_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.962 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    58.962    snek/green_out_reg[3]_i_345_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.076 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.076    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.190 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.190    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.304 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.304    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.418 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.418    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.532 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.532    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.646 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    59.646    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.760 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.760    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.917 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296    62.213    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329    62.542 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956    64.499    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417    81.927    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    82.325    
                         clock uncertainty           -0.319    82.006    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)       -0.062    81.944    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -64.499    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    62.785    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.066    81.941    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.941    
                         arrival time                         -62.785    
  -------------------------------------------------------------------
                         slack                                 19.156    

Slack (MET) :             19.168ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.884ns  (logic 0.890ns (9.004%)  route 8.994ns (90.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812    62.785    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.054    81.953    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.953    
                         arrival time                         -62.785    
  -------------------------------------------------------------------
                         slack                                 19.168    

Slack (MET) :             19.310ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.727ns  (logic 0.890ns (9.150%)  route 8.837ns (90.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 81.928 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 52.901 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.541    52.901    food/part/hs/tile_clock
    SLICE_X30Y80         FDRE                                         r  food/part/hs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518    53.419 r  food/part/hs/sync_reg[1][2]/Q
                         net (fo=2, routed)           1.627    55.046    food/part/hs/sync_reg[1][4]_0[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124    55.170 f  food/part/hs/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.379    56.549    food/part/hs/i_1/O_n
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    56.673 f  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           2.177    58.850    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    58.974 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655    62.628    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    79.798    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.898 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    80.419    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.510 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418    81.928    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    82.326    
                         clock uncertainty           -0.319    82.007    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.069    81.938    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.938    
                         arrival time                         -62.628    
  -------------------------------------------------------------------
                         slack                                 19.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.506    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.231ns (8.493%)  route 2.489ns (91.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.094    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.068     1.503    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.073     1.508    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.231ns (8.230%)  route 2.576ns (91.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.754     0.269    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.314 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.645    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.181    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.071     1.506    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.318ns (10.542%)  route 2.699ns (89.458%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.390    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.442    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.318ns (10.563%)  route 2.693ns (89.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.384    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)        -0.015     1.419    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.318ns (10.077%)  route 2.838ns (89.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    food/part/vs/tile_clock
    SLICE_X33Y82         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.663     0.165    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I3_O)        0.099     0.264 r  food/part/hs/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.694     0.958    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.003 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.268    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.314 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.215     2.529    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.008     1.442    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.521ns (16.194%)  route 2.696ns (83.806%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.596    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.071     1.505    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.521ns (15.972%)  route 2.741ns (84.028%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.641    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.116    
                         clock uncertainty            0.319     1.435    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.070     1.505    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.521ns (15.130%)  route 2.923ns (84.870%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y96         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/genblk1[99].part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           0.485    -0.008    snek/genblk1[99].part/hs/lopt_15
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.099     0.091 r  snek/genblk1[99].part/hs/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.488     0.579    snek/genblk1[99].part/hs/i_3/O_n
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.624 r  snek/genblk1[99].part/hs/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     0.624    snek/genblk1[99].part_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.759 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.672    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.786 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.037     2.822    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.115    
                         clock uncertainty            0.319     1.434    
    SLICE_X35Y75         FDCE (Hold_fdce_C_D)         0.072     1.506    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.316    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8689 Endpoints
Min Delay          8689 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.285ns  (logic 5.077ns (33.214%)  route 10.208ns (66.786%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.642     7.098    graphics/hd/SW_IBUF[1]
    SLICE_X37Y93         LUT3 (Prop_lut3_I1_O)        0.124     7.222 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.566    11.788    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    15.285 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    15.285    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[49].rows_reg[49][3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDPE                                         f  snek/genblk1[49].rows_reg[49][3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[49].rows_reg[49][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDCE                                         f  snek/genblk1[49].rows_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[50].rows_reg[50][3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDPE                                         f  snek/genblk1[50].rows_reg[50][3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[50].rows_reg[50][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDCE                                         f  snek/genblk1[50].rows_reg[50][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[61].rows_reg[61][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDCE                                         f  snek/genblk1[61].rows_reg[61][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[62].rows_reg[62][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 1.453ns (10.199%)  route 12.791ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.791    14.244    snek/SW_IBUF[0]
    SLICE_X26Y101        FDCE                                         f  snek/genblk1[62].rows_reg[62][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[49].part/cur_row_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 1.453ns (10.203%)  route 12.787ns (89.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.787    14.240    snek/genblk1[49].part/SW_IBUF[0]
    SLICE_X27Y101        FDCE                                         f  snek/genblk1[49].part/cur_row_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[49].part/cur_row_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 1.453ns (10.203%)  route 12.787ns (89.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.787    14.240    snek/genblk1[49].part/SW_IBUF[0]
    SLICE_X27Y101        FDCE                                         f  snek/genblk1[49].part/cur_row_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/genblk1[31].rows_reg[31][1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 1.453ns (10.272%)  route 12.691ns (89.728%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)       12.691    14.144    snek/SW_IBUF[0]
    SLICE_X22Y100        FDPE                                         f  snek/genblk1[31].rows_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[10].on_bits_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[10].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE                         0.000     0.000 r  snek/genblk1[10].on_bits_reg[10]/C
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[10].on_bits_reg[10]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[10].part/on
    SLICE_X37Y88         FDCE                                         r  snek/genblk1[10].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[15].on_bits_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[15].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE                         0.000     0.000 r  snek/genblk1[15].on_bits_reg[15]/C
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[15].on_bits_reg[15]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[15].part/on
    SLICE_X37Y94         FDCE                                         r  snek/genblk1[15].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[18].on_bits_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[18].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE                         0.000     0.000 r  snek/genblk1[18].on_bits_reg[18]/C
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[18].on_bits_reg[18]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[18].part/on
    SLICE_X37Y94         FDCE                                         r  snek/genblk1[18].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[19].on_bits_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[19].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE                         0.000     0.000 r  snek/genblk1[19].on_bits_reg[19]/C
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[19].on_bits_reg[19]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[19].part/on
    SLICE_X37Y89         FDCE                                         r  snek/genblk1[19].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[20].on_bits_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[20].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE                         0.000     0.000 r  snek/genblk1[20].on_bits_reg[20]/C
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[20].on_bits_reg[20]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[20].part/on
    SLICE_X37Y95         FDCE                                         r  snek/genblk1[20].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[21].on_bits_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[21].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE                         0.000     0.000 r  snek/genblk1[21].on_bits_reg[21]/C
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[21].on_bits_reg[21]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[21].part/on
    SLICE_X37Y94         FDCE                                         r  snek/genblk1[21].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[25].on_bits_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[25].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE                         0.000     0.000 r  snek/genblk1[25].on_bits_reg[25]/C
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[25].on_bits_reg[25]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[25].part/on
    SLICE_X37Y88         FDCE                                         r  snek/genblk1[25].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[26].on_bits_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[26].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE                         0.000     0.000 r  snek/genblk1[26].on_bits_reg[26]/C
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[26].on_bits_reg[26]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[26].part/on
    SLICE_X37Y88         FDCE                                         r  snek/genblk1[26].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[28].on_bits_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[28].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE                         0.000     0.000 r  snek/genblk1[28].on_bits_reg[28]/C
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[28].on_bits_reg[28]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[28].part/on
    SLICE_X37Y95         FDCE                                         r  snek/genblk1[28].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[29].on_bits_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[29].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE                         0.000     0.000 r  snek/genblk1[29].on_bits_reg[29]/C
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[29].on_bits_reg[29]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[29].part/on
    SLICE_X37Y94         FDCE                                         r  snek/genblk1[29].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.171ns  (logic 0.766ns (24.159%)  route 2.405ns (75.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.253     0.795    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.124     0.919 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.423     1.342    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.466 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.729     2.195    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.981ns  (logic 0.766ns (25.693%)  route 2.215ns (74.307%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.253     0.795    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.124     0.919 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.423     1.342    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.466 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.539     2.005    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.254ns (24.368%)  route 0.788ns (75.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.551    -0.630    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.460    -0.006    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.039 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.145     0.184    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.229 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.183     0.412    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.254ns (23.036%)  route 0.849ns (76.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.551    -0.630    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.460    -0.006    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.039 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.145     0.184    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.229 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.244     0.472    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.171ns  (logic 0.766ns (24.159%)  route 2.405ns (75.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.253     0.795    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.124     0.919 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.423     1.342    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.466 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.729     2.195    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.981ns  (logic 0.766ns (25.693%)  route 2.215ns (74.307%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.253     0.795    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.124     0.919 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.423     1.342    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.466 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.539     2.005    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.254ns (24.368%)  route 0.788ns (75.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.551    -0.630    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.460    -0.006    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.039 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.145     0.184    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.229 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.183     0.412    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.254ns (23.036%)  route 0.849ns (76.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.551    -0.630    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.460    -0.006    snek/found_hit_reg_n_0
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.039 f  snek/i_1_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.145     0.184    snek/i_1/O_n_2
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.229 r  snek/i_0_LOPT_REMAP_2/O
                         net (fo=2, routed)           0.244     0.472    snek/snake_dead0
    SLICE_X38Y82         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.215ns (43.266%)  route 5.526ns (56.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.553     2.639    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.419     3.058 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.960     4.018    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.299     4.317 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.566     8.884    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.380 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    12.380    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 4.373ns (49.078%)  route 4.538ns (50.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.626    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDCE (Prop_fdce_C_Q)         0.518     3.144 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.924     4.068    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.148     4.216 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.614     7.830    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.707    11.537 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.537    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.340ns (49.483%)  route 4.431ns (50.517%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.533     2.619    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     3.075 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.847     3.922    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.152     4.074 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.583     7.658    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.732    11.390 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.390    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 4.297ns (49.238%)  route 4.430ns (50.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.538     2.624    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.456     3.080 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.826     3.906    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I0_O)        0.118     4.024 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.604     7.628    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    11.351 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.351    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.075ns (47.262%)  route 4.547ns (52.738%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.628    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.456     3.084 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           1.148     4.232    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.356 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.400     7.756    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.251 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.251    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.423ns (51.921%)  route 4.096ns (48.079%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.653     3.789    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.152     3.941 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443     7.384    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.753    11.137 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.137    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.099ns (48.208%)  route 4.404ns (51.792%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.628    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.456     3.084 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.017     4.101    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.225 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     7.612    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.130 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.130    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.172ns (50.274%)  route 4.127ns (49.726%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.814     3.950    graphics/hd/sen_green_out[1]_14[3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.074 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.313     7.387    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.917 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.917    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.147ns (51.275%)  route 3.941ns (48.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.519     3.655    graphics/hd/sen_green_out[1]_14[1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.124     3.779 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.422     7.201    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.707 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.707    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.082ns (51.103%)  route 3.906ns (48.897%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.533     2.619    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     3.075 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.354     3.429    graphics/hd/sen_red_out[1]_13[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.124     3.553 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.553     7.105    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.608 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.608    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.514ns  (logic 0.367ns (71.445%)  route 0.147ns (28.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.206 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.147    -1.059    food/rng_sync/D[3]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.518ns  (logic 0.337ns (65.036%)  route 0.181ns (34.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.337    -1.236 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.181    -1.055    food/rng_sync/D[6]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.556ns  (logic 0.418ns (75.180%)  route 0.138ns (24.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.138    -1.020    food/rng_sync/D[14]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.649ns  (logic 0.337ns (51.952%)  route 0.312ns (48.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.337    -1.236 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.312    -0.924    food/rng_sync/D[5]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.367ns (47.181%)  route 0.411ns (52.819%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.421    -1.575    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.208 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.411    -0.797    food/rng_sync/D[7]
    SLICE_X32Y76         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.781ns  (logic 0.367ns (47.020%)  route 0.414ns (52.980%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.206 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.414    -0.792    food/rng_sync/D[1]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.418ns (50.079%)  route 0.417ns (49.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.417    -0.741    food/rng_sync/D[13]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.842ns  (logic 0.367ns (43.589%)  route 0.475ns (56.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.421    -1.575    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.208 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.475    -0.733    food/rng_sync/D[9]
    SLICE_X35Y77         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.418ns (49.261%)  route 0.431ns (50.739%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.431    -0.727    food/rng_sync/D[0]
    SLICE_X32Y76         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.901ns  (logic 0.418ns (46.381%)  route 0.483ns (53.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.483    -0.675    food/rng_sync/D[15]
    SLICE_X30Y78         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.215ns (43.266%)  route 5.526ns (56.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.553     2.639    graphics/hd/pixel_clock01_out
    SLICE_X41Y91         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.419     3.058 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.960     4.018    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.299     4.317 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.566     8.884    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.380 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    12.380    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 4.373ns (49.078%)  route 4.538ns (50.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.626    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDCE (Prop_fdce_C_Q)         0.518     3.144 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.924     4.068    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.148     4.216 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.614     7.830    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.707    11.537 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.537    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.340ns (49.483%)  route 4.431ns (50.517%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.533     2.619    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     3.075 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.847     3.922    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.152     4.074 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.583     7.658    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.732    11.390 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.390    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 4.297ns (49.238%)  route 4.430ns (50.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.538     2.624    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.456     3.080 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.826     3.906    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I0_O)        0.118     4.024 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.604     7.628    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    11.351 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.351    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.075ns (47.262%)  route 4.547ns (52.738%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.628    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.456     3.084 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           1.148     4.232    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.356 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.400     7.756    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.251 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.251    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.423ns (51.921%)  route 4.096ns (48.079%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.653     3.789    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.152     3.941 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443     7.384    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.753    11.137 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.137    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.099ns (48.208%)  route 4.404ns (51.792%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.628    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.456     3.084 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.017     4.101    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.225 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     7.612    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.130 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.130    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.172ns (50.274%)  route 4.127ns (49.726%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.814     3.950    graphics/hd/sen_green_out[1]_14[3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.074 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.313     7.387    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.917 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.917    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.147ns (51.275%)  route 3.941ns (48.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.532     2.618    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     3.136 r  graphics/hd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.519     3.655    graphics/hd/sen_green_out[1]_14[1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I0_O)        0.124     3.779 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.422     7.201    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.707 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.707    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.082ns (51.103%)  route 3.906ns (48.897%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.977    -0.535    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    -0.411 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.401     0.990    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.086 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.533     2.619    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     3.075 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.354     3.429    graphics/hd/sen_red_out[1]_13[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.124     3.553 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.553     7.105    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.608 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.608    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.514ns  (logic 0.367ns (71.445%)  route 0.147ns (28.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.206 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.147    -1.059    food/rng_sync/D[3]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.518ns  (logic 0.337ns (65.036%)  route 0.181ns (34.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.337    -1.236 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.181    -1.055    food/rng_sync/D[6]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.556ns  (logic 0.418ns (75.180%)  route 0.138ns (24.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.138    -1.020    food/rng_sync/D[14]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.649ns  (logic 0.337ns (51.952%)  route 0.312ns (48.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.337    -1.236 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.312    -0.924    food/rng_sync/D[5]
    SLICE_X28Y77         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.367ns (47.181%)  route 0.411ns (52.819%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.421    -1.575    food/rng/value_reg[19]_0
    SLICE_X32Y77         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.208 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.411    -0.797    food/rng_sync/D[7]
    SLICE_X32Y76         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.781ns  (logic 0.367ns (47.020%)  route 0.414ns (52.980%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.423    -1.573    food/rng/value_reg[19]_0
    SLICE_X29Y77         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.206 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.414    -0.792    food/rng_sync/D[1]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.418ns (50.079%)  route 0.417ns (49.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.417    -0.741    food/rng_sync/D[13]
    SLICE_X31Y76         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.842ns  (logic 0.367ns (43.589%)  route 0.475ns (56.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.421    -1.575    food/rng/value_reg[19]_0
    SLICE_X33Y77         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.367    -1.208 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.475    -0.733    food/rng_sync/D[9]
    SLICE_X35Y77         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.418ns (49.261%)  route 0.431ns (50.739%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.431    -0.727    food/rng_sync/D[0]
    SLICE_X32Y76         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.901ns  (logic 0.418ns (46.381%)  route 0.483ns (53.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.420    -1.576    food/rng/value_reg[19]_0
    SLICE_X30Y76         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDPE (Prop_fdpe_C_Q)         0.418    -1.158 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.483    -0.675    food/rng_sync/D[15]
    SLICE_X30Y78         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.215ns (43.068%)  route 5.571ns (56.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.552     2.077    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDCE (Prop_fdce_C_Q)         0.419     2.496 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           1.005     3.500    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I2_O)        0.299     3.799 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.566     8.366    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.862 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    11.862    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 4.476ns (50.457%)  route 4.395ns (49.543%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.419     2.477 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.812     3.288    graphics/hd/Q[2]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.325     3.613 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.583     7.196    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.732    10.928 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.928    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 4.331ns (49.327%)  route 4.449ns (50.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.845     3.358    graphics/hd/VGA_GREEN[3][0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.152     3.510 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.604     7.114    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    10.836 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.836    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 4.494ns (51.257%)  route 4.274ns (48.743%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.419     2.476 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.831     3.307    graphics/hd/VGA_GREEN[3][2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.322     3.629 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443     7.071    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.753    10.824 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.824    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.220ns (50.051%)  route 4.212ns (49.949%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.419     2.477 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.659     3.136    graphics/hd/Q[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I2_O)        0.299     3.435 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.553     6.987    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.490 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.490    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.313ns (51.476%)  route 4.066ns (48.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.452     2.965    graphics/hd/VGA_BLUE[2][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.150     3.115 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.614     6.729    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.436 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.436    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.332ns (52.252%)  route 3.958ns (47.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.701     3.214    graphics/hd/Q[0]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.150     3.364 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.258     6.622    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.726    10.348 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.348    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.099ns (50.180%)  route 4.069ns (49.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.682     3.195    graphics/hd/VGA_BLUE[2][2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.319 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.706    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.225 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.225    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.085ns (50.476%)  route 4.008ns (49.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.586     3.100    graphics/hd/VGA_GREEN[3][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.224 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.422     6.646    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.152 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.152    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.110ns (50.873%)  route 3.969ns (49.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.170    graphics/hd/VGA_GREEN[3][3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.294 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.313     6.607    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.138 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.138    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.383ns (53.166%)  route 1.218ns (46.834%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.673    graphics/hd/VGA_BLUE[2][0]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.718 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.131     1.848    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.045 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.045    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.406ns (52.624%)  route 1.266ns (47.376%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.139     0.726    graphics/hd/Q[1]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.771 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.127     1.897    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.118 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.118    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.390ns (52.218%)  route 1.272ns (47.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X37Y61         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.097     0.694    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X36Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.175     1.915    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.119 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.119    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.406ns (51.434%)  route 1.327ns (48.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.216     0.802    graphics/hd/VGA_BLUE[2][2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.847 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.111     1.958    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.178 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.393ns (50.861%)  route 1.345ns (49.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.203     0.790    graphics/hd/VGA_GREEN[3][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.835 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.142     1.977    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.184 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.184    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.417ns (51.582%)  route 1.330ns (48.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.806    graphics/hd/VGA_GREEN[3][3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.851 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.111     1.962    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.193 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.193    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.458ns (51.657%)  route 1.364ns (48.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.140     0.726    graphics/hd/VGA_BLUE[2][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.046     0.772 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.224     1.995    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.266 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.266    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.470ns (51.932%)  route 1.360ns (48.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.271     0.857    graphics/hd/Q[0]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.042     0.899 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.090     1.989    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.287     3.275 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.275    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.430ns (50.313%)  route 1.412ns (49.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.128     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.222     0.796    graphics/hd/Q[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I2_O)        0.098     0.894 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.190     2.083    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.287 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.287    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.531ns (51.729%)  route 1.429ns (48.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.263     0.835    graphics/hd/VGA_GREEN[3][2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.100     0.935 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.166     2.101    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.303     3.404 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.404    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.215ns (43.068%)  route 5.571ns (56.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.552     2.077    graphics/sd/pixel_clock0
    SLICE_X43Y89         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDCE (Prop_fdce_C_Q)         0.419     2.496 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           1.005     3.500    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I2_O)        0.299     3.799 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.566     8.366    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.862 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    11.862    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 4.476ns (50.457%)  route 4.395ns (49.543%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.419     2.477 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.812     3.288    graphics/hd/Q[2]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.325     3.613 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.583     7.196    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.732    10.928 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.928    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 4.331ns (49.327%)  route 4.449ns (50.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.845     3.358    graphics/hd/VGA_GREEN[3][0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.152     3.510 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.604     7.114    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    10.836 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.836    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 4.494ns (51.257%)  route 4.274ns (48.743%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.419     2.476 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.831     3.307    graphics/hd/VGA_GREEN[3][2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.322     3.629 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443     7.071    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.753    10.824 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.824    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.220ns (50.051%)  route 4.212ns (49.949%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.419     2.477 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.659     3.136    graphics/hd/Q[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I2_O)        0.299     3.435 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.553     6.987    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.490 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.490    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.313ns (51.476%)  route 4.066ns (48.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.452     2.965    graphics/hd/VGA_BLUE[2][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.150     3.115 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.614     6.729    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.436 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.436    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.332ns (52.252%)  route 3.958ns (47.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.701     3.214    graphics/hd/Q[0]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.150     3.364 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.258     6.622    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.726    10.348 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.348    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.099ns (50.180%)  route 4.069ns (49.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.532     2.057    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     2.513 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.682     3.195    graphics/hd/VGA_BLUE[2][2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.319 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.706    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.225 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.225    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.085ns (50.476%)  route 4.008ns (49.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.586     3.100    graphics/hd/VGA_GREEN[3][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.224 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.422     6.646    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.152 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.152    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.110ns (50.873%)  route 3.969ns (49.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.236    -0.276    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.533     2.058    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.456     2.514 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.170    graphics/hd/VGA_GREEN[3][3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.294 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.313     6.607    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.138 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.138    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.383ns (53.166%)  route 1.218ns (46.834%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.673    graphics/hd/VGA_BLUE[2][0]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.718 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.131     1.848    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.045 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.045    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.406ns (52.624%)  route 1.266ns (47.376%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.139     0.726    graphics/hd/Q[1]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.771 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.127     1.897    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.118 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.118    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.390ns (52.218%)  route 1.272ns (47.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.456    graphics/sd/pixel_clock0
    SLICE_X37Y61         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141     0.597 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.097     0.694    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X36Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.175     1.915    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.119 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.119    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.406ns (51.434%)  route 1.327ns (48.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.216     0.802    graphics/hd/VGA_BLUE[2][2]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.847 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.111     1.958    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.178 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.393ns (50.861%)  route 1.345ns (49.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.203     0.790    graphics/hd/VGA_GREEN[3][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.835 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.142     1.977    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.184 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.184    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.417ns (51.582%)  route 1.330ns (48.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.806    graphics/hd/VGA_GREEN[3][3]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.851 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.111     1.962    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.193 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.193    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.458ns (51.657%)  route 1.364ns (48.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.140     0.726    graphics/hd/VGA_BLUE[2][1]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.046     0.772 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.224     1.995    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.266 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.266    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.470ns (51.932%)  route 1.360ns (48.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.271     0.857    graphics/hd/Q[0]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.042     0.899 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.090     1.989    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.287     3.275 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.275    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.430ns (50.313%)  route 1.412ns (49.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.548     0.445    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.128     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.222     0.796    graphics/hd/Q[3]
    SLICE_X32Y75         LUT3 (Prop_lut3_I2_O)        0.098     0.894 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.190     2.083    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.287 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.287    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.531ns (51.729%)  route 1.429ns (48.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.385    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.547     0.444    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.263     0.835    graphics/hd/VGA_GREEN[3][2]
    SLICE_X34Y75         LUT3 (Prop_lut3_I2_O)        0.100     0.935 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.166     2.101    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.303     3.404 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.404    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.084ns  (logic 1.580ns (17.395%)  route 7.504ns (82.605%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.758     9.084    snek/genblk1[70].part/hs/h_count[6]
    SLICE_X50Y110        FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.610    -1.385    snek/genblk1[70].part/hs/tile_clock
    SLICE_X50Y110        FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.580ns (17.476%)  route 7.462ns (82.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.716     9.042    snek/genblk1[76].part/hs/h_count[6]
    SLICE_X50Y111        FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    -1.386    snek/genblk1[76].part/hs/tile_clock
    SLICE_X50Y111        FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[78].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.580ns (17.476%)  route 7.462ns (82.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.716     9.042    snek/genblk1[78].part/hs/h_count[6]
    SLICE_X48Y112        FDRE                                         r  snek/genblk1[78].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.608    -1.387    snek/genblk1[78].part/hs/tile_clock
    SLICE_X48Y112        FDRE                                         r  snek/genblk1[78].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.040ns  (logic 1.580ns (17.480%)  route 7.460ns (82.520%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.714     9.040    snek/genblk1[71].part/hs/h_count[6]
    SLICE_X50Y112        FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.608    -1.387    snek/genblk1[71].part/hs/tile_clock
    SLICE_X50Y112        FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 snek/genblk1[32].rows_reg[32][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.011ns  (logic 1.672ns (18.556%)  route 7.339ns (81.444%))
  Logic Levels:           8  (FDCE=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE                         0.000     0.000 r  snek/genblk1[32].rows_reg[32][0]/C
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  snek/genblk1[32].rows_reg[32][0]/Q
                         net (fo=3, routed)           1.119     1.637    snek/genblk1[32].rows_reg_n_0_[32][0]
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.761 r  snek/found_hit_i_655/O
                         net (fo=1, routed)           0.000     1.761    snek/found_hit_i_655_n_0
    SLICE_X52Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     2.002 r  snek/found_hit_reg_i_405/O
                         net (fo=1, routed)           0.000     2.002    snek/found_hit_reg_i_405_n_0
    SLICE_X52Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     2.100 r  snek/found_hit_reg_i_192/O
                         net (fo=1, routed)           1.902     4.002    snek/found_hit_reg_i_192_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I0_O)        0.319     4.321 r  snek/i_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.375     5.695    snek/i_58/O_n
    SLICE_X23Y100        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  snek/i_17_LOPT_REMAP/O
                         net (fo=1, routed)           1.094     6.913    snek/i_17/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.037 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849     8.887    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124     9.011 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000     9.011    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    -1.575    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 1.580ns (17.671%)  route 7.362ns (82.329%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.616     8.942    snek/genblk1[83].part/hs/h_count[6]
    SLICE_X36Y114        FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[83].part/hs/tile_clock
    SLICE_X36Y114        FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.580ns (17.676%)  route 7.360ns (82.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.614     8.940    snek/genblk1[81].part/hs/h_count[6]
    SLICE_X37Y113        FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[81].part/hs/tile_clock
    SLICE_X37Y113        FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[86].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.580ns (17.681%)  route 7.357ns (82.319%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.612     8.937    snek/genblk1[86].part/hs/h_count[6]
    SLICE_X37Y114        FDRE                                         r  snek/genblk1[86].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[86].part/hs/tile_clock
    SLICE_X37Y114        FDRE                                         r  snek/genblk1[86].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[74].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.905ns  (logic 1.580ns (17.746%)  route 7.324ns (82.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.579     8.905    snek/genblk1[74].part/hs/h_count[6]
    SLICE_X48Y110        FDRE                                         r  snek/genblk1[74].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.610    -1.385    snek/genblk1[74].part/hs/tile_clock
    SLICE_X48Y110        FDRE                                         r  snek/genblk1[74].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.580ns (17.748%)  route 7.323ns (82.252%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.578     8.904    snek/genblk1[23].part/hs/h_count[6]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    -1.566    snek/genblk1[23].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.231ns (22.606%)  route 0.791ns (77.394%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.327     0.468    snek/head_col[7]
    SLICE_X37Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.513 r  snek/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.464     0.977    snek/i_4/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000     1.022    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.315ns (23.501%)  route 1.025ns (76.499%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.494     1.295    snek/nstate20_in
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.315ns (21.221%)  route 1.169ns (78.779%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.638     1.439    snek/nstate20_in
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.484 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.484    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.315ns (20.863%)  route 1.195ns (79.137%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.663     1.465    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.510 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.510    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.221ns (13.403%)  route 1.428ns (86.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.428     1.649    display/SW_IBUF[0]
    SLICE_X63Y16         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X63Y16         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.221ns (12.875%)  route 1.495ns (87.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.495     1.716    display/SW_IBUF[0]
    SLICE_X62Y17         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    display/tile_clock
    SLICE_X62Y17         FDCE                                         r  display/clock_divide_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.084ns  (logic 1.580ns (17.395%)  route 7.504ns (82.605%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.758     9.084    snek/genblk1[70].part/hs/h_count[6]
    SLICE_X50Y110        FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.610    -1.385    snek/genblk1[70].part/hs/tile_clock
    SLICE_X50Y110        FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.580ns (17.476%)  route 7.462ns (82.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.716     9.042    snek/genblk1[76].part/hs/h_count[6]
    SLICE_X50Y111        FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.609    -1.386    snek/genblk1[76].part/hs/tile_clock
    SLICE_X50Y111        FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[78].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.580ns (17.476%)  route 7.462ns (82.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.716     9.042    snek/genblk1[78].part/hs/h_count[6]
    SLICE_X48Y112        FDRE                                         r  snek/genblk1[78].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.608    -1.387    snek/genblk1[78].part/hs/tile_clock
    SLICE_X48Y112        FDRE                                         r  snek/genblk1[78].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.040ns  (logic 1.580ns (17.480%)  route 7.460ns (82.520%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.714     9.040    snek/genblk1[71].part/hs/h_count[6]
    SLICE_X50Y112        FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.608    -1.387    snek/genblk1[71].part/hs/tile_clock
    SLICE_X50Y112        FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 snek/genblk1[32].rows_reg[32][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.011ns  (logic 1.672ns (18.556%)  route 7.339ns (81.444%))
  Logic Levels:           8  (FDCE=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE                         0.000     0.000 r  snek/genblk1[32].rows_reg[32][0]/C
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  snek/genblk1[32].rows_reg[32][0]/Q
                         net (fo=3, routed)           1.119     1.637    snek/genblk1[32].rows_reg_n_0_[32][0]
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.761 r  snek/found_hit_i_655/O
                         net (fo=1, routed)           0.000     1.761    snek/found_hit_i_655_n_0
    SLICE_X52Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     2.002 r  snek/found_hit_reg_i_405/O
                         net (fo=1, routed)           0.000     2.002    snek/found_hit_reg_i_405_n_0
    SLICE_X52Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     2.100 r  snek/found_hit_reg_i_192/O
                         net (fo=1, routed)           1.902     4.002    snek/found_hit_reg_i_192_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I0_O)        0.319     4.321 r  snek/i_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.375     5.695    snek/i_58/O_n
    SLICE_X23Y100        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  snek/i_17_LOPT_REMAP/O
                         net (fo=1, routed)           1.094     6.913    snek/i_17/O_n
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.037 f  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.849     8.887    snek/i_12/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124     9.011 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000     9.011    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    -1.575    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 1.580ns (17.671%)  route 7.362ns (82.329%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.616     8.942    snek/genblk1[83].part/hs/h_count[6]
    SLICE_X36Y114        FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[83].part/hs/tile_clock
    SLICE_X36Y114        FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.580ns (17.676%)  route 7.360ns (82.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.614     8.940    snek/genblk1[81].part/hs/h_count[6]
    SLICE_X37Y113        FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[81].part/hs/tile_clock
    SLICE_X37Y113        FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[86].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.580ns (17.681%)  route 7.357ns (82.319%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.612     8.937    snek/genblk1[86].part/hs/h_count[6]
    SLICE_X37Y114        FDRE                                         r  snek/genblk1[86].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.603    -1.392    snek/genblk1[86].part/hs/tile_clock
    SLICE_X37Y114        FDRE                                         r  snek/genblk1[86].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[74].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.905ns  (logic 1.580ns (17.746%)  route 7.324ns (82.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.579     8.905    snek/genblk1[74].part/hs/h_count[6]
    SLICE_X48Y110        FDRE                                         r  snek/genblk1[74].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.610    -1.385    snek/genblk1[74].part/hs/tile_clock
    SLICE_X48Y110        FDRE                                         r  snek/genblk1[74].part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.580ns (17.748%)  route 7.323ns (82.252%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          5.746     7.202    graphics/hd/SW_IBUF[1]
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         1.578     8.904    snek/genblk1[23].part/hs/h_count[6]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.430    -1.566    snek/genblk1[23].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.231ns (22.606%)  route 0.791ns (77.394%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.327     0.468    snek/head_col[7]
    SLICE_X37Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.513 r  snek/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.464     0.977    snek/i_4/O_n
    SLICE_X38Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  snek/i_0_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.000     1.022    snek/found_hit_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.315ns (23.501%)  route 1.025ns (76.499%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.494     1.295    snek/nstate20_in
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/tile_clock
    SLICE_X39Y72         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.315ns (21.221%)  route 1.169ns (78.779%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.638     1.439    snek/nstate20_in
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.484 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.484    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/tile_clock
    SLICE_X36Y70         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.315ns (20.863%)  route 1.195ns (79.137%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  snek/length_reg[5]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[5]/Q
                         net (fo=87, routed)          0.531     0.672    snek/length[5]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  snek/FSM_onehot_nstate[2]_i_5/O
                         net (fo=1, routed)           0.000     0.717    snek/FSM_onehot_nstate[2]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.801 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.663     1.465    snek/nstate20_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.510 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.510    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/tile_clock
    SLICE_X36Y68         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.221ns (13.403%)  route 1.428ns (86.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.428     1.649    display/SW_IBUF[0]
    SLICE_X63Y16         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X63Y16         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.221ns (13.368%)  route 1.432ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.432     1.653    display/SW_IBUF[0]
    SLICE_X62Y16         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.859    -0.831    display/tile_clock
    SLICE_X62Y16         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (removal check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.221ns (12.875%)  route 1.495ns (87.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.495     1.716    display/SW_IBUF[0]
    SLICE_X62Y17         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    display/tile_clock
    SLICE_X62Y17         FDCE                                         r  display/clock_divide_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.499ns  (logic 2.840ns (22.721%)  route 9.659ns (77.279%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    12.499    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.606    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.481ns  (logic 2.840ns (22.755%)  route 9.641ns (77.245%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    12.481    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423     1.604    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.466ns  (logic 2.840ns (22.781%)  route 9.626ns (77.219%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    12.466    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.606    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.834ns  (logic 2.716ns (25.069%)  route 8.118ns (74.931%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613    10.834    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.762ns  (logic 2.716ns (25.238%)  route 8.046ns (74.762%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540    10.762    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422     1.603    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.746ns  (logic 2.716ns (25.275%)  route 8.030ns (74.725%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525    10.746    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 2.716ns (25.298%)  route 8.020ns (74.702%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515    10.736    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[3]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.221ns (12.982%)  route 1.481ns (87.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.481     1.702    graphics/hd/SW_IBUF[0]
    SLICE_X36Y61         FDCE                                         f  graphics/hd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.827     0.860    graphics/hd/pixel_clock01_out
    SLICE_X36Y61         FDCE                                         r  graphics/hd/v_sync_line_reg/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.540ns (26.762%)  route 1.478ns (73.238%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.018    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.540ns (26.419%)  route 1.504ns (73.581%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.044    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.540ns (26.289%)  route 1.514ns (73.711%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.054    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.266ns (12.698%)  route 1.829ns (87.302%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.829     2.049    graphics/hd/SW_IBUF[0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I1_O)        0.045     2.094 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     2.094    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.540ns (25.360%)  route 1.589ns (74.640%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.129    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.231ns (9.974%)  route 2.085ns (90.026%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.316    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.349ns  (logic 0.231ns (9.834%)  route 2.118ns (90.166%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.349    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.231ns (9.641%)  route 2.165ns (90.359%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.396    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/green_out_reg[0]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.403ns  (logic 0.221ns (9.195%)  route 2.182ns (90.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        2.182     2.403    graphics/hd/SW_IBUF[0]
    SLICE_X35Y78         FDCE                                         f  graphics/hd/green_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.499ns  (logic 2.840ns (22.721%)  route 9.659ns (77.279%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.829    12.499    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.606    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.481ns  (logic 2.840ns (22.755%)  route 9.641ns (77.245%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.810    12.481    graphics/hd/blue_out0[2]
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.423     1.604    graphics/hd/pixel_clock01_out
    SLICE_X34Y80         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.466ns  (logic 2.840ns (22.781%)  route 9.626ns (77.219%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.497    10.547    graphics/hd/blue_out_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.671 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.796    12.466    graphics/hd/blue_out0[2]
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.606    graphics/hd/pixel_clock01_out
    SLICE_X33Y81         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.834ns  (logic 2.716ns (25.069%)  route 8.118ns (74.931%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.613    10.834    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.762ns  (logic 2.716ns (25.238%)  route 8.046ns (74.762%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.540    10.762    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.422     1.603    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.746ns  (logic 2.716ns (25.275%)  route 8.030ns (74.725%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.525    10.746    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 2.716ns (25.298%)  route 8.020ns (74.702%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.776     8.892    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.329     9.221 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.515    10.736    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.417     1.598    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[3]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.453ns (14.630%)  route 8.478ns (85.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        8.478     9.931    graphics/hd/SW_IBUF[0]
    SLICE_X34Y91         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.776    -1.220    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.100    -1.120 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           1.210     0.090    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.181 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.433     1.614    graphics/hd/pixel_clock01_out
    SLICE_X34Y91         FDCE                                         r  graphics/hd/v_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.221ns (12.982%)  route 1.481ns (87.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.481     1.702    graphics/hd/SW_IBUF[0]
    SLICE_X36Y61         FDCE                                         f  graphics/hd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.827     0.860    graphics/hd/pixel_clock01_out
    SLICE_X36Y61         FDCE                                         r  graphics/hd/v_sync_line_reg/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.540ns (26.762%)  route 1.478ns (73.238%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.572     2.018    graphics/hd/green_out0[3]
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.540ns (26.419%)  route 1.504ns (73.581%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.599     2.044    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.540ns (26.289%)  route 1.514ns (73.711%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.609     2.054    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.266ns (12.698%)  route 1.829ns (87.302%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.829     2.049    graphics/hd/SW_IBUF[0]
    SLICE_X36Y72         LUT3 (Prop_lut3_I1_O)        0.045     2.094 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     2.094    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.816     0.849    graphics/hd/pixel_clock01_out
    SLICE_X36Y72         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.540ns (25.360%)  route 1.589ns (74.640%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.701     1.331    graphics/hd/exists
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.114     1.445 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.684     2.129    graphics/hd/green_out0[3]
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.812     0.845    graphics/hd/pixel_clock01_out
    SLICE_X34Y75         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.231ns (9.974%)  route 2.085ns (90.026%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.384     2.316    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.349ns  (logic 0.231ns (9.834%)  route 2.118ns (90.166%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.417     2.349    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.231ns (9.641%)  route 2.165ns (90.359%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.564     0.887    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.464     2.396    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.813     0.846    graphics/hd/pixel_clock01_out
    SLICE_X32Y75         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/green_out_reg[0]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.403ns  (logic 0.221ns (9.195%)  route 2.182ns (90.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        2.182     2.403    graphics/hd/SW_IBUF[0]
    SLICE_X35Y78         FDCE                                         f  graphics/hd/green_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.995    -0.694    graphics/vga_hd
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.056    -0.638 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.641     0.003    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.032 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.817     0.849    graphics/hd/pixel_clock01_out
    SLICE_X35Y78         FDCE                                         r  graphics/hd/green_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.726ns  (logic 2.866ns (22.520%)  route 9.860ns (77.480%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    12.726    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.499ns  (logic 2.716ns (21.730%)  route 9.783ns (78.270%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758    12.499    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.360ns  (logic 2.716ns (21.973%)  route 9.644ns (78.027%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620    12.360    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.317ns  (logic 2.866ns (23.268%)  route 9.451ns (76.732%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376    12.317    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.278ns  (logic 2.866ns (23.342%)  route 9.412ns (76.658%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337    12.278    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.783ns  (logic 2.716ns (23.051%)  route 9.067ns (76.949%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042    11.783    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.697ns  (logic 2.716ns (23.219%)  route 8.981ns (76.781%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956    11.697    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.580ns (15.944%)  route 8.331ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     9.911    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.580ns (15.944%)  route 8.331ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     9.911    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 1.580ns (16.201%)  route 8.173ns (83.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     9.754    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.221ns (13.016%)  route 1.477ns (86.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.477     1.698    graphics/sd/SW_IBUF[0]
    SLICE_X37Y61         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X37Y61         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.266ns (15.655%)  route 1.433ns (84.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.433     1.654    graphics/sd/SW_IBUF[0]
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.699 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.699    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.231ns (10.986%)  route 1.872ns (89.014%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.103    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.231ns (10.986%)  route 1.872ns (89.014%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.103    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.231ns (10.549%)  route 1.959ns (89.451%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.190    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.231ns (10.549%)  route 1.959ns (89.451%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.190    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.394ns  (logic 0.277ns (11.572%)  route 2.117ns (88.428%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.091     0.232    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.277 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.690     0.967    food/part/hs/red_out_reg[2]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.278    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.324 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.394    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.400ns  (logic 0.277ns (11.543%)  route 2.123ns (88.457%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.091     0.232    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.277 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.690     0.967    food/part/hs/red_out_reg[2]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.278    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.324 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.400    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.467ns  (logic 0.540ns (21.886%)  route 1.927ns (78.114%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.543    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.657 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.467    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.512ns  (logic 0.540ns (21.497%)  route 1.972ns (78.503%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.543    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.657 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.512    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.726ns  (logic 2.866ns (22.520%)  route 9.860ns (77.480%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.785    12.726    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.499ns  (logic 2.716ns (21.730%)  route 9.783ns (78.270%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.758    12.499    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.360ns  (logic 2.716ns (21.973%)  route 9.644ns (78.027%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.620    12.360    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.317ns  (logic 2.866ns (23.268%)  route 9.451ns (76.732%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.376    12.317    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.278ns  (logic 2.866ns (23.342%)  route 9.412ns (76.658%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.605     8.721    food/part/hs/exists
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.329     9.050 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.742     9.791    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.150     9.941 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.337    12.278    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.783ns  (logic 2.716ns (23.051%)  route 9.067ns (76.949%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.042    11.783    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[23].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.697ns  (logic 2.716ns (23.219%)  route 8.981ns (76.781%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE                         0.000     0.000 r  snek/genblk1[23].part/cur_col_reg[0]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[23].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           1.213     1.691    snek/genblk1[23].part/hs/Q[0]
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.295     1.986 f  snek/genblk1[23].part/hs/green_out[3]_i_621/O
                         net (fo=1, routed)           0.804     2.790    snek/genblk1[23].part/hs/green_out[3]_i_621_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.914 f  snek/genblk1[23].part/hs/green_out[3]_i_521/O
                         net (fo=1, routed)           1.611     4.525    snek/genblk1[22].part/vs/h_match
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.649 r  snek/genblk1[22].part/vs/green_out[3]_i_430/O
                         net (fo=1, routed)           1.100     5.749    snek/genblk1[21].part/vs/green_out_reg[3]_i_264
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  snek/genblk1[21].part/vs/green_out[3]_i_346/O
                         net (fo=1, routed)           0.000     5.873    snek/genblk1[21].part_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.274 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     6.274    snek/green_out_reg[3]_i_264_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.388    snek/green_out_reg[3]_i_183_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.502    snek/green_out_reg[3]_i_102_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.616    snek/green_out_reg[3]_i_45_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.730    snek/green_out_reg[3]_i_16_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.845    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.959    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.116 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           2.296     9.412    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.329     9.741 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.956    11.697    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.417     1.119    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.580ns (15.944%)  route 8.331ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     9.911    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.580ns (15.944%)  route 8.331ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.812     9.911    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 1.580ns (16.201%)  route 8.173ns (83.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=61, routed)          4.519     5.975    food/part/hs/SW_IBUF[0]
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.655     9.754    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.985    -1.010    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.418     1.120    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.221ns (13.016%)  route 1.477ns (86.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.477     1.698    graphics/sd/SW_IBUF[0]
    SLICE_X37Y61         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.827     0.575    graphics/sd/pixel_clock0
    SLICE_X37Y61         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.266ns (15.655%)  route 1.433ns (84.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3623, routed)        1.433     1.654    graphics/sd/SW_IBUF[0]
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.699 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.699    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.578    graphics/sd/pixel_clock0
    SLICE_X36Y50         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.231ns (10.986%)  route 1.872ns (89.014%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.103    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.231ns (10.986%)  route 1.872ns (89.014%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.404     2.103    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.231ns (10.549%)  route 1.959ns (89.451%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.190    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.231ns (10.549%)  route 1.959ns (89.451%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.323 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.331     0.654    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.491     2.190    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.394ns  (logic 0.277ns (11.572%)  route 2.117ns (88.428%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.091     0.232    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.277 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.690     0.967    food/part/hs/red_out_reg[2]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.278    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.324 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.070     2.394    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.400ns  (logic 0.277ns (11.543%)  route 2.123ns (88.457%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.091     0.232    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.277 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.690     0.967    food/part/hs/red_out_reg[2]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.266     1.278    graphics/sd/blue_out_reg[0]_0
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.046     1.324 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.076     2.400    graphics/sd/blue_out0[2]
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.467ns  (logic 0.540ns (21.886%)  route 1.927ns (78.114%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.543    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.657 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.810     2.467    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.812     0.560    graphics/sd/pixel_clock0
    SLICE_X35Y75         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[78].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.512ns  (logic 0.540ns (21.497%)  route 1.972ns (78.503%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  snek/genblk1[78].part/show_snake_reg/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[78].part/show_snake_reg/Q
                         net (fo=1, routed)           0.203     0.331    snek/genblk1[78].part/vs/show_snake
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.099     0.430 r  snek/genblk1[78].part/vs/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     0.430    snek/genblk1[78].part_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.545 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001     0.546    snek/green_out_reg[3]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.585 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.585    snek/green_out_reg[3]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.630 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.913     1.543    graphics/sd/exists
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.114     1.657 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.855     2.512    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.574    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.813     0.561    graphics/sd/pixel_clock0
    SLICE_X33Y75         FDCE                                         r  graphics/sd/green_out_reg[1]/C





