timeout 900 ./Ultimate.py --spec termination.prp --file Incorrect_Initialization_1_NT.c --architecture 64bit
 
 
-------------------------------------------------------------------------------------------------------
 
 
testfile: Incorrect_Initialization_1_NT.c
Checking for termination
Using default analysis
Version 839c364b
Calling Ultimate with: /usr/bin/java -Dosgi.configuration.area=/home/ubuntu/tool/uautomizer/UAutomizer-linux/data/config -Xmx15G -Xms4m -jar /home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/org.eclipse.equinox.launcher_1.5.800.v20200727-1323.jar -data @noDefault -ultimatedata /home/ubuntu/tool/uautomizer/UAutomizer-linux/data -tc /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/AutomizerTermination.xml -i /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_NT.c -s /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf --cacsl2boogietranslator.entry.function main --witnessprinter.witness.directory /home/ubuntu/tool/uautomizer/UAutomizer-linux --witnessprinter.witness.filename witness.graphml --witnessprinter.write.witness.besides.input.file false --witnessprinter.graph.data.specification CHECK( init(main()), LTL(F end) )

 --witnessprinter.graph.data.producer Automizer --witnessprinter.graph.data.architecture 64bit --witnessprinter.graph.data.programhash 2475c1f6525bf4154f4ec97afed37237fa954e05032996b5cf7e2d6203e1dba9
--- Real Ultimate output ---
This is Ultimate 0.2.2-hotfix-svcomp22-839c364
[2022-05-11 16:24:04,348 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2022-05-11 16:24:04,349 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2022-05-11 16:24:04,367 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2022-05-11 16:24:04,367 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2022-05-11 16:24:04,368 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2022-05-11 16:24:04,369 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2022-05-11 16:24:04,370 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2022-05-11 16:24:04,371 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2022-05-11 16:24:04,372 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2022-05-11 16:24:04,372 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2022-05-11 16:24:04,373 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2022-05-11 16:24:04,373 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2022-05-11 16:24:04,374 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2022-05-11 16:24:04,375 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2022-05-11 16:24:04,375 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2022-05-11 16:24:04,376 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2022-05-11 16:24:04,376 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2022-05-11 16:24:04,377 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2022-05-11 16:24:04,378 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2022-05-11 16:24:04,379 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2022-05-11 16:24:04,380 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2022-05-11 16:24:04,381 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2022-05-11 16:24:04,381 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2022-05-11 16:24:04,383 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2022-05-11 16:24:04,383 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2022-05-11 16:24:04,383 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2022-05-11 16:24:04,384 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2022-05-11 16:24:04,384 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2022-05-11 16:24:04,385 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2022-05-11 16:24:04,385 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2022-05-11 16:24:04,385 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2022-05-11 16:24:04,385 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2022-05-11 16:24:04,386 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2022-05-11 16:24:04,386 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2022-05-11 16:24:04,387 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2022-05-11 16:24:04,387 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2022-05-11 16:24:04,387 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2022-05-11 16:24:04,387 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2022-05-11 16:24:04,388 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2022-05-11 16:24:04,388 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2022-05-11 16:24:04,389 INFO  L101        SettingsManager]: Beginning loading settings from /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf
[2022-05-11 16:24:04,403 INFO  L113        SettingsManager]: Loading preferences was successful
[2022-05-11 16:24:04,403 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2022-05-11 16:24:04,403 INFO  L136        SettingsManager]: Preferences of UltimateCore differ from their defaults:
[2022-05-11 16:24:04,403 INFO  L138        SettingsManager]:  * Log level for class=de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=ERROR;
[2022-05-11 16:24:04,404 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2022-05-11 16:24:04,404 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2022-05-11 16:24:04,404 INFO  L138        SettingsManager]:  * Use SBE=true
[2022-05-11 16:24:04,404 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2022-05-11 16:24:04,404 INFO  L138        SettingsManager]:  * NCSB implementation=INTSET_LAZY3
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Use external solver (rank synthesis)=false
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Use only trivial implications for array writes=true
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Rank analysis=LINEAR_WITH_GUESSES
[2022-05-11 16:24:04,405 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2022-05-11 16:24:04,405 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * Assume nondeterminstic values are in range=false
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2022-05-11 16:24:04,406 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2022-05-11 16:24:04,406 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2022-05-11 16:24:04,407 INFO  L138        SettingsManager]:  * Size of a code block=SequenceOfStatements
[2022-05-11 16:24:04,407 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2022-05-11 16:24:04,407 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2022-05-11 16:24:04,407 INFO  L138        SettingsManager]:  * Trace refinement exception blacklist=NONE
[2022-05-11 16:24:04,408 INFO  L136        SettingsManager]: Preferences of IcfgTransformer differ from their defaults:
[2022-05-11 16:24:04,408 INFO  L138        SettingsManager]:  * TransformationType=MODULO_NEIGHBOR
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Entry function -> main
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness directory -> /home/ubuntu/tool/uautomizer/UAutomizer-linux
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness filename -> witness.graphml
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Write witness besides input file -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data specification -> CHECK( init(main()), LTL(F end) )


Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data producer -> Automizer
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data architecture -> 64bit
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data programhash -> 2475c1f6525bf4154f4ec97afed37237fa954e05032996b5cf7e2d6203e1dba9
[2022-05-11 16:24:04,588 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2022-05-11 16:24:04,603 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2022-05-11 16:24:04,605 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2022-05-11 16:24:04,605 INFO  L271        PluginConnector]: Initializing CDTParser...
[2022-05-11 16:24:04,606 INFO  L275        PluginConnector]: CDTParser initialized
[2022-05-11 16:24:04,607 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_NT.c
[2022-05-11 16:24:04,646 INFO  L220              CDTParser]: Created temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/1f33631f5/ce2e6cdadbbd4f379cef70d8bc4d28ec/FLAG1935a3267
[2022-05-11 16:24:04,964 INFO  L306              CDTParser]: Found 1 translation units.
[2022-05-11 16:24:04,964 INFO  L160              CDTParser]: Scanning /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_NT.c
[2022-05-11 16:24:04,969 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/1f33631f5/ce2e6cdadbbd4f379cef70d8bc4d28ec/FLAG1935a3267
[2022-05-11 16:24:04,977 INFO  L357              CDTParser]: Successfully deleted /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/1f33631f5/ce2e6cdadbbd4f379cef70d8bc4d28ec
[2022-05-11 16:24:04,979 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2022-05-11 16:24:04,980 INFO  L131        ToolchainWalker]: Walking toolchain with 6 elements.
[2022-05-11 16:24:04,981 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2022-05-11 16:24:04,981 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2022-05-11 16:24:04,984 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2022-05-11 16:24:04,984 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 04:24:04" (1/1) ...
[2022-05-11 16:24:04,985 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@4b64b0b5 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:04, skipping insertion in model container
[2022-05-11 16:24:04,985 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 04:24:04" (1/1) ...
[2022-05-11 16:24:04,989 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2022-05-11 16:24:04,995 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2022-05-11 16:24:05,086 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 16:24:05,091 INFO  L203         MainTranslator]: Completed pre-run
[2022-05-11 16:24:05,100 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 16:24:05,111 INFO  L208         MainTranslator]: Completed translation
[2022-05-11 16:24:05,111 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05 WrapperNode
[2022-05-11 16:24:05,111 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2022-05-11 16:24:05,112 INFO  L113        PluginConnector]: ------------------------Boogie Procedure Inliner----------------------------
[2022-05-11 16:24:05,112 INFO  L271        PluginConnector]: Initializing Boogie Procedure Inliner...
[2022-05-11 16:24:05,112 INFO  L275        PluginConnector]: Boogie Procedure Inliner initialized
[2022-05-11 16:24:05,127 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,133 INFO  L185        PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,146 INFO  L137                Inliner]: procedures = 10, calls = 16, calls flagged for inlining = 3, calls inlined = 3, statements flattened = 75
[2022-05-11 16:24:05,146 INFO  L132        PluginConnector]: ------------------------ END Boogie Procedure Inliner----------------------------
[2022-05-11 16:24:05,147 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2022-05-11 16:24:05,147 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2022-05-11 16:24:05,147 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2022-05-11 16:24:05,153 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,153 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,155 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,155 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,159 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,162 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,163 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,164 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2022-05-11 16:24:05,165 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2022-05-11 16:24:05,165 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2022-05-11 16:24:05,165 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2022-05-11 16:24:05,166 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (1/1) ...
[2022-05-11 16:24:05,170 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:05,180 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:05,188 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:05,190 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (1)] Waiting until timeout for monitored process
[2022-05-11 16:24:05,213 INFO  L130     BoogieDeclarations]: Found specification of procedure write~int
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure #Ultimate.allocInit
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2022-05-11 16:24:05,214 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure read~int
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure write~init~int
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure #Ultimate.allocOnStack
[2022-05-11 16:24:05,214 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc
[2022-05-11 16:24:05,266 INFO  L236             CfgBuilder]: Building ICFG
[2022-05-11 16:24:05,267 INFO  L262             CfgBuilder]: Building CFG for each procedure with an implementation
[2022-05-11 16:24:05,354 INFO  L277             CfgBuilder]: Performing block encoding
[2022-05-11 16:24:05,358 INFO  L296             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2022-05-11 16:24:05,358 INFO  L301             CfgBuilder]: Removed 4 assume(true) statements.
[2022-05-11 16:24:05,359 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 04:24:05 BoogieIcfgContainer
[2022-05-11 16:24:05,359 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2022-05-11 16:24:05,360 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2022-05-11 16:24:05,360 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2022-05-11 16:24:05,361 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2022-05-11 16:24:05,362 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:24:05,362 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 11.05 04:24:04" (1/3) ...
[2022-05-11 16:24:05,362 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@62468e11 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 04:24:05, skipping insertion in model container
[2022-05-11 16:24:05,363 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:24:05,363 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:24:05" (2/3) ...
[2022-05-11 16:24:05,363 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@62468e11 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 04:24:05, skipping insertion in model container
[2022-05-11 16:24:05,363 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:24:05,363 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 04:24:05" (3/3) ...
[2022-05-11 16:24:05,364 INFO  L388   chiAutomizerObserver]: Analyzing ICFG Incorrect_Initialization_1_NT.c
[2022-05-11 16:24:05,392 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2022-05-11 16:24:05,392 INFO  L360         BuchiCegarLoop]: Hoare is false
[2022-05-11 16:24:05,392 INFO  L361         BuchiCegarLoop]: Compute interpolants for ForwardPredicates
[2022-05-11 16:24:05,392 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2022-05-11 16:24:05,392 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2022-05-11 16:24:05,393 INFO  L364         BuchiCegarLoop]: Difference is false
[2022-05-11 16:24:05,393 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2022-05-11 16:24:05,393 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2022-05-11 16:24:05,402 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 19 states, 18 states have (on average 1.5) internal successors, (27), 18 states have internal predecessors, (27), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:05,412 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2022-05-11 16:24:05,413 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:05,413 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:05,416 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 16:24:05,416 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 16:24:05,416 INFO  L425         BuchiCegarLoop]: ======== Iteration 1============
[2022-05-11 16:24:05,417 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 19 states, 18 states have (on average 1.5) internal successors, (27), 18 states have internal predecessors, (27), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:05,418 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2022-05-11 16:24:05,418 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:05,418 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:05,418 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 16:24:05,418 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 16:24:05,422 INFO  L791   eck$LassoCheckResult]: Stem: 4#ULTIMATE.startENTRYtrue assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 9#L-1true assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 10#L31-3true 
[2022-05-11 16:24:05,422 INFO  L793   eck$LassoCheckResult]: Loop: 10#L31-3true assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 18#L31-2true main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 10#L31-3true 
[2022-05-11 16:24:05,426 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:05,426 INFO  L85        PathProgramCache]: Analyzing trace with hash 963, now seen corresponding path program 1 times
[2022-05-11 16:24:05,432 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:05,433 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [673569672]
[2022-05-11 16:24:05,433 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:05,433 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:05,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,490 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:05,496 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,506 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:05,508 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:05,508 INFO  L85        PathProgramCache]: Analyzing trace with hash 1283, now seen corresponding path program 1 times
[2022-05-11 16:24:05,508 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:05,509 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [289109618]
[2022-05-11 16:24:05,509 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:05,509 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:05,514 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,515 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:05,519 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,520 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:05,521 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:05,521 INFO  L85        PathProgramCache]: Analyzing trace with hash 925765, now seen corresponding path program 1 times
[2022-05-11 16:24:05,521 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:05,521 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [976800774]
[2022-05-11 16:24:05,522 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:05,522 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:05,543 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,543 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:05,550 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:05,553 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:05,794 INFO  L210          LassoAnalysis]: Preferences:
[2022-05-11 16:24:05,795 INFO  L126   ssoRankerPreferences]: Compute integeral hull: false
[2022-05-11 16:24:05,795 INFO  L127   ssoRankerPreferences]: Enable LassoPartitioneer: true
[2022-05-11 16:24:05,795 INFO  L128   ssoRankerPreferences]: Term annotations enabled: false
[2022-05-11 16:24:05,795 INFO  L129   ssoRankerPreferences]: Use exernal solver: false
[2022-05-11 16:24:05,795 INFO  L130   ssoRankerPreferences]: SMT solver command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:05,795 INFO  L131   ssoRankerPreferences]: Dump SMT script to file: false
[2022-05-11 16:24:05,795 INFO  L132   ssoRankerPreferences]: Path of dumped script: 
[2022-05-11 16:24:05,795 INFO  L133   ssoRankerPreferences]: Filename of dumped script: Incorrect_Initialization_1_NT.c_Iteration1_Lasso
[2022-05-11 16:24:05,795 INFO  L134   ssoRankerPreferences]: MapElimAlgo: Frank
[2022-05-11 16:24:05,795 INFO  L276          LassoAnalysis]: Starting lasso preprocessing...
[2022-05-11 16:24:05,806 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,811 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,814 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,817 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,916 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,918 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,921 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,923 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,926 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:05,929 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:24:06,123 INFO  L294          LassoAnalysis]: Preprocessing complete.
[2022-05-11 16:24:06,126 INFO  L490          LassoAnalysis]: Using template 'affine'.
[2022-05-11 16:24:06,127 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,130 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,132 INFO  L229       MonitoredProcess]: Starting monitored process 2 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,138 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,139 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,144 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,144 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:24:06,145 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,145 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,145 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,146 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:24:06,146 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:24:06,148 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,151 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Forceful destruction successful, exit code 0
[2022-05-11 16:24:06,152 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,154 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,154 INFO  L229       MonitoredProcess]: Starting monitored process 3 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,155 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,156 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,160 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,160 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,160 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,161 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,163 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,163 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,166 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,168 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Forceful destruction successful, exit code 0
[2022-05-11 16:24:06,168 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,170 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,171 INFO  L229       MonitoredProcess]: Starting monitored process 4 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,172 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,172 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,177 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,177 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:24:06,177 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,177 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,177 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,177 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:24:06,178 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:24:06,178 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,180 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Ended with exit code 0
[2022-05-11 16:24:06,181 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,183 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,184 INFO  L229       MonitoredProcess]: Starting monitored process 5 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,184 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,185 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,189 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,189 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,190 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,190 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,192 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,192 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,195 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,197 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Forceful destruction successful, exit code 0
[2022-05-11 16:24:06,197 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,199 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,200 INFO  L229       MonitoredProcess]: Starting monitored process 6 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,201 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,201 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,206 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,206 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,206 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,206 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,208 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,208 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,211 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,213 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Forceful destruction successful, exit code 0
[2022-05-11 16:24:06,213 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,216 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,216 INFO  L229       MonitoredProcess]: Starting monitored process 7 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,217 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,218 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,222 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,222 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:24:06,222 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,222 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,222 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,223 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:24:06,223 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:24:06,224 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,226 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Forceful destruction successful, exit code 0
[2022-05-11 16:24:06,226 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,228 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,229 INFO  L229       MonitoredProcess]: Starting monitored process 8 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,229 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (8)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,230 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,234 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,235 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:24:06,235 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,235 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,235 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,235 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:24:06,235 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:24:06,237 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,239 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (8)] Ended with exit code 0
[2022-05-11 16:24:06,239 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,241 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,242 INFO  L229       MonitoredProcess]: Starting monitored process 9 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,243 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (9)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,244 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,248 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,248 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,248 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,248 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,251 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,251 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,253 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,256 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (9)] Ended with exit code 0
[2022-05-11 16:24:06,256 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,258 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,259 INFO  L229       MonitoredProcess]: Starting monitored process 10 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,262 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (10)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,263 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,267 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,267 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,267 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,268 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,270 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,270 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,272 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,274 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (10)] Ended with exit code 0
[2022-05-11 16:24:06,275 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,277 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,277 INFO  L229       MonitoredProcess]: Starting monitored process 11 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,278 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (11)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,279 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,283 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,283 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,283 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,283 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,285 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,286 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,288 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:24:06,290 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (11)] Ended with exit code 0
[2022-05-11 16:24:06,291 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,293 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,294 INFO  L229       MonitoredProcess]: Starting monitored process 12 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,294 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (12)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,295 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:24:06,299 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:24:06,300 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:24:06,300 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:24:06,300 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:24:06,304 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:24:06,304 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:24:06,309 INFO  L420   nArgumentSynthesizer]: Found a termination argument, trying to simplify.
[2022-05-11 16:24:06,328 INFO  L443   ModelExtractionUtils]: Simplification made 12 calls to the SMT solver.
[2022-05-11 16:24:06,329 INFO  L444   ModelExtractionUtils]: 1 out of 13 variables were initially zero. Simplification set additionally 9 variables to zero.
[2022-05-11 16:24:06,330 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:24:06,332 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,333 INFO  L229       MonitoredProcess]: Starting monitored process 13 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,334 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (13)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,338 INFO  L435   nArgumentSynthesizer]: Simplifying supporting invariants...
[2022-05-11 16:24:06,347 INFO  L438   nArgumentSynthesizer]: Removed 2 redundant supporting invariants from a total of 2.
[2022-05-11 16:24:06,347 INFO  L513          LassoAnalysis]: Proved termination.
[2022-05-11 16:24:06,347 INFO  L515          LassoAnalysis]: Termination argument consisting of:
Ranking function f(ULTIMATE.start_main_~i~0#1, v_rep(select #length ULTIMATE.start_main_~#buf~0#1.base)_1) = -2*ULTIMATE.start_main_~i~0#1 + 197*v_rep(select #length ULTIMATE.start_main_~#buf~0#1.base)_1
Supporting invariants []
[2022-05-11 16:24:06,350 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (12)] Ended with exit code 0
[2022-05-11 16:24:06,355 INFO  L297   tatePredicateManager]: 3 out of 3 supporting invariants were superfluous and have been removed
[2022-05-11 16:24:06,377 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,379 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (13)] Ended with exit code 0
[2022-05-11 16:24:06,390 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,391 INFO  L263         TraceCheckSpWp]: Trace formula consists of 31 conjuncts, 2 conjunts are in the unsatisfiable core
[2022-05-11 16:24:06,392 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:06,405 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,406 INFO  L263         TraceCheckSpWp]: Trace formula consists of 13 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 16:24:06,406 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:06,443 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,462 INFO  L152   lantAutomatonBouncer]: Defining deterministic Buchi interpolant automaton with honda bouncer for stem and without honda bouncer for loop.1 stem predicates 2 loop predicates 
[2022-05-11 16:24:06,463 INFO  L71    iDifferenceNCSBLazy3]: Start buchiDifferenceNCSBLazy3. First operand  has 19 states, 18 states have (on average 1.5) internal successors, (27), 18 states have internal predecessors, (27), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,508 INFO  L75    iDifferenceNCSBLazy3]: Finished buchiDifferenceNCSBLazy3. First operand  has 19 states, 18 states have (on average 1.5) internal successors, (27), 18 states have internal predecessors, (27), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0). Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Result 48 states and 70 transitions. Complement of second has 8 states.
[2022-05-11 16:24:06,509 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: Buchi interpolant automaton has 5 states 1 stem states 2 non-accepting loop states 1 accepting loop states 
[2022-05-11 16:24:06,512 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,512 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5 states to 5 states and 45 transitions.
[2022-05-11 16:24:06,513 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 45 transitions. Stem has 2 letters. Loop has 2 letters.
[2022-05-11 16:24:06,513 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:24:06,513 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 45 transitions. Stem has 4 letters. Loop has 2 letters.
[2022-05-11 16:24:06,513 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:24:06,513 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 45 transitions. Stem has 2 letters. Loop has 4 letters.
[2022-05-11 16:24:06,514 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:24:06,514 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 48 states and 70 transitions.
[2022-05-11 16:24:06,516 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 16:24:06,518 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 48 states to 16 states and 21 transitions.
[2022-05-11 16:24:06,518 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 13
[2022-05-11 16:24:06,519 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 16:24:06,519 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 16 states and 21 transitions.
[2022-05-11 16:24:06,519 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:06,519 INFO  L681         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 16:24:06,528 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 16 states and 21 transitions.
[2022-05-11 16:24:06,532 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 16 to 16.
[2022-05-11 16:24:06,532 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 16 states, 16 states have (on average 1.3125) internal successors, (21), 15 states have internal predecessors, (21), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,532 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 16 states to 16 states and 21 transitions.
[2022-05-11 16:24:06,533 INFO  L704         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 16:24:06,533 INFO  L587         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 16:24:06,533 INFO  L425         BuchiCegarLoop]: ======== Iteration 2============
[2022-05-11 16:24:06,533 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 16 states and 21 transitions.
[2022-05-11 16:24:06,533 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 16:24:06,533 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:06,533 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:06,533 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1]
[2022-05-11 16:24:06,533 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:06,534 INFO  L791   eck$LassoCheckResult]: Stem: 122#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 123#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 128#L31-3 assume !(main_~i~0#1 < 99); 129#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 127#L35-3 
[2022-05-11 16:24:06,534 INFO  L793   eck$LassoCheckResult]: Loop: 127#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 132#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 124#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 125#L15-1 assume !(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1; 133#L15-4 strcspn_#res#1 := 0; 126#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 127#L35-3 
[2022-05-11 16:24:06,534 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,534 INFO  L85        PathProgramCache]: Analyzing trace with hash 925707, now seen corresponding path program 1 times
[2022-05-11 16:24:06,534 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,534 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1036330743]
[2022-05-11 16:24:06,534 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,535 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,540 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,563 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,563 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:06,563 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1036330743]
[2022-05-11 16:24:06,564 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1036330743] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:24:06,564 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:24:06,564 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2022-05-11 16:24:06,564 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1259957163]
[2022-05-11 16:24:06,565 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:24:06,566 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:06,566 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,566 INFO  L85        PathProgramCache]: Analyzing trace with hash 1513685483, now seen corresponding path program 1 times
[2022-05-11 16:24:06,566 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,566 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1297884446]
[2022-05-11 16:24:06,566 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,566 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,571 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,615 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,616 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:06,616 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1297884446]
[2022-05-11 16:24:06,616 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1297884446] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:24:06,616 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:24:06,616 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 16:24:06,616 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1306157017]
[2022-05-11 16:24:06,617 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:24:06,617 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 16:24:06,617 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:06,618 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2022-05-11 16:24:06,619 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2022-05-11 16:24:06,619 INFO  L87              Difference]: Start difference. First operand 16 states and 21 transitions. cyclomatic complexity: 7 Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,627 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:06,628 INFO  L93              Difference]: Finished difference Result 17 states and 21 transitions.
[2022-05-11 16:24:06,628 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2022-05-11 16:24:06,628 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 17 states and 21 transitions.
[2022-05-11 16:24:06,629 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 16:24:06,629 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 17 states to 17 states and 21 transitions.
[2022-05-11 16:24:06,629 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 14
[2022-05-11 16:24:06,629 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 16:24:06,629 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 17 states and 21 transitions.
[2022-05-11 16:24:06,630 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:06,630 INFO  L681         BuchiCegarLoop]: Abstraction has 17 states and 21 transitions.
[2022-05-11 16:24:06,630 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 17 states and 21 transitions.
[2022-05-11 16:24:06,630 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 17 to 16.
[2022-05-11 16:24:06,630 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 16 states, 16 states have (on average 1.25) internal successors, (20), 15 states have internal predecessors, (20), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,631 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 16 states to 16 states and 20 transitions.
[2022-05-11 16:24:06,631 INFO  L704         BuchiCegarLoop]: Abstraction has 16 states and 20 transitions.
[2022-05-11 16:24:06,631 INFO  L587         BuchiCegarLoop]: Abstraction has 16 states and 20 transitions.
[2022-05-11 16:24:06,631 INFO  L425         BuchiCegarLoop]: ======== Iteration 3============
[2022-05-11 16:24:06,631 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 16 states and 20 transitions.
[2022-05-11 16:24:06,632 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 16:24:06,632 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:06,632 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:06,632 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:06,632 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:06,632 INFO  L791   eck$LassoCheckResult]: Stem: 161#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 162#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 170#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 171#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 172#L31-3 assume !(main_~i~0#1 < 99); 173#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 169#L35-3 
[2022-05-11 16:24:06,632 INFO  L793   eck$LassoCheckResult]: Loop: 169#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 174#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 166#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 167#L15-1 assume !(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1; 175#L15-4 strcspn_#res#1 := 0; 168#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 169#L35-3 
[2022-05-11 16:24:06,633 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,633 INFO  L85        PathProgramCache]: Analyzing trace with hash 889660429, now seen corresponding path program 1 times
[2022-05-11 16:24:06,633 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,633 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1625195903]
[2022-05-11 16:24:06,633 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,633 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,659 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,660 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:06,660 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1625195903]
[2022-05-11 16:24:06,660 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1625195903] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:06,660 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [715552977]
[2022-05-11 16:24:06,660 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,660 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:06,662 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,663 INFO  L229       MonitoredProcess]: Starting monitored process 14 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,664 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (14)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,699 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,700 INFO  L263         TraceCheckSpWp]: Trace formula consists of 55 conjuncts, 3 conjunts are in the unsatisfiable core
[2022-05-11 16:24:06,700 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:06,721 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,721 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:06,749 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,749 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [715552977] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:06,749 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:06,749 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4] total 7
[2022-05-11 16:24:06,749 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [845599636]
[2022-05-11 16:24:06,750 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:06,750 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:06,750 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,750 INFO  L85        PathProgramCache]: Analyzing trace with hash 1513685483, now seen corresponding path program 2 times
[2022-05-11 16:24:06,750 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,750 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [532450843]
[2022-05-11 16:24:06,750 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,750 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,755 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,795 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,796 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:06,796 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [532450843]
[2022-05-11 16:24:06,796 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [532450843] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:24:06,796 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:24:06,796 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 16:24:06,796 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [883205583]
[2022-05-11 16:24:06,796 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:24:06,796 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 16:24:06,796 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:06,797 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2022-05-11 16:24:06,797 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2022-05-11 16:24:06,797 INFO  L87              Difference]: Start difference. First operand 16 states and 20 transitions. cyclomatic complexity: 6 Second operand  has 5 states, 5 states have (on average 1.2) internal successors, (6), 4 states have internal predecessors, (6), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,846 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:06,846 INFO  L93              Difference]: Finished difference Result 23 states and 29 transitions.
[2022-05-11 16:24:06,847 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. 
[2022-05-11 16:24:06,848 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 23 states and 29 transitions.
[2022-05-11 16:24:06,849 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 17
[2022-05-11 16:24:06,849 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 23 states to 23 states and 29 transitions.
[2022-05-11 16:24:06,849 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 21
[2022-05-11 16:24:06,849 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 21
[2022-05-11 16:24:06,849 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 23 states and 29 transitions.
[2022-05-11 16:24:06,849 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:06,849 INFO  L681         BuchiCegarLoop]: Abstraction has 23 states and 29 transitions.
[2022-05-11 16:24:06,850 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 23 states and 29 transitions.
[2022-05-11 16:24:06,850 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 23 to 18.
[2022-05-11 16:24:06,851 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 18 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 17 states have internal predecessors, (22), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:06,851 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 18 states to 18 states and 22 transitions.
[2022-05-11 16:24:06,851 INFO  L704         BuchiCegarLoop]: Abstraction has 18 states and 22 transitions.
[2022-05-11 16:24:06,851 INFO  L587         BuchiCegarLoop]: Abstraction has 18 states and 22 transitions.
[2022-05-11 16:24:06,851 INFO  L425         BuchiCegarLoop]: ======== Iteration 4============
[2022-05-11 16:24:06,851 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 18 states and 22 transitions.
[2022-05-11 16:24:06,851 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:06,851 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:06,851 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:06,852 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:06,852 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:06,852 INFO  L791   eck$LassoCheckResult]: Stem: 248#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 249#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 254#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 255#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 256#L31-3 assume !(main_~i~0#1 < 99); 257#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 253#L35-3 
[2022-05-11 16:24:06,852 INFO  L793   eck$LassoCheckResult]: Loop: 253#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 258#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 250#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 251#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 260#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 245#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 247#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 252#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 253#L35-3 
[2022-05-11 16:24:06,852 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,852 INFO  L85        PathProgramCache]: Analyzing trace with hash 889660429, now seen corresponding path program 2 times
[2022-05-11 16:24:06,852 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,853 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1348438436]
[2022-05-11 16:24:06,853 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,853 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,859 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,876 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,877 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:06,877 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1348438436]
[2022-05-11 16:24:06,877 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1348438436] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:06,877 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [90748339]
[2022-05-11 16:24:06,877 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST1
[2022-05-11 16:24:06,877 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:06,879 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:06,880 INFO  L229       MonitoredProcess]: Starting monitored process 15 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:06,880 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (15)] Waiting until timeout for monitored process
[2022-05-11 16:24:06,915 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s)
[2022-05-11 16:24:06,915 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:24:06,915 INFO  L263         TraceCheckSpWp]: Trace formula consists of 55 conjuncts, 3 conjunts are in the unsatisfiable core
[2022-05-11 16:24:06,916 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:06,934 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,934 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:06,958 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:06,958 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [90748339] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:06,958 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:06,959 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4] total 7
[2022-05-11 16:24:06,959 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [452267180]
[2022-05-11 16:24:06,959 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:06,959 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:06,959 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:06,959 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 1 times
[2022-05-11 16:24:06,959 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:06,959 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1102366128]
[2022-05-11 16:24:06,959 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:06,960 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:06,973 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:06,973 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:06,982 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:06,984 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:07,322 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:07,323 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants.
[2022-05-11 16:24:07,323 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=21, Unknown=0, NotChecked=0, Total=42
[2022-05-11 16:24:07,323 INFO  L87              Difference]: Start difference. First operand 18 states and 22 transitions. cyclomatic complexity: 6 Second operand  has 7 states, 7 states have (on average 1.8571428571428572) internal successors, (13), 7 states have internal predecessors, (13), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:07,341 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:07,341 INFO  L93              Difference]: Finished difference Result 24 states and 28 transitions.
[2022-05-11 16:24:07,341 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2022-05-11 16:24:07,342 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 24 states and 28 transitions.
[2022-05-11 16:24:07,342 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:07,343 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 24 states to 24 states and 28 transitions.
[2022-05-11 16:24:07,343 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:07,343 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:07,343 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 24 states and 28 transitions.
[2022-05-11 16:24:07,343 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:07,343 INFO  L681         BuchiCegarLoop]: Abstraction has 24 states and 28 transitions.
[2022-05-11 16:24:07,343 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 24 states and 28 transitions.
[2022-05-11 16:24:07,344 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 24 to 24.
[2022-05-11 16:24:07,344 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 24 states, 24 states have (on average 1.1666666666666667) internal successors, (28), 23 states have internal predecessors, (28), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:07,344 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 24 states to 24 states and 28 transitions.
[2022-05-11 16:24:07,344 INFO  L704         BuchiCegarLoop]: Abstraction has 24 states and 28 transitions.
[2022-05-11 16:24:07,344 INFO  L587         BuchiCegarLoop]: Abstraction has 24 states and 28 transitions.
[2022-05-11 16:24:07,345 INFO  L425         BuchiCegarLoop]: ======== Iteration 5============
[2022-05-11 16:24:07,345 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 24 states and 28 transitions.
[2022-05-11 16:24:07,345 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:07,345 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:07,345 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:07,345 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [4, 4, 1, 1, 1, 1]
[2022-05-11 16:24:07,345 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:07,346 INFO  L791   eck$LassoCheckResult]: Stem: 330#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 331#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 336#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 337#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 338#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 339#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 350#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 348#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 347#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 346#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 345#L31-3 assume !(main_~i~0#1 < 99); 344#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 335#L35-3 
[2022-05-11 16:24:07,346 INFO  L793   eck$LassoCheckResult]: Loop: 335#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 340#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 332#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 333#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 343#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 327#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 329#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 334#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 335#L35-3 
[2022-05-11 16:24:07,346 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:07,346 INFO  L85        PathProgramCache]: Analyzing trace with hash 833936659, now seen corresponding path program 3 times
[2022-05-11 16:24:07,346 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:07,346 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1851856739]
[2022-05-11 16:24:07,346 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:07,347 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:07,359 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:07,399 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:07,399 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:07,399 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1851856739]
[2022-05-11 16:24:07,399 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1851856739] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:07,399 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [375536887]
[2022-05-11 16:24:07,399 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2
[2022-05-11 16:24:07,399 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:07,401 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:07,402 INFO  L229       MonitoredProcess]: Starting monitored process 16 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:07,403 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (16)] Waiting until timeout for monitored process
[2022-05-11 16:24:07,444 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 5 check-sat command(s)
[2022-05-11 16:24:07,444 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:24:07,444 INFO  L263         TraceCheckSpWp]: Trace formula consists of 88 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 16:24:07,445 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:07,483 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:07,483 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:07,562 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:07,562 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [375536887] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:07,562 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:07,563 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7] total 13
[2022-05-11 16:24:07,563 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [285301009]
[2022-05-11 16:24:07,563 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:07,563 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:07,563 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:07,563 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 2 times
[2022-05-11 16:24:07,563 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:07,563 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [807300332]
[2022-05-11 16:24:07,563 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:07,564 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:07,572 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:07,572 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:07,578 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:07,580 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:07,921 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:07,921 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2022-05-11 16:24:07,922 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=78, Invalid=78, Unknown=0, NotChecked=0, Total=156
[2022-05-11 16:24:07,922 INFO  L87              Difference]: Start difference. First operand 24 states and 28 transitions. cyclomatic complexity: 6 Second operand  has 13 states, 13 states have (on average 1.9230769230769231) internal successors, (25), 13 states have internal predecessors, (25), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:07,958 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:07,958 INFO  L93              Difference]: Finished difference Result 36 states and 40 transitions.
[2022-05-11 16:24:07,959 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2022-05-11 16:24:07,959 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 36 states and 40 transitions.
[2022-05-11 16:24:07,960 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:07,961 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 36 states to 36 states and 40 transitions.
[2022-05-11 16:24:07,961 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:07,961 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:07,961 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 36 states and 40 transitions.
[2022-05-11 16:24:07,961 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:07,961 INFO  L681         BuchiCegarLoop]: Abstraction has 36 states and 40 transitions.
[2022-05-11 16:24:07,961 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 36 states and 40 transitions.
[2022-05-11 16:24:07,964 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 36 to 36.
[2022-05-11 16:24:07,965 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 36 states, 36 states have (on average 1.1111111111111112) internal successors, (40), 35 states have internal predecessors, (40), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:07,965 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 36 states to 36 states and 40 transitions.
[2022-05-11 16:24:07,965 INFO  L704         BuchiCegarLoop]: Abstraction has 36 states and 40 transitions.
[2022-05-11 16:24:07,965 INFO  L587         BuchiCegarLoop]: Abstraction has 36 states and 40 transitions.
[2022-05-11 16:24:07,965 INFO  L425         BuchiCegarLoop]: ======== Iteration 6============
[2022-05-11 16:24:07,965 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 36 states and 40 transitions.
[2022-05-11 16:24:07,966 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:07,966 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:07,966 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:07,966 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [10, 10, 1, 1, 1, 1]
[2022-05-11 16:24:07,966 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:07,966 INFO  L791   eck$LassoCheckResult]: Stem: 472#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 473#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 478#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 479#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 480#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 481#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 487#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 504#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 503#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 502#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 501#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 500#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 499#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 498#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 497#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 496#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 495#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 494#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 493#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 492#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 490#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 489#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 488#L31-3 assume !(main_~i~0#1 < 99); 486#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 477#L35-3 
[2022-05-11 16:24:07,966 INFO  L793   eck$LassoCheckResult]: Loop: 477#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 482#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 474#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 475#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 484#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 469#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 471#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 476#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 477#L35-3 
[2022-05-11 16:24:07,967 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:07,967 INFO  L85        PathProgramCache]: Analyzing trace with hash 2127272351, now seen corresponding path program 4 times
[2022-05-11 16:24:07,967 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:07,967 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1683728284]
[2022-05-11 16:24:07,967 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:07,967 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:07,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:08,092 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:08,092 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:08,092 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1683728284]
[2022-05-11 16:24:08,092 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1683728284] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:08,092 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2079837309]
[2022-05-11 16:24:08,093 INFO  L93    rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST
[2022-05-11 16:24:08,093 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:08,095 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:08,095 INFO  L229       MonitoredProcess]: Starting monitored process 17 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:08,096 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (17)] Waiting until timeout for monitored process
[2022-05-11 16:24:08,152 INFO  L228   tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s)
[2022-05-11 16:24:08,153 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:24:08,153 INFO  L263         TraceCheckSpWp]: Trace formula consists of 154 conjuncts, 12 conjunts are in the unsatisfiable core
[2022-05-11 16:24:08,154 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:08,223 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:08,223 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:08,488 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:08,489 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [2079837309] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:08,489 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:08,489 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13] total 25
[2022-05-11 16:24:08,489 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [852967065]
[2022-05-11 16:24:08,489 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:08,489 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:08,489 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:08,489 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 3 times
[2022-05-11 16:24:08,489 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:08,490 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1346138904]
[2022-05-11 16:24:08,490 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:08,490 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:08,496 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:08,496 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:08,501 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:08,503 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:08,843 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:08,844 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 25 interpolants.
[2022-05-11 16:24:08,844 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=300, Invalid=300, Unknown=0, NotChecked=0, Total=600
[2022-05-11 16:24:08,844 INFO  L87              Difference]: Start difference. First operand 36 states and 40 transitions. cyclomatic complexity: 6 Second operand  has 25 states, 25 states have (on average 1.96) internal successors, (49), 25 states have internal predecessors, (49), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:08,917 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:08,917 INFO  L93              Difference]: Finished difference Result 60 states and 64 transitions.
[2022-05-11 16:24:08,918 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. 
[2022-05-11 16:24:08,918 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 60 states and 64 transitions.
[2022-05-11 16:24:08,919 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:08,919 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 60 states to 60 states and 64 transitions.
[2022-05-11 16:24:08,919 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:08,919 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:08,919 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 60 states and 64 transitions.
[2022-05-11 16:24:08,920 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:08,920 INFO  L681         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 16:24:08,920 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 60 states and 64 transitions.
[2022-05-11 16:24:08,921 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 60 to 60.
[2022-05-11 16:24:08,922 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 60 states, 60 states have (on average 1.0666666666666667) internal successors, (64), 59 states have internal predecessors, (64), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:08,922 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 60 states to 60 states and 64 transitions.
[2022-05-11 16:24:08,922 INFO  L704         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 16:24:08,922 INFO  L587         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 16:24:08,922 INFO  L425         BuchiCegarLoop]: ======== Iteration 7============
[2022-05-11 16:24:08,922 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 60 states and 64 transitions.
[2022-05-11 16:24:08,923 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:08,923 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:08,923 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:08,923 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [22, 22, 1, 1, 1, 1]
[2022-05-11 16:24:08,923 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:08,924 INFO  L791   eck$LassoCheckResult]: Stem: 731#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 732#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 740#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 741#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 742#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 743#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 749#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 790#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 789#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 788#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 787#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 786#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 785#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 784#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 783#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 782#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 781#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 780#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 779#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 778#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 777#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 776#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 775#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 774#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 773#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 772#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 771#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 770#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 769#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 768#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 767#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 766#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 765#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 764#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 763#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 762#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 761#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 760#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 759#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 758#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 757#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 756#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 755#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 754#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 752#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 751#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 750#L31-3 assume !(main_~i~0#1 < 99); 748#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 739#L35-3 
[2022-05-11 16:24:08,924 INFO  L793   eck$LassoCheckResult]: Loop: 739#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 744#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 736#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 737#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 746#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 733#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 735#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 738#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 739#L35-3 
[2022-05-11 16:24:08,924 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:08,924 INFO  L85        PathProgramCache]: Analyzing trace with hash 828161207, now seen corresponding path program 5 times
[2022-05-11 16:24:08,924 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:08,924 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1414070970]
[2022-05-11 16:24:08,924 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:08,924 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:08,946 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:09,306 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:09,306 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:09,306 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1414070970]
[2022-05-11 16:24:09,306 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1414070970] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:09,306 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [351178966]
[2022-05-11 16:24:09,306 INFO  L93    rtionOrderModulation]: Changing assertion order to INSIDE_LOOP_FIRST1
[2022-05-11 16:24:09,306 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:09,308 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:09,309 INFO  L229       MonitoredProcess]: Starting monitored process 18 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:09,310 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (18)] Waiting until timeout for monitored process
[2022-05-11 16:24:09,590 INFO  L228   tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 23 check-sat command(s)
[2022-05-11 16:24:09,590 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:24:09,592 INFO  L263         TraceCheckSpWp]: Trace formula consists of 286 conjuncts, 24 conjunts are in the unsatisfiable core
[2022-05-11 16:24:09,594 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:09,728 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:09,729 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:10,668 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:10,668 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [351178966] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:10,669 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:10,669 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25, 25] total 49
[2022-05-11 16:24:10,669 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [847394422]
[2022-05-11 16:24:10,669 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:10,669 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:10,669 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:10,669 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 4 times
[2022-05-11 16:24:10,669 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:10,670 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [279171704]
[2022-05-11 16:24:10,670 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:10,670 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:10,675 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:10,675 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:10,679 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:10,681 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:11,016 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:11,016 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 49 interpolants.
[2022-05-11 16:24:11,017 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=1176, Invalid=1176, Unknown=0, NotChecked=0, Total=2352
[2022-05-11 16:24:11,017 INFO  L87              Difference]: Start difference. First operand 60 states and 64 transitions. cyclomatic complexity: 6 Second operand  has 49 states, 49 states have (on average 1.9795918367346939) internal successors, (97), 49 states have internal predecessors, (97), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:11,161 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:11,161 INFO  L93              Difference]: Finished difference Result 108 states and 112 transitions.
[2022-05-11 16:24:11,162 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 48 states. 
[2022-05-11 16:24:11,162 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 108 states and 112 transitions.
[2022-05-11 16:24:11,163 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:11,164 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 108 states to 108 states and 112 transitions.
[2022-05-11 16:24:11,164 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:11,164 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:11,164 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 108 states and 112 transitions.
[2022-05-11 16:24:11,165 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:11,165 INFO  L681         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 16:24:11,165 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 108 states and 112 transitions.
[2022-05-11 16:24:11,168 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 108 to 108.
[2022-05-11 16:24:11,168 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 108 states, 108 states have (on average 1.037037037037037) internal successors, (112), 107 states have internal predecessors, (112), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:11,168 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 108 states to 108 states and 112 transitions.
[2022-05-11 16:24:11,168 INFO  L704         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 16:24:11,168 INFO  L587         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 16:24:11,168 INFO  L425         BuchiCegarLoop]: ======== Iteration 8============
[2022-05-11 16:24:11,168 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 108 states and 112 transitions.
[2022-05-11 16:24:11,169 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:11,169 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:11,169 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:11,171 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [46, 46, 1, 1, 1, 1]
[2022-05-11 16:24:11,171 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:11,171 INFO  L791   eck$LassoCheckResult]: Stem: 1233#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 1234#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 1242#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1243#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1244#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1245#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1251#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1340#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1339#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1338#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1337#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1336#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1335#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1334#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1333#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1332#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1331#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1330#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1329#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1328#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1327#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1326#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1325#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1324#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1323#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1322#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1321#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1320#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1319#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1318#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1317#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1316#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1315#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1314#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1313#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1312#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1311#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1310#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1309#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1308#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1307#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1306#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1305#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1304#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1303#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1302#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1301#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1300#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1299#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1298#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1297#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1296#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1295#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1294#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1293#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1292#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1291#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1290#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1289#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1288#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1287#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1286#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1285#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1284#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1283#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1282#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1281#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1280#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1279#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1278#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1277#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1276#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1275#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1274#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1273#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1272#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1271#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1270#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1269#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1268#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1267#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1266#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1265#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1264#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1263#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1262#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1261#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1260#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1259#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1258#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1257#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1256#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1254#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1253#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1252#L31-3 assume !(main_~i~0#1 < 99); 1250#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 1241#L35-3 
[2022-05-11 16:24:11,171 INFO  L793   eck$LassoCheckResult]: Loop: 1241#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 1246#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 1238#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 1239#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 1248#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 1235#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 1237#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 1240#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 1241#L35-3 
[2022-05-11 16:24:11,172 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:11,172 INFO  L85        PathProgramCache]: Analyzing trace with hash 830581479, now seen corresponding path program 6 times
[2022-05-11 16:24:11,172 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:11,172 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [151811165]
[2022-05-11 16:24:11,172 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:11,172 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:11,215 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:12,487 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:12,488 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:12,488 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [151811165]
[2022-05-11 16:24:12,488 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [151811165] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:12,488 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [783808700]
[2022-05-11 16:24:12,488 INFO  L93    rtionOrderModulation]: Changing assertion order to MIX_INSIDE_OUTSIDE
[2022-05-11 16:24:12,488 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:12,490 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:12,514 INFO  L229       MonitoredProcess]: Starting monitored process 19 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:12,515 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (19)] Waiting until timeout for monitored process
[2022-05-11 16:24:45,452 INFO  L228   tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 47 check-sat command(s)
[2022-05-11 16:24:45,452 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:24:45,482 INFO  L263         TraceCheckSpWp]: Trace formula consists of 550 conjuncts, 48 conjunts are in the unsatisfiable core
[2022-05-11 16:24:45,484 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:45,741 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:45,742 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:49,212 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:49,212 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [783808700] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:49,212 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:49,212 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [49, 49, 49] total 97
[2022-05-11 16:24:49,212 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [694407882]
[2022-05-11 16:24:49,212 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:49,213 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:49,213 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:49,213 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 5 times
[2022-05-11 16:24:49,213 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:49,213 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1483166917]
[2022-05-11 16:24:49,213 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:49,213 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:49,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:49,218 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:49,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:49,223 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:49,561 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:49,562 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 97 interpolants.
[2022-05-11 16:24:49,564 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=4656, Invalid=4656, Unknown=0, NotChecked=0, Total=9312
[2022-05-11 16:24:49,564 INFO  L87              Difference]: Start difference. First operand 108 states and 112 transitions. cyclomatic complexity: 6 Second operand  has 97 states, 97 states have (on average 1.9896907216494846) internal successors, (193), 97 states have internal predecessors, (193), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:49,867 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:49,867 INFO  L93              Difference]: Finished difference Result 204 states and 208 transitions.
[2022-05-11 16:24:49,868 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 96 states. 
[2022-05-11 16:24:49,868 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 204 states and 208 transitions.
[2022-05-11 16:24:49,869 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:49,870 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 204 states to 204 states and 208 transitions.
[2022-05-11 16:24:49,870 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:49,870 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:49,871 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 204 states and 208 transitions.
[2022-05-11 16:24:49,871 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:49,871 INFO  L681         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 16:24:49,871 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 204 states and 208 transitions.
[2022-05-11 16:24:49,875 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 204 to 204.
[2022-05-11 16:24:49,875 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 204 states, 204 states have (on average 1.0196078431372548) internal successors, (208), 203 states have internal predecessors, (208), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:49,877 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 204 states to 204 states and 208 transitions.
[2022-05-11 16:24:49,877 INFO  L704         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 16:24:49,877 INFO  L587         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 16:24:49,877 INFO  L425         BuchiCegarLoop]: ======== Iteration 9============
[2022-05-11 16:24:49,877 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 204 states and 208 transitions.
[2022-05-11 16:24:49,878 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:49,878 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:49,878 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:49,881 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [94, 94, 1, 1, 1, 1]
[2022-05-11 16:24:49,881 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:49,881 INFO  L791   eck$LassoCheckResult]: Stem: 2218#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 2219#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 2224#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2225#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2226#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2227#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2233#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2418#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2417#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2416#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2415#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2414#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2413#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2412#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2411#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2410#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2409#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2408#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2407#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2406#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2405#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2404#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2403#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2402#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2401#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2400#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2399#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2398#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2397#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2396#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2395#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2394#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2393#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2392#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2391#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2390#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2389#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2388#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2387#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2386#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2385#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2384#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2383#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2382#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2381#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2380#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2379#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2378#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2377#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2376#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2375#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2374#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2373#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2372#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2371#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2370#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2369#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2368#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2367#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2366#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2365#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2364#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2363#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2362#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2361#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2360#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2359#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2358#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2357#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2356#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2355#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2354#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2353#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2352#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2351#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2350#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2349#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2348#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2347#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2346#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2345#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2344#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2343#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2342#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2341#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2340#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2339#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2338#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2337#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2336#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2335#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2334#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2333#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2332#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2331#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2330#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2329#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2328#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2327#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2326#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2325#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2324#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2323#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2322#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2321#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2320#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2319#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2318#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2317#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2316#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2315#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2314#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2313#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2312#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2311#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2310#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2309#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2308#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2307#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2306#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2305#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2304#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2303#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2302#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2301#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2300#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2299#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2298#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2297#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2296#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2295#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2294#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2293#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2292#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2291#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2290#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2289#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2288#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2287#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2286#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2285#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2284#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2283#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2282#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2281#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2280#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2279#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2278#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2277#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2276#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2275#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2274#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2273#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2272#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2271#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2270#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2269#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2268#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2267#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2266#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2265#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2264#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2263#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2262#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2261#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2260#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2259#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2258#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2257#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2256#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2255#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2254#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2253#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2252#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2251#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2250#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2249#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2248#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2247#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2246#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2245#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2244#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2243#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2242#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2241#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2240#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2239#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2238#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2236#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2235#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2234#L31-3 assume !(main_~i~0#1 < 99); 2232#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 2223#L35-3 
[2022-05-11 16:24:49,881 INFO  L793   eck$LassoCheckResult]: Loop: 2223#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 2228#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 2220#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 2221#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 2230#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 2215#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 2217#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 2222#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 2223#L35-3 
[2022-05-11 16:24:49,882 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:49,882 INFO  L85        PathProgramCache]: Analyzing trace with hash 1165371207, now seen corresponding path program 7 times
[2022-05-11 16:24:49,882 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:49,882 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1290762038]
[2022-05-11 16:24:49,882 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:49,882 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:49,966 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:54,609 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:54,609 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:24:54,609 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1290762038]
[2022-05-11 16:24:54,610 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1290762038] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:24:54,610 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [386235251]
[2022-05-11 16:24:54,610 INFO  L93    rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY
[2022-05-11 16:24:54,610 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:24:54,612 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:24:54,613 INFO  L229       MonitoredProcess]: Starting monitored process 20 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:24:54,615 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (20)] Waiting until timeout for monitored process
[2022-05-11 16:24:54,870 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:24:54,874 INFO  L263         TraceCheckSpWp]: Trace formula consists of 1078 conjuncts, 96 conjunts are in the unsatisfiable core
[2022-05-11 16:24:54,877 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:24:55,379 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:55,379 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:24:56,344 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:24:56,344 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [386235251] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:24:56,344 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:24:56,344 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [97, 97, 97] total 102
[2022-05-11 16:24:56,344 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2077839399]
[2022-05-11 16:24:56,344 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:24:56,345 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:24:56,345 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:56,345 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 6 times
[2022-05-11 16:24:56,345 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:56,345 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1469501642]
[2022-05-11 16:24:56,345 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:56,345 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:56,350 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:56,350 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:56,353 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:56,355 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:56,680 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:24:56,681 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 102 interpolants.
[2022-05-11 16:24:56,682 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=5151, Invalid=5151, Unknown=0, NotChecked=0, Total=10302
[2022-05-11 16:24:56,683 INFO  L87              Difference]: Start difference. First operand 204 states and 208 transitions. cyclomatic complexity: 6 Second operand  has 102 states, 102 states have (on average 2.0098039215686274) internal successors, (205), 102 states have internal predecessors, (205), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:56,960 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:24:56,960 INFO  L93              Difference]: Finished difference Result 214 states and 218 transitions.
[2022-05-11 16:24:56,961 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 101 states. 
[2022-05-11 16:24:56,961 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 214 states and 218 transitions.
[2022-05-11 16:24:56,962 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:56,963 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 214 states to 214 states and 218 transitions.
[2022-05-11 16:24:56,963 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 16:24:56,963 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 16:24:56,963 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 214 states and 218 transitions.
[2022-05-11 16:24:56,964 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:24:56,964 INFO  L681         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 16:24:56,964 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 214 states and 218 transitions.
[2022-05-11 16:24:56,968 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 214 to 214.
[2022-05-11 16:24:56,968 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 214 states, 214 states have (on average 1.0186915887850467) internal successors, (218), 213 states have internal predecessors, (218), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:24:56,968 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 214 states to 214 states and 218 transitions.
[2022-05-11 16:24:56,968 INFO  L704         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 16:24:56,968 INFO  L587         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 16:24:56,968 INFO  L425         BuchiCegarLoop]: ======== Iteration 10============
[2022-05-11 16:24:56,968 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 214 states and 218 transitions.
[2022-05-11 16:24:56,969 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 16:24:56,969 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:24:56,969 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:24:56,971 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [99, 99, 1, 1, 1, 1]
[2022-05-11 16:24:56,971 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:24:56,971 INFO  L791   eck$LassoCheckResult]: Stem: 3884#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 3885#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_~len~0#1, main_#t~mem9#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 3893#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3894#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3895#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3896#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3902#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4097#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4096#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4095#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4094#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4093#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4092#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4091#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4090#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4089#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4088#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4087#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4086#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4085#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4084#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4083#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4082#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4081#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4080#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4079#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4078#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4077#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4076#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4075#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4074#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4073#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4072#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4071#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4070#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4069#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4068#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4067#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4066#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4065#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4064#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4063#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4062#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4061#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4060#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4059#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4058#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4057#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4056#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4055#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4054#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4053#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4052#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4051#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4050#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4049#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4048#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4047#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4046#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4045#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4044#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4043#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4042#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4041#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4040#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4039#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4038#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4037#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4036#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4035#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4034#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4033#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4032#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4031#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4030#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4029#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4028#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4027#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4026#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4025#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4024#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4023#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4022#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4021#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4020#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4019#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4018#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4017#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4016#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4015#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4014#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4013#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4012#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4011#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4010#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4009#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4008#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4007#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4006#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4005#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4004#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4003#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4002#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4001#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4000#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3999#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3998#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3997#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3996#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3995#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3994#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3993#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3992#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3991#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3990#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3989#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3988#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3987#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3986#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3985#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3984#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3983#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3982#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3981#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3980#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3979#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3978#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3977#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3976#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3975#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3974#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3973#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3972#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3971#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3970#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3969#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3968#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3967#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3966#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3965#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3964#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3963#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3962#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3961#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3960#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3959#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3958#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3957#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3956#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3955#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3954#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3953#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3952#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3951#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3950#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3949#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3948#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3947#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3946#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3945#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3944#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3943#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3942#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3941#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3940#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3939#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3938#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3937#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3936#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3935#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3934#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3933#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3932#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3931#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3930#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3929#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3928#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3927#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3926#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3925#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3924#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3923#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3922#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3921#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3920#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3919#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3918#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3917#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3916#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3915#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3914#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3913#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3912#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3911#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3910#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3909#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3908#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3907#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3905#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3904#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3903#L31-3 assume !(main_~i~0#1 < 99); 3901#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 3892#L35-3 
[2022-05-11 16:24:56,971 INFO  L793   eck$LassoCheckResult]: Loop: 3892#L35-3 call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 3897#L35-1 assume !!(0 != main_#t~mem9#1);havoc main_#t~mem9#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 3889#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 3890#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 3899#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 3886#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 3888#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 3891#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1; 3892#L35-3 
[2022-05-11 16:24:56,971 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:56,971 INFO  L85        PathProgramCache]: Analyzing trace with hash 1641540433, now seen corresponding path program 8 times
[2022-05-11 16:24:56,971 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:56,972 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [206029186]
[2022-05-11 16:24:56,972 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:56,972 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:57,065 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,066 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:57,135 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,157 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:57,158 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:57,158 INFO  L85        PathProgramCache]: Analyzing trace with hash -1340866212, now seen corresponding path program 7 times
[2022-05-11 16:24:57,158 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:57,158 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1935966341]
[2022-05-11 16:24:57,158 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:57,158 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:57,162 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,163 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:57,166 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,167 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:24:57,168 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:24:57,168 INFO  L85        PathProgramCache]: Analyzing trace with hash 1915985068, now seen corresponding path program 1 times
[2022-05-11 16:24:57,168 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:24:57,168 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1029828723]
[2022-05-11 16:24:57,168 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:24:57,168 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:24:57,312 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,312 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:24:57,421 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:24:57,441 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
Killed by 15
 
