// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ5332 DB-MI02.1 board device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include "ipq5332.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {
	model = "Qualcomm Technologies, Inc. IPQ5332/DB-MI02.1";
	compatible = "qcom,ipq5332-db-mi02.1", "qcom,ipq5332";

	/*	  Layout for IPQ5332 + QCN6432
	 * +==========+==============+========================+
	 * |         |              |                         |
	 * |  Region | Start Offset |          Size           |
	 * |         |              |                         |
	 * +---------+--------------+-------------------------+
	 * |   Q6    |              |                         |
	 * |  code/  |  0x4A900000  |          20MB           |
	 * |  data   |              |                         |
	 * +---------+--------------+-------------------------+
	 * | IPQ5332 |              |                         |
	 * |  data   |  0x4BD00000  |          15MB           |
	 * +---------+--------------+-------------------------+
	 * | IPQ5332 |              |                         |
	 * | M3 Dump |  0x4CC00000  |           1MB           |
	 * +---------+--------------+-------------------------+
	 * | IPQ5332 |              |                         |
	 * |  QDSS   |  0x4CD00000  |           1MB           |
	 * +---------+--------------+-------------------------+
	 * |QCN6432_1|              |                         |
	 * |  data   |  0x4CE00000  |          16MB           |
	 * +---------+--------------+-------------------------+
	 * |QCN6432_1|              |                         |
	 * | M3 Dump |  0x4DE00000  |           1MB           |
	 * +---------+--------------+-------------------------+
	 * |QCN6432_1|              |                         |
	 * |  QDSS   |  0x4DF00000  |           1MB           |
	 * +---------+--------------+-------------------------+
	 * |         |              |                         |
	 * |   MLO   |  0x4E000000  |           9MB           |
	 * +==================================================+
	 * |                                                  |
	 * |                                                  |
	 * |                                                  |
	 * |             Rest of memory for Linux             |
	 * |                                                  |
	 * |                                                  |
	 * |                                                  |
	 * +==================================================+
	 */

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		q6_mem_regions: q6_mem_regions@4A900000  {
			no-map;
			reg = <0x0 0x4a900000 0x0 0x3700000>;
		};

		q6_code_data: q6_code_data@4A900000 {
			no-map;
			reg = <0x0 0x4a900000 0x0 0x1400000>;
		};

		q6_ipq5332_data: q6_ipq5332_data@4BD00000 {
			no-map;
			reg = <0x0 0x4BD00000 0x0 0xF00000>;
		};

		m3_dump: m3_dump@4CC00000 {
			no-map;
			reg = <0x0 0x4CC00000 0x0 0x100000>;
		};

		q6_etr_region: q6_etr_dump@4CD00000 {
			no-map;
			reg = <0x0 0x4CD00000 0x0 0x100000>;
		};

		q6_qcn6432_data_1: q6_qcn6432_data_1@4CE00000 {
			no-map;
			reg = <0x0 0x4CE00000 0x0 0x1000000>;
		};

		m3_dump_qcn6432_1: m3_dump_qcn6432_1@4DE00000 {
			no-map;
			reg = <0x0 0x4DE00000 0x0 0x100000>;
                };

		q6_qcn6432_etr_1: q6_qcn6432_etr_1@4DF00000 {
			no-map;
			reg = <0x0 0x4DF00000 0x0 0x100000>;
		};

		mlo_global_mem0: mlo_global_mem_0@4E000000 {
			no-map;
			reg = <0x0 0x4E000000 0x0 0x900000>;
		};
	};

	aliases {
		serial0 = &blsp1_uart0;
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
	};

	chosen {
		stdout-path = "serial0";
	};

	soc@0 {
		leds {
			compatible = "gpio-leds";
			pinctrl-0 = <&gpio_leds_default>;
			pinctrl-names = "default";

			led-0 {
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_WLAN;
				gpios = <&tlmm 36 GPIO_ACTIVE_HIGH>;
				linux,default-trigger = "phy0tx";
				default-state = "off";
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			pinctrl-0 = <&button_pins>;
			pinctrl-names = "default";
			status = "okay";

			button@1 {
				label = "wps";
				linux,code = <KEY_WPS_BUTTON>;
				gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
				linux,input-type = <1>;
				debounce-interval = <60>;
			};
		};

		mdio@90000 {
			status = "ok";
			pinctrl-0 = <&mdio1_pins>;
			pinctrl-names = "default";
		};

		ess-instance {
			ess-switch@3a000000 {
				pinctrl-0 = <&sfp_pins>;
				pinctrl-names = "default";
				switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
				switch_lan_bmp = <0x2>; /* lan port bitmap */
				switch_wan_bmp = <0x4>; /* wan port bitmap */
				switch_mac_mode = <0xe>; /* mac mode for uniphy instance0*/
				switch_mac_mode1 = <0xe>; /* mac mode for uniphy instance1*/
				switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
				qcom,port_phyinfo {
					port@0 {
						port_id = <1>;
						phy_address = <30>;
						media-type = "sfp"; /* fiber mode */
						sfp_rx_los_pin = <&tlmm 48 0>;

					};
					port@1 {
						port_id = <2>;
						phy_address = <31>;
						media-type = "sfp"; /* fiber mode */
					};
				};
			};
		};

		dp1 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <2>;
			reg = <0x3a504000 0x4000>;
			qcom,mactype = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <31>;
			qcom,link-poll = <1>;
			phy-mode = "sgmii";
		};

		dp2 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <1>;
			reg = <0x3a500000 0x4000>;
			qcom,mactype = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <30>;
			qcom,link-poll = <1>;
			phy-mode = "sgmii";
			qcom,mht-dev = <1>;
			qcom,ppe-offload-disabled = <1>;
		};

		/* EDMA host driver configuration for the board */
		edma@3ab00000 {
			qcom,txdesc-ring-start = <4>;		/* Tx desc ring start ID */
			qcom,txdesc-rings = <12>;		/* Total number of Tx desc rings to be provisioned */
			qcom,mht-txdesc-rings = <8>;            /* Extra Tx desc rings to be provisioned for MHT SW ports */
			qcom,txcmpl-ring-start = <4>;		/* Tx complete ring start ID */
			qcom,txcmpl-rings = <12>;		/* Total number of Tx complete rings to be provisioned */
			qcom,mht-txcmpl-rings = <8>;            /* Extra Tx complete rings to be provisioned for mht sw ports. */
			qcom,rxfill-ring-start = <4>;		/* Rx fill ring start ID */
			qcom,rxfill-rings = <4>;		/* Total number of Rx fill rings to be provisioned */
			qcom,rxdesc-ring-start = <12>;		/* Rx desc ring start ID */
			qcom,rxdesc-rings = <4>;		/* Total number of Rx desc rings to be provisioned */
			qcom,rx-page-mode = <0>;		/* Rx fill ring page mode */
			qcom,tx-map-priority-level = <1>;	/* Tx priority level per port */
			qcom,rx-map-priority-level = <1>;	/* Rx priority level per core */
			qcom,ppeds-num = <2>;			/* Number of PPEDS nodes */
			/* PPE-DS node format: <Rx-fill Tx-cmpl Rx Tx Queue-base Queue-count> */
			qcom,ppeds-map = <1 1 1 1 32 8>,	/* PPEDS Node #1 ring and queue map */
					<2 2 2 2 40 8>;		/* PPEDS Node #2 ring and queue map */
			qcom,txdesc-map = <8 9 10 11>,		/* Port0 per-core Tx ring map */
					<12 13 14 15>,        /* MHT-Port1 per-core Tx ring map */
					<4 5 6 7>,            /* MHT-Port2 per-core Tx ring map/packets from  vp*/
					<16 17 18 19>,        /* MHT-Port3 per-core Tx ring map */
					<20 21 22 23>;        /* MHT-Port4 per-core Tx ring map */
			qcom,txdesc-fc-grp-map = <1 2 3 4 5>;   /* Per GMAC flow control group map */
			qcom,rxfill-map = <4 5 6 7>;		/* Per-core Rx fill ring map */
			qcom,rxdesc-map = <12 13 14 15>;	/* Per-core Rx desc ring map */
			qcom,rx-queue-start = <0>;		/* Rx queue start */
			qcom,rx-ring-queue-map = <0 8 16 24>,	/* Priority 0 queues per-core Rx ring map */
						<1 9 17 25>,	/* Priority 1 queues per-core Rx ring map */
						<2 10 18 26>,	/* Priority 2 queues per-core Rx ring map */
						<3 11 19 27>,	/* Priority 3 queues per-core Rx ring map */
						<4 12 20 28>,	/* Priority 4 queues per-core Rx ring map */
						<5 13 21 29>,	/* Priority 5 queues per-core Rx ring map */
						<6 14 22 30>,	/* Priority 6 queues per-core Rx ring map */
						<7 15 23 31>;	/* Priority 7 queues per-core Rx ring map */
			interrupts = <0 163 4>,			/* Tx complete ring id #4 IRQ info */
				   <0 164 4>,			/* Tx complete ring id #5 IRQ info */
				   <0 165 4>,			/* Tx complete ring id #6 IRQ info */
				   <0 166 4>,			/* Tx complete ring id #7 IRQ info */
				   <0 167 4>,			/* Tx complete ring id #8 IRQ info */
				   <0 168 4>,			/* Tx complete ring id #9 IRQ info */
				   <0 169 4>,			/* Tx complete ring id #10 IRQ info */
				   <0 170 4>,			/* Tx complete ring id #11 IRQ info */
				   <0 171 4>,			/* Tx complete ring id #12 IRQ info */
				   <0 172 4>,			/* Tx complete ring id #13 IRQ info */
				   <0 173 4>,			/* Tx complete ring id #14 IRQ info */
				   <0 174 4>,			/* Tx complete ring id #15 IRQ info */
				   <0 139 4>,			/* Rx desc ring id #12 IRQ info */
				   <0 140 4>,			/* Rx desc ring id #13 IRQ info */
				   <0 141 4>,			/* Rx desc ring id #14 IRQ info */
				   <0 142 4>,			/* Rx desc ring id #15 IRQ info */
				   <0 191 4>,			/* Misc error IRQ info */
				   <0 155 4>,			/* RxFill ring id #4 IRQ info */
				   <0 156 4>,			/* RxFill ring id #5 IRQ info */
				   <0 157 4>,			/* RxFill ring id #6 IRQ info */
				   <0 158 4>,			/* RxFill ring id #7 IRQ info */
				   <0 160 4>,			/* PPEDS Node #1(TxComp ring id #1) TxComplete IRQ info */
				   <0 128 4>,			/* PPEDS Node #1(Rx Desc ring id #1) Rx Desc IRQ info */
				   <0 152 4>,			/* PPEDS Node #1(RxFill Desc ring id #1) Rx Fill IRQ info */
				   <0 161 4>,			/* PPEDS Node #2(TxComp ring id #2) TxComplete IRQ info */
				   <0 129 4>,			/* PPEDS Node #2(Rx Desc ring id #2) Rx Desc IRQ info */
				   <0 153 4>,                      /* PPEDS Node #2(RxFill Desc ring id #2) Rx Fill IRQ info */
				   <0 175 4>,                   /* MHT port Tx complete ring id #16 IRQ info */
				   <0 176 4>,                   /* MHT port Tx complete ring id #17 IRQ info */
				   <0 177 4>,                   /* MHT port Tx complete ring id #18 IRQ info */
				   <0 178 4>,                   /* MHT port Tx complete ring id #19 IRQ info */
				   <0 179 4>,                   /* MHT port Tx complete ring id #20 IRQ info */
				   <0 180 4>,                   /* MHT port Tx complete ring id #21 IRQ info */
				   <0 181 4>,                   /* MHT port Tx complete ring id #22 IRQ info */
				   <0 182 4>;                   /* MHT port Tx complete ring id #23 IRQ info */
		};

		wsi: wsi {
			id = <0>;
			num_chip = <2>;
		};

		q6v5_wcss: remoteproc@d100000 {
			boot-args = <0x1 0x5 0x3 0x1 0x2f 0x2 0x1>;
			memory-region = <&q6_mem_regions>,
					<&mlo_global_mem0>;
			upd-firmware-names = "IPQ5332/q6_fw1.mdt",
					     "IPQ5332/q6_fw2.mdt";
			q6_wcss_pd1: remoteproc_pd1 {
				memory-region = <&q6_ipq5332_data>, <&m3_dump>,
					<&q6_etr_region>, <&mlo_global_mem0>;
				status = "ok";
			};

			q6_wcss_pd2: remoteproc_pd2 {
				iu_firmware = "qcn6432/iu_fw.mdt";
				memory-region = <&q6_qcn6432_data_1>, <&m3_dump_qcn6432_1>,
					<&q6_qcn6432_etr_1>, <&mlo_global_mem0>;
				status = "ok";
			};
		};
	};
};

&blsp1_uart0 {
	pinctrl-0 = <&serial_0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sdhc {
	bus-width = <4>;
	max-frequency = <192000000>;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	non-removable;
	pinctrl-0 = <&sdc_default_state>;
	pinctrl-names = "default";
	status = "disabled";
};

&blsp1_i2c1 {
	clock-frequency  = <400000>;
	pinctrl-0 = <&i2c_1_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sleep_clk {
	clock-frequency = <32000>;
};

&xo {
	clock-frequency = <24000000>;
};

&license_manager {
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qspi_default_state>;
	pinctrl-names = "default";
	status = "okay";

	nandcs@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&pcie0_phy {
	status = "okay";
};

&pcie0 {
	pinctrl-0 = <&pcie0_default_state>;
	pinctrl-names = "default";
	perst-gpios = <&tlmm 38 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&pcie1_phy_x2 {
	status = "okay";
};

&pcie1 {
	pinctrl-0 = <&pcie1_default_state>;
	pinctrl-names = "default";
	perst-gpios = <&tlmm 47 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&pcie2_phy {
	status = "ok";
};

&pcie2 {
	pinctrl-0 = <&pcie2_default_state>;
	pinctrl-names = "default";
	perst-gpios = <&tlmm 44 GPIO_ACTIVE_LOW>;
	status = "okay";
};

/* PINCTRL */

&tlmm {
	sdc_default_state: sdc-default-state {
		clk-pins {
			pins = "gpio13";
			function = "sdc_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cmd-pins {
			pins = "gpio12";
			function = "sdc_cmd";
			drive-strength = <8>;
			bias-pull-up;
		};

		data-pins {
			pins = "gpio8", "gpio9", "gpio10", "gpio11";
			function = "sdc_data";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	qspi_default_state: qspi-default-state {
		qspi_clock {
			pins = "gpio13";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-pull-down;
		};

		qspi_cs {
			pins = "gpio12";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-pull-up;
		};

		qspi_data {
			pins = "gpio8", "gpio9", "gpio10", "gpio11";
			function = "qspi_data";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	i2c_1_pins: i2c-1-state {
		pins = "gpio29", "gpio30";
		function = "blsp1_i2c0";
		drive-strength = <8>;
		bias-pull-up;
	};

	gpio_leds_default: gpio-leds-default-state {
		pins = "gpio36";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
	};

	button_pins: button-state {
		pins = "gpio35";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	pcie0_default_state: pcie0-default-state {
		pins = "gpio38";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
		output-low;
	};

	pcie1_default_state: pcie1-default-state {
		pins = "gpio47";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
		output-low;
	};

	pcie2_default_state: pcie2-default-state {
		pins = "gpio44";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
		output-low;
	};

	sfp_pins: sfp-state {
		sfp_rx {
			pins = "gpio45";
			function = "rx1";
			bias-disable;
		};
		sfp_tx {
			pins = "gpio24";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};
	};
};

&wifi0 {
	qcom,multipd_arch;
	qcom,rproc = <&q6_wcss_pd1>;
	qcom,rproc_rpd = <&q6v5_wcss>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd1";
	qcom,bdf-addr = <0x4BD00000 0x4BD00000 0x4BD00000 0x0 0x0 0x0>;
	qcom,tgt-mem-mode = <2>;
	qcom,board_id = <0x12>;
	memory-region = <&q6_ipq5332_data>;
	qcom,wsi = <&wsi>;
	qcom,wsi_index  = <0>;
	status = "ok";
};

&wifi1 {
	qcom,multipd_arch;
	qcom,rproc = <&q6_wcss_pd2>;
	qcom,rproc_rpd = <&q6v5_wcss>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd2";
	qcom,bdf-addr = <0x4CE00000 0x4CE00000 0x4CE00000 0x0 0x0 0x0>;
	qcom,tgt-mem-mode = <2>;
	qcom,board_id = <0x060>;
	memory-region = <&q6_qcn6432_data_1>;
	qcom,wsi = <&wsi>;
	qcom,wsi_index  = <1>;
	qcom,pci_slot_id = <1>;
	interrupts = <0 410 1>;
	status = "ok";
};
