|ram_delay
clk => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.clk_a
clk => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.clk_b
clk => valid~reg0.CLK
clk => i_addr_out[0].CLK
clk => i_addr_out[1].CLK
clk => i_addr_out[2].CLK
clk => i_addr_out[3].CLK
clk => i_addr_out[4].CLK
clk => i_addr_out[5].CLK
clk => i_addr_out[6].CLK
clk => i_addr_out[7].CLK
clk => i_addr_in[0].CLK
clk => i_addr_in[1].CLK
clk => i_addr_in[2].CLK
clk => i_addr_in[3].CLK
clk => i_addr_in[4].CLK
clk => i_addr_in[5].CLK
clk => i_addr_in[6].CLK
clk => i_addr_in[7].CLK
clk => prime_cnt[0].CLK
clk => prime_cnt[1].CLK
clk => prime_cnt[2].CLK
clk => prime_cnt[3].CLK
clk => prime_cnt[4].CLK
clk => prime_cnt[5].CLK
clk => prime_cnt[6].CLK
clk => prime_cnt[7].CLK
clk => state.CLK
clk => i_state.CLK
clk => i_d_2[0].CLK
clk => i_d_2[1].CLK
clk => i_d_2[2].CLK
clk => i_d_2[3].CLK
clk => i_d_2[4].CLK
clk => i_d_2[5].CLK
clk => i_d_2[6].CLK
clk => i_d_2[7].CLK
clk => i_d_2[8].CLK
clk => i_d_2[9].CLK
clk => i_d_2[10].CLK
clk => i_d_2[11].CLK
clk => i_d_2[12].CLK
clk => i_d_2[13].CLK
clk => i_d_1[0].CLK
clk => i_d_1[1].CLK
clk => i_d_1[2].CLK
clk => i_d_1[3].CLK
clk => i_d_1[4].CLK
clk => i_d_1[5].CLK
clk => i_d_1[6].CLK
clk => i_d_1[7].CLK
clk => i_d_1[8].CLK
clk => i_d_1[9].CLK
clk => i_d_1[10].CLK
clk => i_d_1[11].CLK
clk => i_d_1[12].CLK
clk => i_d_1[13].CLK
clk => i_d_0[0].CLK
clk => i_d_0[1].CLK
clk => i_d_0[2].CLK
clk => i_d_0[3].CLK
clk => i_d_0[4].CLK
clk => i_d_0[5].CLK
clk => i_d_0[6].CLK
clk => i_d_0[7].CLK
clk => i_d_0[8].CLK
clk => i_d_0[9].CLK
clk => i_d_0[10].CLK
clk => i_d_0[11].CLK
clk => i_d_0[12].CLK
clk => i_d_0[13].CLK
clk => i_wr_2.CLK
clk => i_wr_1.CLK
clk => i_wr_0.CLK
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => prime_cnt.OUTPUTSELECT
rst => always2.IN1
n[0] => Equal1.IN7
n[0] => Add3.IN16
n[1] => Equal1.IN6
n[1] => Add3.IN15
n[2] => Equal1.IN5
n[2] => Add3.IN14
n[3] => Equal1.IN4
n[3] => Add3.IN13
n[4] => Equal1.IN3
n[4] => Add3.IN12
n[5] => Equal1.IN2
n[5] => Add3.IN11
n[6] => Equal1.IN1
n[6] => Add3.IN10
n[7] => Equal1.IN0
n[7] => Add3.IN9
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => prime_cnt.OUTPUTSELECT
wr => valid.IN1
wr => i_addr_in[0].ENA
wr => i_d_2[0].ENA
wr => i_addr_out[7].ENA
wr => i_addr_out[6].ENA
wr => i_addr_out[5].ENA
wr => i_addr_out[4].ENA
wr => i_addr_out[3].ENA
wr => i_addr_out[2].ENA
wr => i_addr_out[1].ENA
wr => i_addr_out[0].ENA
wr => i_addr_in[1].ENA
wr => i_addr_in[2].ENA
wr => i_addr_in[3].ENA
wr => i_addr_in[4].ENA
wr => i_addr_in[5].ENA
wr => i_addr_in[6].ENA
wr => i_addr_in[7].ENA
wr => i_d_2[1].ENA
wr => i_d_2[2].ENA
wr => i_d_2[3].ENA
wr => i_d_2[4].ENA
wr => i_d_2[5].ENA
wr => i_d_2[6].ENA
wr => i_d_2[7].ENA
wr => i_d_2[8].ENA
wr => i_d_2[9].ENA
wr => i_d_2[10].ENA
wr => i_d_2[11].ENA
wr => i_d_2[12].ENA
wr => i_d_2[13].ENA
wr => i_d_1[0].ENA
wr => i_d_1[1].ENA
wr => i_d_1[2].ENA
wr => i_d_1[3].ENA
wr => i_d_1[4].ENA
wr => i_d_1[5].ENA
wr => i_d_1[6].ENA
wr => i_d_1[7].ENA
wr => i_d_1[8].ENA
wr => i_d_1[9].ENA
wr => i_d_1[10].ENA
wr => i_d_1[11].ENA
wr => i_d_1[12].ENA
wr => i_d_1[13].ENA
wr => i_d_0[0].ENA
wr => i_d_0[1].ENA
wr => i_d_0[2].ENA
wr => i_d_0[3].ENA
wr => i_d_0[4].ENA
wr => i_d_0[5].ENA
wr => i_d_0[6].ENA
wr => i_d_0[7].ENA
wr => i_d_0[8].ENA
wr => i_d_0[9].ENA
wr => i_d_0[10].ENA
wr => i_d_0[11].ENA
wr => i_d_0[12].ENA
wr => i_d_0[13].ENA
wr => i_wr_2.ENA
wr => i_wr_1.ENA
wr => i_wr_0.ENA
d[0] => i_d_0[0].DATAIN
d[1] => i_d_0[1].DATAIN
d[2] => i_d_0[2].DATAIN
d[3] => i_d_0[3].DATAIN
d[4] => i_d_0[4].DATAIN
d[5] => i_d_0[5].DATAIN
d[6] => i_d_0[6].DATAIN
d[7] => i_d_0[7].DATAIN
d[8] => i_d_0[8].DATAIN
d[9] => i_d_0[9].DATAIN
d[10] => i_d_0[10].DATAIN
d[11] => i_d_0[11].DATAIN
d[12] => i_d_0[12].DATAIN
d[13] => i_d_0[13].DATAIN
addr_en => i_addr_in_0[7].OUTPUTSELECT
addr_en => i_addr_in_0[6].OUTPUTSELECT
addr_en => i_addr_in_0[5].OUTPUTSELECT
addr_en => i_addr_in_0[4].OUTPUTSELECT
addr_en => i_addr_in_0[3].OUTPUTSELECT
addr_en => i_addr_in_0[2].OUTPUTSELECT
addr_en => i_addr_in_0[1].OUTPUTSELECT
addr_en => i_addr_in_0[0].OUTPUTSELECT
addr[0] => i_addr_in_0[0].DATAB
addr[1] => i_addr_in_0[1].DATAB
addr[2] => i_addr_in_0[2].DATAB
addr[3] => i_addr_in_0[3].DATAB
addr[4] => i_addr_in_0[4].DATAB
addr[5] => i_addr_in_0[5].DATAB
addr[6] => i_addr_in_0[6].DATAB
addr[7] => i_addr_in_0[7].DATAB
qo[0] <= i_d_1[0].DB_MAX_OUTPUT_PORT_TYPE
qo[1] <= i_d_1[1].DB_MAX_OUTPUT_PORT_TYPE
qo[2] <= i_d_1[2].DB_MAX_OUTPUT_PORT_TYPE
qo[3] <= i_d_1[3].DB_MAX_OUTPUT_PORT_TYPE
qo[4] <= i_d_1[4].DB_MAX_OUTPUT_PORT_TYPE
qo[5] <= i_d_1[5].DB_MAX_OUTPUT_PORT_TYPE
qo[6] <= i_d_1[6].DB_MAX_OUTPUT_PORT_TYPE
qo[7] <= i_d_1[7].DB_MAX_OUTPUT_PORT_TYPE
qo[8] <= i_d_1[8].DB_MAX_OUTPUT_PORT_TYPE
qo[9] <= i_d_1[9].DB_MAX_OUTPUT_PORT_TYPE
qo[10] <= i_d_1[10].DB_MAX_OUTPUT_PORT_TYPE
qo[11] <= i_d_1[11].DB_MAX_OUTPUT_PORT_TYPE
qo[12] <= i_d_1[12].DB_MAX_OUTPUT_PORT_TYPE
qo[13] <= i_d_1[13].DB_MAX_OUTPUT_PORT_TYPE
qn[0] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[0]
qn[1] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[1]
qn[2] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[2]
qn[3] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[3]
qn[4] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[4]
qn[5] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[5]
qn[6] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[6]
qn[7] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[7]
qn[8] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[8]
qn[9] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[9]
qn[10] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[10]
qn[11] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[11]
qn[12] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[12]
qn[13] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[13]
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ram_delay|true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_b[0] => ram.waddr_b[0].DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_b[1].DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_b[2].DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_b[3].DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_b[4].DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_b[5].DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_b[6].DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_b[7].DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
we_a => ram.we_a.DATAIN
we_a => ram.WE
we_b => ram.we_b.DATAIN
we_b => ram.PORTBWE
clk_a => ram.we_a.CLK
clk_a => ram.waddr_a[7].CLK
clk_a => ram.waddr_a[6].CLK
clk_a => ram.waddr_a[5].CLK
clk_a => ram.waddr_a[4].CLK
clk_a => ram.waddr_a[3].CLK
clk_a => ram.waddr_a[2].CLK
clk_a => ram.waddr_a[1].CLK
clk_a => ram.waddr_a[0].CLK
clk_a => ram.data_a[13].CLK
clk_a => ram.data_a[12].CLK
clk_a => ram.data_a[11].CLK
clk_a => ram.data_a[10].CLK
clk_a => ram.data_a[9].CLK
clk_a => ram.data_a[8].CLK
clk_a => ram.data_a[7].CLK
clk_a => ram.data_a[6].CLK
clk_a => ram.data_a[5].CLK
clk_a => ram.data_a[4].CLK
clk_a => ram.data_a[3].CLK
clk_a => ram.data_a[2].CLK
clk_a => ram.data_a[1].CLK
clk_a => ram.data_a[0].CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => q_a[8]~reg0.CLK
clk_a => q_a[9]~reg0.CLK
clk_a => q_a[10]~reg0.CLK
clk_a => q_a[11]~reg0.CLK
clk_a => q_a[12]~reg0.CLK
clk_a => q_a[13]~reg0.CLK
clk_a => ram.CLK0
clk_b => ram.we_b.CLK
clk_b => ram.waddr_b[7].CLK
clk_b => ram.waddr_b[6].CLK
clk_b => ram.waddr_b[5].CLK
clk_b => ram.waddr_b[4].CLK
clk_b => ram.waddr_b[3].CLK
clk_b => ram.waddr_b[2].CLK
clk_b => ram.waddr_b[1].CLK
clk_b => ram.waddr_b[0].CLK
clk_b => ram.data_b[13].CLK
clk_b => ram.data_b[12].CLK
clk_b => ram.data_b[11].CLK
clk_b => ram.data_b[10].CLK
clk_b => ram.data_b[9].CLK
clk_b => ram.data_b[8].CLK
clk_b => ram.data_b[7].CLK
clk_b => ram.data_b[6].CLK
clk_b => ram.data_b[5].CLK
clk_b => ram.data_b[4].CLK
clk_b => ram.data_b[3].CLK
clk_b => ram.data_b[2].CLK
clk_b => ram.data_b[1].CLK
clk_b => ram.data_b[0].CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => q_b[8]~reg0.CLK
clk_b => q_b[9]~reg0.CLK
clk_b => q_b[10]~reg0.CLK
clk_b => q_b[11]~reg0.CLK
clk_b => q_b[12]~reg0.CLK
clk_b => q_b[13]~reg0.CLK
clk_b => ram.PORTBCLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


