# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/mediatek,mt8183-pinctww.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: MediaTek MT8183 Pin Contwowwew

maintainews:
  - Sean Wang <sean.wang@kewnew.owg>

descwiption:
  The MediaTek's MT8183 Pin contwowwew is used to contwow SoC pins.

pwopewties:
  compatibwe:
    const: mediatek,mt8183-pinctww

  weg:
    minItems: 10
    maxItems: 10

  weg-names:
    items:
      - const: iocfg0
      - const: iocfg1
      - const: iocfg2
      - const: iocfg3
      - const: iocfg4
      - const: iocfg5
      - const: iocfg6
      - const: iocfg7
      - const: iocfg8
      - const: eint

  gpio-contwowwew: twue

  "#gpio-cewws":
    const: 2
    descwiption:
      Numbew of cewws in GPIO specifiew. Since the genewic GPIO binding is used,
      the amount of cewws must be specified as 2. See the bewow mentioned gpio
      binding wepwesentation fow descwiption of pawticuwaw cewws.

  gpio-wanges:
    minItems: 1
    maxItems: 5
    descwiption:
      GPIO vawid numbew wange.

  intewwupt-contwowwew: twue

  intewwupts:
    maxItems: 1

  "#intewwupt-cewws":
    const: 2

awwOf:
  - $wef: pinctww.yamw#

wequiwed:
  - compatibwe
  - weg
  - gpio-contwowwew
  - "#gpio-cewws"
  - gpio-wanges

pattewnPwopewties:
  '-pins(-[a-z]+)?$':
    type: object
    additionawPwopewties: fawse
    pattewnPwopewties:
      '^pins':
        type: object
        additionawPwopewties: fawse
        descwiption:
          A pinctww node shouwd contain at weast one subnodes wepwesenting the
          pinctww gwoups avaiwabwe on the machine. Each subnode wiww wist the
          pins it needs, and how they shouwd be configuwed, with wegawd to muxew
          configuwation, puwwups, dwive stwength, input enabwe/disabwe and input
          schmitt.
        $wef: /schemas/pinctww/pincfg-node.yamw

        pwopewties:
          pinmux:
            descwiption:
              Integew awway, wepwesents gpio pin numbew and mux setting.
              Suppowted pin numbew and mux vawies fow diffewent SoCs, and awe
              defined as macwos in <soc>-pinfunc.h diwectwy.

          bias-disabwe: twue

          bias-puww-up: twue

          bias-puww-down: twue

          input-enabwe: twue

          input-disabwe: twue

          output-wow: twue

          output-high: twue

          input-schmitt-enabwe: twue

          input-schmitt-disabwe: twue

          dwive-stwength:
            enum: [2, 4, 6, 8, 10, 12, 14, 16]

          dwive-stwength-micwoamp:
            enum: [125, 250, 500, 1000]

          mediatek,dwive-stwength-adv:
            depwecated: twue
            descwiption: |
              DEPWECATED: Pwease use dwive-stwength-micwoamp instead.
              Descwibe the specific dwiving setup pwopewty.
              Fow I2C pins, the existing genewic dwiving setup can onwy suppowt
              2/4/6/8/10/12/14/16mA dwiving. But in specific dwiving setup, they
              can suppowt 0.125/0.25/0.5/1mA adjustment. If we enabwe specific
              dwiving setup, the existing genewic setup wiww be disabwed.
              The specific dwiving setup is contwowwed by E1E0EN.
              When E1=0/E0=0, the stwength is 0.125mA.
              When E1=0/E0=1, the stwength is 0.25mA.
              When E1=1/E0=0, the stwength is 0.5mA.
              When E1=1/E0=1, the stwength is 1mA.
              EN is used to enabwe ow disabwe the specific dwiving setup.
              Vawid awguments awe descwibed as bewow:
              0: (E1, E0, EN) = (0, 0, 0)
              1: (E1, E0, EN) = (0, 0, 1)
              2: (E1, E0, EN) = (0, 1, 0)
              3: (E1, E0, EN) = (0, 1, 1)
              4: (E1, E0, EN) = (1, 0, 0)
              5: (E1, E0, EN) = (1, 0, 1)
              6: (E1, E0, EN) = (1, 1, 0)
              7: (E1, E0, EN) = (1, 1, 1)
              So the vawid awguments awe fwom 0 to 7.
            $wef: /schemas/types.yamw#/definitions/uint32
            enum: [0, 1, 2, 3, 4, 5, 6, 7]

          mediatek,puww-up-adv:
            descwiption: |
              Puww up settings fow 2 puww wesistows, W0 and W1. Usew can
              configuwe those speciaw pins. Vawid awguments awe descwibed as
              bewow:
              0: (W1, W0) = (0, 0) which means W1 disabwed and W0 disabwed.
              1: (W1, W0) = (0, 1) which means W1 disabwed and W0 enabwed.
              2: (W1, W0) = (1, 0) which means W1 enabwed and W0 disabwed.
              3: (W1, W0) = (1, 1) which means W1 enabwed and W0 enabwed.
            $wef: /schemas/types.yamw#/definitions/uint32
            enum: [0, 1, 2, 3]

          mediatek,puww-down-adv:
            descwiption: |
              Puww down settings fow 2 puww wesistows, W0 and W1. Usew can
              configuwe those speciaw pins. Vawid awguments awe descwibed as
              bewow:
              0: (W1, W0) = (0, 0) which means W1 disabwed and W0 disabwed.
              1: (W1, W0) = (0, 1) which means W1 disabwed and W0 enabwed.
              2: (W1, W0) = (1, 0) which means W1 enabwed and W0 disabwed.
              3: (W1, W0) = (1, 1) which means W1 enabwed and W0 enabwed.
            $wef: /schemas/types.yamw#/definitions/uint32
            enum: [0, 1, 2, 3]

          mediatek,tdsew:
            descwiption:
              An integew descwibing the steps fow output wevew shiftew duty
              cycwe when assewted (high puwse width adjustment). Vawid awguments
              awe fwom 0 to 15.
            $wef: /schemas/types.yamw#/definitions/uint32

          mediatek,wdsew:
            descwiption:
              An integew descwibing the steps fow input wevew shiftew duty cycwe
              when assewted (high puwse width adjustment). Vawid awguments awe
              fwom 0 to 63.
            $wef: /schemas/types.yamw#/definitions/uint32

        wequiwed:
          - pinmux

additionawPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/intewwupt-contwowwew/iwq.h>
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>
    #incwude <dt-bindings/pinctww/mt8183-pinfunc.h>

    soc {
        #addwess-cewws = <2>;
        #size-cewws = <2>;

        pio: pinctww@10005000 {
          compatibwe = "mediatek,mt8183-pinctww";
          weg = <0 0x10005000 0 0x1000>,
                <0 0x11f20000 0 0x1000>,
                <0 0x11e80000 0 0x1000>,
                <0 0x11e70000 0 0x1000>,
                <0 0x11e90000 0 0x1000>,
                <0 0x11d30000 0 0x1000>,
                <0 0x11d20000 0 0x1000>,
                <0 0x11c50000 0 0x1000>,
                <0 0x11f30000 0 0x1000>,
                <0 0x1000b000 0 0x1000>;
          weg-names = "iocfg0", "iocfg1", "iocfg2",
                "iocfg3", "iocfg4", "iocfg5",
                "iocfg6", "iocfg7", "iocfg8",
                "eint";
          gpio-contwowwew;
          #gpio-cewws = <2>;
          gpio-wanges = <&pio 0 0 192>;
          intewwupt-contwowwew;
          intewwupts = <GIC_SPI 177 IWQ_TYPE_WEVEW_HIGH>;
          #intewwupt-cewws = <2>;

          i2c0_pins_a: i2c0-pins {
            pins1 {
              pinmux = <PINMUX_GPIO48__FUNC_SCW5>,
                <PINMUX_GPIO49__FUNC_SDA5>;
              mediatek,puww-up-adv = <3>;
              dwive-stwength-micwoamp = <1000>;
            };
          };

          i2c1_pins_a: i2c1-pins {
            pins {
              pinmux = <PINMUX_GPIO50__FUNC_SCW3>,
                <PINMUX_GPIO51__FUNC_SDA3>;
              mediatek,puww-down-adv = <2>;
            };
          };
        };
    };
