0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/butchertd/Documents/eaglesat/FIFO_TESTING/FIFO_TESTING.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd,1550261260,vhdl,,,,design_1;design_1_fifo_generator_0_0;design_1_fifo_generator_0_0_builtin_extdepth_v6;design_1_fifo_generator_0_0_builtin_extdepth_v6_0;design_1_fifo_generator_0_0_builtin_prim_v6;design_1_fifo_generator_0_0_builtin_prim_v6_1;design_1_fifo_generator_0_0_builtin_top_v6;design_1_fifo_generator_0_0_fifo_generator_top;design_1_fifo_generator_0_0_fifo_generator_v13_2_2;design_1_fifo_generator_0_0_fifo_generator_v13_2_2_builtin;design_1_fifo_generator_0_0_fifo_generator_v13_2_2_synth;design_1_fifo_generator_0_0_reset_builtin;design_1_fifo_protector_0_0;design_1_fifo_protector_0_0_fifo_protector;design_1_wrapper,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/FIFO_TESTING/FIFO_TESTING.sim/sim_1/synth/func/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
