# amba_apb_simple-bus-architecture-design-using-verilog-
This project involved designing and implementing an APB bus controller using Verilog. The controller efficiently manages data transfers between a master and multiple slave devices, adhering to the APB bus protocol. Key features include state machine-based operation, error handling, and optimized performance.
