

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Tue Jan 28 04:06:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.480 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read306 = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %p_read"   --->   Operation 3 'read' 'p_read306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = trunc i256 %p_read306"   --->   Operation 4 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V"   --->   Operation 5 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln70_616 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'sext' 'sext_ln70_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln70_617 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'sext' 'sext_ln70_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln70_618 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'sext' 'sext_ln70_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln70_619 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'sext' 'sext_ln70_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln70_620 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'sext' 'sext_ln70_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln70_621 = sext i16 %a_V" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'sext' 'sext_ln70_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V307 = partselect i9 @_ssdm_op_PartSelect.i9.i256.i32.i32, i256 %p_read306, i32 7, i32 15"   --->   Operation 13 'partselect' 'mult_V307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i9 %mult_V307" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 14 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%r_V_2357 = mul i26 %sext_ln1270, i26 67108583"   --->   Operation 15 'mul' 'r_V_2357' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mult_V = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2357, i32 10, i32 25"   --->   Operation 16 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i256 %p_read306"   --->   Operation 17 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %trunc_ln1273, i3 0"   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i19 %shl_ln"   --->   Operation 19 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_733 = sext i19 %shl_ln"   --->   Operation 20 'sext' 'sext_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%r_V_2358 = add i20 %sext_ln1273_733, i20 %sext_ln70_621"   --->   Operation 21 'add' 'r_V_2358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mult_V_2469 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2358, i32 10, i32 19"   --->   Operation 22 'partselect' 'mult_V_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln818_1247 = sext i10 %mult_V_2469"   --->   Operation 23 'sext' 'sext_ln818_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mult_V_2470 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read306, i32 6, i32 15"   --->   Operation 24 'partselect' 'mult_V_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i10 %mult_V_2470" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 25 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%r_V_2359 = mul i26 %sext_ln1270, i26 332"   --->   Operation 26 'mul' 'r_V_2359' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_2471 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2359, i32 10, i32 25"   --->   Operation 27 'partselect' 'mult_V_2471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%r_V_2360 = mul i25 %sext_ln70_620, i25 170"   --->   Operation 28 'mul' 'r_V_2360' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_2472 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2360, i32 10, i32 24"   --->   Operation 29 'partselect' 'mult_V_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln818_1248 = sext i15 %mult_V_2472"   --->   Operation 30 'sext' 'sext_ln818_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.94ns)   --->   "%r_V_2361 = mul i26 %sext_ln1270, i26 436"   --->   Operation 31 'mul' 'r_V_2361' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mult_V_2473 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2361, i32 10, i32 25"   --->   Operation 32 'partselect' 'mult_V_2473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%r_V_2362 = mul i24 %sext_ln70_619, i24 125"   --->   Operation 33 'mul' 'r_V_2362' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_2474 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2362, i32 10, i32 23"   --->   Operation 34 'partselect' 'mult_V_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln818_1249 = sext i14 %mult_V_2474"   --->   Operation 35 'sext' 'sext_ln818_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%r_V_2363 = mul i26 %sext_ln1270, i26 67108566"   --->   Operation 36 'mul' 'r_V_2363' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_2475 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2363, i32 10, i32 25"   --->   Operation 37 'partselect' 'mult_V_2475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.94ns)   --->   "%r_V_2364 = mul i26 %sext_ln1270, i26 270"   --->   Operation 38 'mul' 'r_V_2364' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_2476 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2364, i32 10, i32 25"   --->   Operation 39 'partselect' 'mult_V_2476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.94ns)   --->   "%r_V_2365 = mul i21 %sext_ln70_618, i21 2097141"   --->   Operation 40 'mul' 'r_V_2365' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_2477 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2365, i32 10, i32 20"   --->   Operation 41 'partselect' 'mult_V_2477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln818_1250 = sext i11 %mult_V_2477"   --->   Operation 42 'sext' 'sext_ln818_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_2478 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read306, i32 9, i32 15"   --->   Operation 43 'partselect' 'mult_V_2478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i7 %mult_V_2478" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 44 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%r_V_2366 = mul i25 %sext_ln70_620, i25 183"   --->   Operation 45 'mul' 'r_V_2366' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_2479 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2366, i32 10, i32 24"   --->   Operation 46 'partselect' 'mult_V_2479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln818_1251 = sext i15 %mult_V_2479"   --->   Operation 47 'sext' 'sext_ln818_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%r_V_2367 = mul i25 %sext_ln70_620, i25 211"   --->   Operation 48 'mul' 'r_V_2367' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_2480 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2367, i32 10, i32 24"   --->   Operation 49 'partselect' 'mult_V_2480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln818_1252 = sext i15 %mult_V_2480"   --->   Operation 50 'sext' 'sext_ln818_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%r_V_2368 = mul i25 %sext_ln70_620, i25 204"   --->   Operation 51 'mul' 'r_V_2368' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_2481 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2368, i32 10, i32 24"   --->   Operation 52 'partselect' 'mult_V_2481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln818_1253 = sext i15 %mult_V_2481"   --->   Operation 53 'sext' 'sext_ln818_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %trunc_ln1273, i9 0"   --->   Operation 54 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273_734 = sext i25 %shl_ln1273_s"   --->   Operation 55 'sext' 'sext_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_513 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %trunc_ln1273, i5 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_735 = sext i21 %shl_ln1273_513"   --->   Operation 57 'sext' 'sext_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_736 = sext i21 %shl_ln1273_513"   --->   Operation 58 'sext' 'sext_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_737 = sext i21 %shl_ln1273_513"   --->   Operation 59 'sext' 'sext_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_738 = sext i21 %shl_ln1273_513"   --->   Operation 60 'sext' 'sext_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.83ns)   --->   "%r_V_2369 = add i26 %sext_ln1273_734, i26 %sext_ln1273_738"   --->   Operation 61 'add' 'r_V_2369' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_2482 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2369, i32 10, i32 25"   --->   Operation 62 'partselect' 'mult_V_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.94ns)   --->   "%r_V_2370 = mul i26 %sext_ln1270, i26 67108421"   --->   Operation 63 'mul' 'r_V_2370' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_2483 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2370, i32 10, i32 25"   --->   Operation 64 'partselect' 'mult_V_2483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.94ns)   --->   "%r_V_2371 = mul i25 %sext_ln70_620, i25 33554230"   --->   Operation 65 'mul' 'r_V_2371' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_2484 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2371, i32 10, i32 24"   --->   Operation 66 'partselect' 'mult_V_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln818_1254 = sext i15 %mult_V_2484"   --->   Operation 67 'sext' 'sext_ln818_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.94ns)   --->   "%r_V_2372 = mul i26 %sext_ln1270, i26 67108524"   --->   Operation 68 'mul' 'r_V_2372' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_2485 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2372, i32 10, i32 25"   --->   Operation 69 'partselect' 'mult_V_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.94ns)   --->   "%r_V_2373 = mul i23 %sext_ln70_617, i23 55"   --->   Operation 70 'mul' 'r_V_2373' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_2486 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2373, i32 10, i32 22"   --->   Operation 71 'partselect' 'mult_V_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln17_1001 = sext i13 %mult_V_2486" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 72 'sext' 'sext_ln17_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_514 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %trunc_ln1273, i7 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_739 = sext i23 %shl_ln1273_514"   --->   Operation 74 'sext' 'sext_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.82ns)   --->   "%r_V_2374 = add i24 %sext_ln1273_739, i24 %sext_ln1273_737"   --->   Operation 75 'add' 'r_V_2374' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_2487 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2374, i32 10, i32 23"   --->   Operation 76 'partselect' 'mult_V_2487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln818_1255 = sext i14 %mult_V_2487"   --->   Operation 77 'sext' 'sext_ln818_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_515 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %trunc_ln1273, i4 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_740 = sext i20 %shl_ln1273_515"   --->   Operation 79 'sext' 'sext_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_741 = sext i20 %shl_ln1273_515"   --->   Operation 80 'sext' 'sext_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1273_516 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %trunc_ln1273, i1 0"   --->   Operation 81 'bitconcatenate' 'shl_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_742 = sext i17 %shl_ln1273_516"   --->   Operation 82 'sext' 'sext_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_743 = sext i17 %shl_ln1273_516"   --->   Operation 83 'sext' 'sext_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.80ns)   --->   "%r_V_2375 = add i21 %sext_ln1273_741, i21 %sext_ln1273_743"   --->   Operation 84 'add' 'r_V_2375' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_2488 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2375, i32 10, i32 20"   --->   Operation 85 'partselect' 'mult_V_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln17_1002 = sext i11 %mult_V_2488" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 86 'sext' 'sext_ln17_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.94ns)   --->   "%r_V_2376 = mul i24 %sext_ln70_619, i24 16777127"   --->   Operation 87 'mul' 'r_V_2376' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_2489 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2376, i32 10, i32 23"   --->   Operation 88 'partselect' 'mult_V_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln818_1256 = sext i14 %mult_V_2489"   --->   Operation 89 'sext' 'sext_ln818_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1273_517 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %trunc_ln1273, i6 0"   --->   Operation 90 'bitconcatenate' 'shl_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_744 = sext i22 %shl_ln1273_517"   --->   Operation 91 'sext' 'sext_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.82ns)   --->   "%r_V_2377 = add i23 %sext_ln1273_744, i23 %sext_ln70_617"   --->   Operation 92 'add' 'r_V_2377' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_2490 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2377, i32 10, i32 22"   --->   Operation 93 'partselect' 'mult_V_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln818_1257 = sext i13 %mult_V_2490"   --->   Operation 94 'sext' 'sext_ln818_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.94ns)   --->   "%r_V_2378 = mul i26 %sext_ln1270, i26 67108492"   --->   Operation 95 'mul' 'r_V_2378' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_2491 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2378, i32 10, i32 25"   --->   Operation 96 'partselect' 'mult_V_2491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%r_V_2379 = mul i26 %sext_ln1270, i26 67108383"   --->   Operation 97 'mul' 'r_V_2379' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_2492 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2379, i32 10, i32 25"   --->   Operation 98 'partselect' 'mult_V_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.94ns)   --->   "%r_V_2380 = mul i24 %sext_ln70_619, i24 99"   --->   Operation 99 'mul' 'r_V_2380' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_2493 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2380, i32 10, i32 23"   --->   Operation 100 'partselect' 'mult_V_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln17_1003 = sext i14 %mult_V_2493" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 101 'sext' 'sext_ln17_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%r_V_2381 = mul i26 %sext_ln1270, i26 67108490"   --->   Operation 102 'mul' 'r_V_2381' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_2494 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2381, i32 10, i32 25"   --->   Operation 103 'partselect' 'mult_V_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.94ns)   --->   "%r_V_2382 = mul i24 %sext_ln70_619, i24 16777139"   --->   Operation 104 'mul' 'r_V_2382' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mult_V_2495 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2382, i32 10, i32 23"   --->   Operation 105 'partselect' 'mult_V_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln818_1258 = sext i14 %mult_V_2495"   --->   Operation 106 'sext' 'sext_ln818_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.82ns)   --->   "%r_V_2383 = sub i24 %sext_ln1273_740, i24 %sext_ln1273_739"   --->   Operation 107 'sub' 'r_V_2383' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_2496 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2383, i32 10, i32 23"   --->   Operation 108 'partselect' 'mult_V_2496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln17_1004 = sext i14 %mult_V_2496" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 109 'sext' 'sext_ln17_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.94ns)   --->   "%r_V_2384 = mul i26 %sext_ln1270, i26 67108532"   --->   Operation 110 'mul' 'r_V_2384' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_2497 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2384, i32 10, i32 25"   --->   Operation 111 'partselect' 'mult_V_2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.94ns)   --->   "%r_V_2385 = mul i26 %sext_ln1270, i26 67108582"   --->   Operation 112 'mul' 'r_V_2385' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_2498 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2385, i32 10, i32 25"   --->   Operation 113 'partselect' 'mult_V_2498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.81ns)   --->   "%r_V_2386 = sub i22 %sext_ln1273_742, i22 %sext_ln1273_736"   --->   Operation 114 'sub' 'r_V_2386' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_2499 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2386, i32 10, i32 21"   --->   Operation 115 'partselect' 'mult_V_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln818_1259 = sext i12 %mult_V_2499"   --->   Operation 116 'sext' 'sext_ln818_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i20 0, i20 %sext_ln1273_733"   --->   Operation 117 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2387 = sub i20 %sub_ln1273, i20 %sext_ln70_621"   --->   Operation 118 'sub' 'r_V_2387' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_2500 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2387, i32 10, i32 19"   --->   Operation 119 'partselect' 'mult_V_2500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln818_1260 = sext i10 %mult_V_2500"   --->   Operation 120 'sext' 'sext_ln818_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.94ns)   --->   "%r_V_2388 = mul i25 %sext_ln70_620, i25 178"   --->   Operation 121 'mul' 'r_V_2388' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_2501 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2388, i32 10, i32 24"   --->   Operation 122 'partselect' 'mult_V_2501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln818_1261 = sext i15 %mult_V_2501"   --->   Operation 123 'sext' 'sext_ln818_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%r_V_2389 = mul i26 %sext_ln1270, i26 344"   --->   Operation 124 'mul' 'r_V_2389' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_2502 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2389, i32 10, i32 25"   --->   Operation 125 'partselect' 'mult_V_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.94ns)   --->   "%r_V_2390 = mul i25 %sext_ln70_620, i25 33554279"   --->   Operation 126 'mul' 'r_V_2390' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_2503 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2390, i32 10, i32 24"   --->   Operation 127 'partselect' 'mult_V_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln818_1262 = sext i15 %mult_V_2503"   --->   Operation 128 'sext' 'sext_ln818_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln1273, i8 0"   --->   Operation 129 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_745 = sext i24 %tmp_s"   --->   Operation 130 'sext' 'sext_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.83ns)   --->   "%r_V_2391 = sub i25 %sext_ln70_620, i25 %sext_ln1273_745"   --->   Operation 131 'sub' 'r_V_2391' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_2504 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2391, i32 10, i32 24"   --->   Operation 132 'partselect' 'mult_V_2504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln818_1263 = sext i15 %mult_V_2504"   --->   Operation 133 'sext' 'sext_ln818_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.94ns)   --->   "%r_V_2392 = mul i24 %sext_ln70_619, i24 89"   --->   Operation 134 'mul' 'r_V_2392' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_2505 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2392, i32 10, i32 23"   --->   Operation 135 'partselect' 'mult_V_2505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln818_1264 = sext i14 %mult_V_2505"   --->   Operation 136 'sext' 'sext_ln818_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.94ns)   --->   "%r_V_2393 = mul i25 %sext_ln70_620, i25 33554225"   --->   Operation 137 'mul' 'r_V_2393' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_2506 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2393, i32 10, i32 24"   --->   Operation 138 'partselect' 'mult_V_2506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln818_1265 = sext i15 %mult_V_2506"   --->   Operation 139 'sext' 'sext_ln818_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.94ns)   --->   "%r_V_2394 = mul i23 %sext_ln70_617, i23 8388565"   --->   Operation 140 'mul' 'r_V_2394' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_2507 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2394, i32 10, i32 22"   --->   Operation 141 'partselect' 'mult_V_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln818_1266 = sext i13 %mult_V_2507"   --->   Operation 142 'sext' 'sext_ln818_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.94ns)   --->   "%r_V_2395 = mul i26 %sext_ln1270, i26 302"   --->   Operation 143 'mul' 'r_V_2395' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_2508 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2395, i32 10, i32 25"   --->   Operation 144 'partselect' 'mult_V_2508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%r_V_2396 = mul i24 %sext_ln70_619, i24 16777116"   --->   Operation 145 'mul' 'r_V_2396' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_2509 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2396, i32 10, i32 23"   --->   Operation 146 'partselect' 'mult_V_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln818_1267 = sext i14 %mult_V_2509"   --->   Operation 147 'sext' 'sext_ln818_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln17_1005 = sext i14 %mult_V_2509" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 148 'sext' 'sext_ln17_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln1270, i26 67108335"   --->   Operation 149 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mult_V_2510 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 150 'partselect' 'mult_V_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.94ns)   --->   "%r_V_2397 = mul i22 %sext_ln70, i22 4194279"   --->   Operation 151 'mul' 'r_V_2397' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_2511 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2397, i32 10, i32 21"   --->   Operation 152 'partselect' 'mult_V_2511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln818_1268 = sext i12 %mult_V_2511"   --->   Operation 153 'sext' 'sext_ln818_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1273_518 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %trunc_ln1273, i2 0"   --->   Operation 154 'bitconcatenate' 'shl_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_746 = sext i18 %shl_ln1273_518"   --->   Operation 155 'sext' 'sext_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.79ns)   --->   "%r_V_2398 = sub i19 0, i19 %sext_ln1273_746"   --->   Operation 156 'sub' 'r_V_2398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_2512 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2398, i32 10, i32 18"   --->   Operation 157 'partselect' 'mult_V_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln17_1006 = sext i9 %mult_V_2512" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 158 'sext' 'sext_ln17_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.94ns)   --->   "%r_V_2399 = mul i24 %sext_ln70_619, i24 123"   --->   Operation 159 'mul' 'r_V_2399' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_2513 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2399, i32 10, i32 23"   --->   Operation 160 'partselect' 'mult_V_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln818_1269 = sext i14 %mult_V_2513"   --->   Operation 161 'sext' 'sext_ln818_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%r_V_2400 = mul i24 %sext_ln70_619, i24 104"   --->   Operation 162 'mul' 'r_V_2400' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_2514 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2400, i32 10, i32 23"   --->   Operation 163 'partselect' 'mult_V_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln818_1270 = sext i14 %mult_V_2514"   --->   Operation 164 'sext' 'sext_ln818_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.94ns)   --->   "%r_V_2401 = mul i26 %sext_ln1270, i26 67108502"   --->   Operation 165 'mul' 'r_V_2401' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_2515 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2401, i32 10, i32 25"   --->   Operation 166 'partselect' 'mult_V_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.94ns)   --->   "%r_V_2402 = mul i25 %sext_ln70_620, i25 250"   --->   Operation 167 'mul' 'r_V_2402' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_2516 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2402, i32 10, i32 24"   --->   Operation 168 'partselect' 'mult_V_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln818_1271 = sext i15 %mult_V_2516"   --->   Operation 169 'sext' 'sext_ln818_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.94ns)   --->   "%r_V_2403 = mul i25 %sext_ln70_620, i25 33554249"   --->   Operation 170 'mul' 'r_V_2403' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_2517 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2403, i32 10, i32 24"   --->   Operation 171 'partselect' 'mult_V_2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln818_1272 = sext i15 %mult_V_2517"   --->   Operation 172 'sext' 'sext_ln818_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.94ns)   --->   "%r_V_2404 = mul i25 %sext_ln70_620, i25 146"   --->   Operation 173 'mul' 'r_V_2404' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_2518 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2404, i32 10, i32 24"   --->   Operation 174 'partselect' 'mult_V_2518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln818_1273 = sext i15 %mult_V_2518"   --->   Operation 175 'sext' 'sext_ln818_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.94ns)   --->   "%r_V_2405 = mul i26 %sext_ln1270, i26 67108530"   --->   Operation 176 'mul' 'r_V_2405' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_2519 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2405, i32 10, i32 25"   --->   Operation 177 'partselect' 'mult_V_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_627 = sub i23 0, i23 %sext_ln1273_744"   --->   Operation 178 'sub' 'sub_ln1273_627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 179 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2406 = sub i23 %sub_ln1273_627, i23 %sext_ln1273"   --->   Operation 179 'sub' 'r_V_2406' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_2520 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2406, i32 10, i32 22"   --->   Operation 180 'partselect' 'mult_V_2520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_1007 = sext i13 %mult_V_2520" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.94ns)   --->   "%r_V_2407 = mul i26 %sext_ln1270, i26 67108485"   --->   Operation 182 'mul' 'r_V_2407' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_2521 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2407, i32 10, i32 25"   --->   Operation 183 'partselect' 'mult_V_2521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.94ns)   --->   "%r_V_2408 = mul i26 %sext_ln1270, i26 67108476"   --->   Operation 184 'mul' 'r_V_2408' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_2522 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2408, i32 10, i32 25"   --->   Operation 185 'partselect' 'mult_V_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.83ns)   --->   "%r_V_2409 = add i25 %sext_ln1273_745, i25 %sext_ln1273_735"   --->   Operation 186 'add' 'r_V_2409' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_2523 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2409, i32 10, i32 24"   --->   Operation 187 'partselect' 'mult_V_2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln818_1274 = sext i15 %mult_V_2523"   --->   Operation 188 'sext' 'sext_ln818_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%r_V_2410 = mul i26 %sext_ln1270, i26 415"   --->   Operation 189 'mul' 'r_V_2410' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_2524 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2410, i32 10, i32 25"   --->   Operation 190 'partselect' 'mult_V_2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%mult_V_2525 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read306, i32 8, i32 15"   --->   Operation 191 'partselect' 'mult_V_2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i8 %mult_V_2525" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 192 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.78ns)   --->   "%r_V_2411 = sub i17 0, i17 %sext_ln70_616"   --->   Operation 193 'sub' 'r_V_2411' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_2526 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2411, i32 10, i32 16"   --->   Operation 194 'partselect' 'mult_V_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln818_1275 = sext i7 %mult_V_2526"   --->   Operation 195 'sext' 'sext_ln818_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 16, i32 31"   --->   Operation 196 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i16 %a_V_1"   --->   Operation 197 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln70_622 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 198 'sext' 'sext_ln70_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln70_623 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 199 'sext' 'sext_ln70_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln70_624 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 200 'sext' 'sext_ln70_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln70_625 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 201 'sext' 'sext_ln70_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln70_626 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 202 'sext' 'sext_ln70_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln70_627 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 203 'sext' 'sext_ln70_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln70_628 = sext i16 %a_V_1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 204 'sext' 'sext_ln70_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.78ns)   --->   "%r_V_2413 = sub i17 0, i17 %sext_ln70_628"   --->   Operation 205 'sub' 'r_V_2413' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_2527 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2413, i32 10, i32 16"   --->   Operation 206 'partselect' 'mult_V_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln818_1276 = sext i7 %mult_V_2527"   --->   Operation 207 'sext' 'sext_ln818_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln17_1008 = sext i7 %mult_V_2527" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 208 'sext' 'sext_ln17_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.94ns)   --->   "%r_V_2414 = mul i26 %sext_ln1270_4, i26 289"   --->   Operation 209 'mul' 'r_V_2414' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_2528 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2414, i32 10, i32 25"   --->   Operation 210 'partselect' 'mult_V_2528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.94ns)   --->   "%r_V_2415 = mul i26 %sext_ln1270_4, i26 266"   --->   Operation 211 'mul' 'r_V_2415' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_2529 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2415, i32 10, i32 25"   --->   Operation 212 'partselect' 'mult_V_2529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.94ns)   --->   "%r_V_2416 = mul i21 %sext_ln70_627, i21 2097139"   --->   Operation 213 'mul' 'r_V_2416' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mult_V_2530 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2416, i32 10, i32 20"   --->   Operation 214 'partselect' 'mult_V_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln818_1277 = sext i11 %mult_V_2530"   --->   Operation 215 'sext' 'sext_ln818_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.94ns)   --->   "%r_V_2417 = mul i25 %sext_ln70_626, i25 33554263"   --->   Operation 216 'mul' 'r_V_2417' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_2531 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2417, i32 10, i32 24"   --->   Operation 217 'partselect' 'mult_V_2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln818_1278 = sext i15 %mult_V_2531"   --->   Operation 218 'sext' 'sext_ln818_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.94ns)   --->   "%r_V_2418 = mul i25 %sext_ln70_626, i25 198"   --->   Operation 219 'mul' 'r_V_2418' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_2532 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2418, i32 10, i32 24"   --->   Operation 220 'partselect' 'mult_V_2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln818_1279 = sext i15 %mult_V_2532"   --->   Operation 221 'sext' 'sext_ln818_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 16, i32 31"   --->   Operation 222 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1273_519 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_17, i5 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_747 = sext i21 %shl_ln1273_519"   --->   Operation 224 'sext' 'sext_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1273_520 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_17, i3 0"   --->   Operation 225 'bitconcatenate' 'shl_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1273_748 = sext i19 %shl_ln1273_520"   --->   Operation 226 'sext' 'sext_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.81ns)   --->   "%r_V_2419 = sub i22 %sext_ln1273_747, i22 %sext_ln1273_748"   --->   Operation 227 'sub' 'r_V_2419' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_2533 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2419, i32 10, i32 21"   --->   Operation 228 'partselect' 'mult_V_2533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln818_1280 = sext i12 %mult_V_2533"   --->   Operation 229 'sext' 'sext_ln818_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.94ns)   --->   "%r_V_2420 = mul i24 %sext_ln70_624, i24 94"   --->   Operation 230 'mul' 'r_V_2420' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mult_V_2534 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2420, i32 10, i32 23"   --->   Operation 231 'partselect' 'mult_V_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln818_1281 = sext i14 %mult_V_2534"   --->   Operation 232 'sext' 'sext_ln818_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.94ns)   --->   "%r_V_2421 = mul i25 %sext_ln70_626, i25 185"   --->   Operation 233 'mul' 'r_V_2421' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mult_V_2535 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2421, i32 10, i32 24"   --->   Operation 234 'partselect' 'mult_V_2535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln818_1282 = sext i15 %mult_V_2535"   --->   Operation 235 'sext' 'sext_ln818_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1273_521 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_749 = sext i24 %shl_ln1273_521"   --->   Operation 237 'sext' 'sext_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.83ns)   --->   "%r_V_2422 = add i25 %sext_ln1273_749, i25 %sext_ln70_626"   --->   Operation 238 'add' 'r_V_2422' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_2536 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2422, i32 10, i32 24"   --->   Operation 239 'partselect' 'mult_V_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln818_1283 = sext i15 %mult_V_2536"   --->   Operation 240 'sext' 'sext_ln818_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.94ns)   --->   "%r_V_2423 = mul i26 %sext_ln1270_4, i26 67108498"   --->   Operation 241 'mul' 'r_V_2423' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_2537 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2423, i32 10, i32 25"   --->   Operation 242 'partselect' 'mult_V_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.94ns)   --->   "%r_V_2424 = mul i25 %sext_ln70_626, i25 33554234"   --->   Operation 243 'mul' 'r_V_2424' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_2538 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2424, i32 10, i32 24"   --->   Operation 244 'partselect' 'mult_V_2538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln818_1284 = sext i15 %mult_V_2538"   --->   Operation 245 'sext' 'sext_ln818_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%r_V_2425 = mul i24 %sext_ln70_624, i24 16777122"   --->   Operation 246 'mul' 'r_V_2425' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_2539 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2425, i32 10, i32 23"   --->   Operation 247 'partselect' 'mult_V_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln818_1285 = sext i14 %mult_V_2539"   --->   Operation 248 'sext' 'sext_ln818_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (1.94ns)   --->   "%r_V_2426 = mul i26 %sext_ln1270_4, i26 67108585"   --->   Operation 249 'mul' 'r_V_2426' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_2540 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2426, i32 10, i32 25"   --->   Operation 250 'partselect' 'mult_V_2540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.94ns)   --->   "%r_V_2427 = mul i26 %sext_ln1270_4, i26 299"   --->   Operation 251 'mul' 'r_V_2427' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_2541 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2427, i32 10, i32 25"   --->   Operation 252 'partselect' 'mult_V_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.94ns)   --->   "%r_V_2428 = mul i25 %sext_ln70_626, i25 33554195"   --->   Operation 253 'mul' 'r_V_2428' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_2542 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2428, i32 10, i32 24"   --->   Operation 254 'partselect' 'mult_V_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln818_1286 = sext i15 %mult_V_2542"   --->   Operation 255 'sext' 'sext_ln818_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.94ns)   --->   "%r_V_2429 = mul i23 %sext_ln70_623, i23 52"   --->   Operation 256 'mul' 'r_V_2429' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_2543 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2429, i32 10, i32 22"   --->   Operation 257 'partselect' 'mult_V_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln818_1287 = sext i13 %mult_V_2543"   --->   Operation 258 'sext' 'sext_ln818_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.94ns)   --->   "%r_V_2430 = mul i26 %sext_ln1270_4, i26 426"   --->   Operation 259 'mul' 'r_V_2430' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_2544 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2430, i32 10, i32 25"   --->   Operation 260 'partselect' 'mult_V_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.94ns)   --->   "%r_V_2431 = mul i26 %sext_ln1270_4, i26 439"   --->   Operation 261 'mul' 'r_V_2431' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_2545 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2431, i32 10, i32 25"   --->   Operation 262 'partselect' 'mult_V_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (1.94ns)   --->   "%r_V_2432 = mul i26 %sext_ln1270_4, i26 262"   --->   Operation 263 'mul' 'r_V_2432' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_2546 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2432, i32 10, i32 25"   --->   Operation 264 'partselect' 'mult_V_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_632 = sub i22 0, i22 %sext_ln1273_747"   --->   Operation 265 'sub' 'sub_ln1273_632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 266 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2433 = sub i22 %sub_ln1273_632, i22 %sext_ln70_622"   --->   Operation 266 'sub' 'r_V_2433' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_2547 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2433, i32 10, i32 21"   --->   Operation 267 'partselect' 'mult_V_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln818_1288 = sext i12 %mult_V_2547"   --->   Operation 268 'sext' 'sext_ln818_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (1.94ns)   --->   "%r_V_2434 = mul i26 %sext_ln1270_4, i26 67108579"   --->   Operation 269 'mul' 'r_V_2434' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_2548 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2434, i32 10, i32 25"   --->   Operation 270 'partselect' 'mult_V_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.94ns)   --->   "%r_V_2435 = mul i24 %sext_ln70_624, i24 109"   --->   Operation 271 'mul' 'r_V_2435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_2549 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2435, i32 10, i32 23"   --->   Operation 272 'partselect' 'mult_V_2549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln17_1009 = sext i14 %mult_V_2549" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 273 'sext' 'sext_ln17_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.94ns)   --->   "%r_V_2436 = mul i25 %sext_ln70_626, i25 33554253"   --->   Operation 274 'mul' 'r_V_2436' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mult_V_2550 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2436, i32 10, i32 24"   --->   Operation 275 'partselect' 'mult_V_2550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln818_1289 = sext i15 %mult_V_2550"   --->   Operation 276 'sext' 'sext_ln818_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.94ns)   --->   "%r_V_2437 = mul i24 %sext_ln70_624, i24 84"   --->   Operation 277 'mul' 'r_V_2437' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_2551 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2437, i32 10, i32 23"   --->   Operation 278 'partselect' 'mult_V_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln17_1010 = sext i14 %mult_V_2551" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 279 'sext' 'sext_ln17_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.94ns)   --->   "%r_V_2438 = mul i26 %sext_ln1270_4, i26 67108577"   --->   Operation 280 'mul' 'r_V_2438' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_2552 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2438, i32 10, i32 25"   --->   Operation 281 'partselect' 'mult_V_2552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1273_522 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_17, i1 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1273_750 = sext i17 %shl_ln1273_522"   --->   Operation 283 'sext' 'sext_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1273_751 = sext i17 %shl_ln1273_522"   --->   Operation 284 'sext' 'sext_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1273_752 = sext i17 %shl_ln1273_522"   --->   Operation 285 'sext' 'sext_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.83ns)   --->   "%r_V_2439 = sub i25 %sext_ln1273_749, i25 %sext_ln1273_752"   --->   Operation 286 'sub' 'r_V_2439' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_2553 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2439, i32 10, i32 24"   --->   Operation 287 'partselect' 'mult_V_2553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln818_1290 = sext i15 %mult_V_2553"   --->   Operation 288 'sext' 'sext_ln818_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_2554 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 26, i32 31"   --->   Operation 289 'partselect' 'mult_V_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i6 %mult_V_2554" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 290 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i6 %mult_V_2554" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 291 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.94ns)   --->   "%r_V_2440 = mul i26 %sext_ln1270_4, i26 67108568"   --->   Operation 292 'mul' 'r_V_2440' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_2555 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2440, i32 10, i32 25"   --->   Operation 293 'partselect' 'mult_V_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.94ns)   --->   "%r_V_2441 = mul i24 %sext_ln70_624, i24 75"   --->   Operation 294 'mul' 'r_V_2441' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%mult_V_2556 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2441, i32 10, i32 23"   --->   Operation 295 'partselect' 'mult_V_2556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln17_1011 = sext i14 %mult_V_2556" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 296 'sext' 'sext_ln17_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.83ns)   --->   "%r_V_2442 = sub i25 %sext_ln1273_749, i25 %sext_ln70_626"   --->   Operation 297 'sub' 'r_V_2442' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_2557 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2442, i32 10, i32 24"   --->   Operation 298 'partselect' 'mult_V_2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln818_1291 = sext i15 %mult_V_2557"   --->   Operation 299 'sext' 'sext_ln818_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.94ns)   --->   "%r_V_2443 = mul i23 %sext_ln70_623, i23 59"   --->   Operation 300 'mul' 'r_V_2443' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_2558 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2443, i32 10, i32 22"   --->   Operation 301 'partselect' 'mult_V_2558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln818_1292 = sext i13 %mult_V_2558"   --->   Operation 302 'sext' 'sext_ln818_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.94ns)   --->   "%r_V_2444 = mul i24 %sext_ln70_624, i24 86"   --->   Operation 303 'mul' 'r_V_2444' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_2559 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2444, i32 10, i32 23"   --->   Operation 304 'partselect' 'mult_V_2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln17_1012 = sext i14 %mult_V_2559" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 305 'sext' 'sext_ln17_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_17, i2 0"   --->   Operation 306 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_753 = sext i18 %tmp_18"   --->   Operation 307 'sext' 'sext_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.79ns)   --->   "%r_V_2445 = sub i19 %sext_ln70_625, i19 %sext_ln1273_753"   --->   Operation 308 'sub' 'r_V_2445' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_2560 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2445, i32 10, i32 18"   --->   Operation 309 'partselect' 'mult_V_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln818_1293 = sext i9 %mult_V_2560"   --->   Operation 310 'sext' 'sext_ln818_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.79ns)   --->   "%r_V_2446 = sub i19 %sext_ln1273_753, i19 %sext_ln70_625"   --->   Operation 311 'sub' 'r_V_2446' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%mult_V_2561 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2446, i32 10, i32 18"   --->   Operation 312 'partselect' 'mult_V_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln818_1294 = sext i9 %mult_V_2561"   --->   Operation 313 'sext' 'sext_ln818_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.94ns)   --->   "%r_V_2447 = mul i26 %sext_ln1270_4, i26 67108603"   --->   Operation 314 'mul' 'r_V_2447' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_2562 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2447, i32 10, i32 25"   --->   Operation 315 'partselect' 'mult_V_2562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (1.94ns)   --->   "%r_V_2448 = mul i25 %sext_ln70_626, i25 216"   --->   Operation 316 'mul' 'r_V_2448' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_2563 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2448, i32 10, i32 24"   --->   Operation 317 'partselect' 'mult_V_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln818_1295 = sext i15 %mult_V_2563"   --->   Operation 318 'sext' 'sext_ln818_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.94ns)   --->   "%r_V_2449 = mul i25 %sext_ln70_626, i25 209"   --->   Operation 319 'mul' 'r_V_2449' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%mult_V_2564 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2449, i32 10, i32 24"   --->   Operation 320 'partselect' 'mult_V_2564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln818_1296 = sext i15 %mult_V_2564"   --->   Operation 321 'sext' 'sext_ln818_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.94ns)   --->   "%r_V_2450 = mul i26 %sext_ln1270_4, i26 67108453"   --->   Operation 322 'mul' 'r_V_2450' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_2565 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2450, i32 10, i32 25"   --->   Operation 323 'partselect' 'mult_V_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.94ns)   --->   "%mul_ln1270_51 = mul i26 %sext_ln1270_4, i26 530"   --->   Operation 324 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_2566 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_51, i32 10, i32 25"   --->   Operation 325 'partselect' 'mult_V_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.94ns)   --->   "%r_V_2451 = mul i23 %sext_ln70_623, i23 8388571"   --->   Operation 326 'mul' 'r_V_2451' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_2567 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2451, i32 10, i32 22"   --->   Operation 327 'partselect' 'mult_V_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln818_1297 = sext i13 %mult_V_2567"   --->   Operation 328 'sext' 'sext_ln818_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mult_V_2568 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read306, i32 25, i32 31"   --->   Operation 329 'partselect' 'mult_V_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i7 %mult_V_2568" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 330 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (1.94ns)   --->   "%r_V_2452 = mul i25 %sext_ln70_626, i25 33554194"   --->   Operation 331 'mul' 'r_V_2452' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_2569 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2452, i32 10, i32 24"   --->   Operation 332 'partselect' 'mult_V_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln818_1298 = sext i15 %mult_V_2569"   --->   Operation 333 'sext' 'sext_ln818_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.94ns)   --->   "%r_V_2453 = mul i26 %sext_ln1270_4, i26 296"   --->   Operation 334 'mul' 'r_V_2453' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mult_V_2570 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2453, i32 10, i32 25"   --->   Operation 335 'partselect' 'mult_V_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.94ns)   --->   "%r_V_2454 = mul i26 %sext_ln1270_4, i26 261"   --->   Operation 336 'mul' 'r_V_2454' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_2571 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2454, i32 10, i32 25"   --->   Operation 337 'partselect' 'mult_V_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (1.94ns)   --->   "%r_V_2455 = mul i26 %sext_ln1270_4, i26 67108482"   --->   Operation 338 'mul' 'r_V_2455' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_2572 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2455, i32 10, i32 25"   --->   Operation 339 'partselect' 'mult_V_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_637 = sub i19 0, i19 %sext_ln1273_753"   --->   Operation 340 'sub' 'sub_ln1273_637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2456 = sub i19 %sub_ln1273_637, i19 %sext_ln70_625"   --->   Operation 341 'sub' 'r_V_2456' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_2573 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2456, i32 10, i32 18"   --->   Operation 342 'partselect' 'mult_V_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_1013 = sext i9 %mult_V_2573" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'sext' 'sext_ln17_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.94ns)   --->   "%r_V_2457 = mul i25 %sext_ln70_626, i25 33554188"   --->   Operation 344 'mul' 'r_V_2457' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_2574 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2457, i32 10, i32 24"   --->   Operation 345 'partselect' 'mult_V_2574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln818_1299 = sext i15 %mult_V_2574"   --->   Operation 346 'sext' 'sext_ln818_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (1.94ns)   --->   "%r_V_2458 = mul i26 %sext_ln1270_4, i26 368"   --->   Operation 347 'mul' 'r_V_2458' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mult_V_2575 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2458, i32 10, i32 25"   --->   Operation 348 'partselect' 'mult_V_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.94ns)   --->   "%r_V_2459 = mul i24 %sext_ln70_624, i24 16777105"   --->   Operation 349 'mul' 'r_V_2459' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mult_V_2576 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2459, i32 10, i32 23"   --->   Operation 350 'partselect' 'mult_V_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln818_1300 = sext i14 %mult_V_2576"   --->   Operation 351 'sext' 'sext_ln818_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln1273_523 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_17, i4 0"   --->   Operation 352 'bitconcatenate' 'shl_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1273_754 = sext i20 %shl_ln1273_523"   --->   Operation 353 'sext' 'sext_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.80ns)   --->   "%r_V_2460 = sub i21 %sext_ln1273_754, i21 %sext_ln1273_751"   --->   Operation 354 'sub' 'r_V_2460' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_2577 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2460, i32 10, i32 20"   --->   Operation 355 'partselect' 'mult_V_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln818_1301 = sext i11 %mult_V_2577"   --->   Operation 356 'sext' 'sext_ln818_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (1.94ns)   --->   "%r_V_2461 = mul i26 %sext_ln1270_4, i26 476"   --->   Operation 357 'mul' 'r_V_2461' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mult_V_2578 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2461, i32 10, i32 25"   --->   Operation 358 'partselect' 'mult_V_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (1.94ns)   --->   "%r_V_2462 = mul i23 %sext_ln70_623, i23 8388569"   --->   Operation 359 'mul' 'r_V_2462' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_2579 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2462, i32 10, i32 22"   --->   Operation 360 'partselect' 'mult_V_2579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln17_1014 = sext i13 %mult_V_2579" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 361 'sext' 'sext_ln17_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.94ns)   --->   "%r_V_2463 = mul i23 %sext_ln70_623, i23 8388558"   --->   Operation 362 'mul' 'r_V_2463' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_2580 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2463, i32 10, i32 22"   --->   Operation 363 'partselect' 'mult_V_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln818_1302 = sext i13 %mult_V_2580"   --->   Operation 364 'sext' 'sext_ln818_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (1.94ns)   --->   "%r_V_2464 = mul i26 %sext_ln1270_4, i26 293"   --->   Operation 365 'mul' 'r_V_2464' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_2581 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2464, i32 10, i32 25"   --->   Operation 366 'partselect' 'mult_V_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (1.94ns)   --->   "%r_V_2465 = mul i25 %sext_ln70_626, i25 33554290"   --->   Operation 367 'mul' 'r_V_2465' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_2582 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2465, i32 10, i32 24"   --->   Operation 368 'partselect' 'mult_V_2582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln818_1303 = sext i15 %mult_V_2582"   --->   Operation 369 'sext' 'sext_ln818_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (1.94ns)   --->   "%r_V_2466 = mul i26 %sext_ln1270_4, i26 362"   --->   Operation 370 'mul' 'r_V_2466' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_2583 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2466, i32 10, i32 25"   --->   Operation 371 'partselect' 'mult_V_2583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1273_524 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_17, i7 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1273_755 = sext i23 %shl_ln1273_524"   --->   Operation 373 'sext' 'sext_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.82ns)   --->   "%r_V_2467 = sub i24 %sext_ln1273_755, i24 %sext_ln1273_750"   --->   Operation 374 'sub' 'r_V_2467' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_2584 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2467, i32 10, i32 23"   --->   Operation 375 'partselect' 'mult_V_2584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln818_1304 = sext i14 %mult_V_2584"   --->   Operation 376 'sext' 'sext_ln818_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (1.94ns)   --->   "%r_V_2468 = mul i25 %sext_ln70_626, i25 162"   --->   Operation 377 'mul' 'r_V_2468' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_2585 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2468, i32 10, i32 24"   --->   Operation 378 'partselect' 'mult_V_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln818_1305 = sext i15 %mult_V_2585"   --->   Operation 379 'sext' 'sext_ln818_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 32, i32 47"   --->   Operation 380 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln70_629 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 381 'sext' 'sext_ln70_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln70_630 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 382 'sext' 'sext_ln70_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln70_631 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 383 'sext' 'sext_ln70_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln70_632 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 384 'sext' 'sext_ln70_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln70_633 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 385 'sext' 'sext_ln70_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln70_634 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 386 'sext' 'sext_ln70_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln70_635 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 387 'sext' 'sext_ln70_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln70_636 = sext i16 %a_V_2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 388 'sext' 'sext_ln70_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 32, i32 47"   --->   Operation 389 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln1273_525 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_19, i7 0"   --->   Operation 390 'bitconcatenate' 'shl_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1273_756 = sext i23 %shl_ln1273_525"   --->   Operation 391 'sext' 'sext_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1273_526 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_19, i1 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_757 = sext i17 %shl_ln1273_526"   --->   Operation 393 'sext' 'sext_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.82ns)   --->   "%r_V_2470 = sub i24 %sext_ln1273_756, i24 %sext_ln1273_757"   --->   Operation 394 'sub' 'r_V_2470' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_2586 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2470, i32 10, i32 23"   --->   Operation 395 'partselect' 'mult_V_2586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln17_1015 = sext i14 %mult_V_2586" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 396 'sext' 'sext_ln17_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln1273_527 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_19, i5 0"   --->   Operation 397 'bitconcatenate' 'shl_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1273_758 = sext i21 %shl_ln1273_527"   --->   Operation 398 'sext' 'sext_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.81ns)   --->   "%r_V_2471 = sub i22 0, i22 %sext_ln1273_758"   --->   Operation 399 'sub' 'r_V_2471' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%mult_V_2587 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2471, i32 10, i32 21"   --->   Operation 400 'partselect' 'mult_V_2587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln17_1016 = sext i12 %mult_V_2587" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'sext' 'sext_ln17_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.94ns)   --->   "%r_V_2472 = mul i25 %sext_ln70_633, i25 33554287"   --->   Operation 402 'mul' 'r_V_2472' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_2588 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2472, i32 10, i32 24"   --->   Operation 403 'partselect' 'mult_V_2588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln818_1306 = sext i15 %mult_V_2588"   --->   Operation 404 'sext' 'sext_ln818_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (1.94ns)   --->   "%mul_ln1270_52 = mul i26 %sext_ln70_630, i26 660"   --->   Operation 405 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_2589 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_52, i32 10, i32 25"   --->   Operation 406 'partselect' 'mult_V_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.94ns)   --->   "%r_V_2473 = mul i25 %sext_ln70_633, i25 195"   --->   Operation 407 'mul' 'r_V_2473' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_2590 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2473, i32 10, i32 24"   --->   Operation 408 'partselect' 'mult_V_2590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln818_1307 = sext i15 %mult_V_2590"   --->   Operation 409 'sext' 'sext_ln818_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1273_528 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_19, i4 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1273_759 = sext i20 %shl_ln1273_528"   --->   Operation 411 'sext' 'sext_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1273_760 = sext i20 %shl_ln1273_528"   --->   Operation 412 'sext' 'sext_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1273_529 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_19, i2 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1273_761 = sext i18 %shl_ln1273_529"   --->   Operation 414 'sext' 'sext_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1273_762 = sext i18 %shl_ln1273_529"   --->   Operation 415 'sext' 'sext_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1273_763 = sext i18 %shl_ln1273_529"   --->   Operation 416 'sext' 'sext_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.80ns)   --->   "%r_V_2474 = add i21 %sext_ln1273_760, i21 %sext_ln1273_763"   --->   Operation 417 'add' 'r_V_2474' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_2591 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2474, i32 10, i32 20"   --->   Operation 418 'partselect' 'mult_V_2591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln17_1017 = sext i11 %mult_V_2591" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'sext' 'sext_ln17_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.94ns)   --->   "%r_V_2475 = mul i24 %sext_ln70_631, i24 77"   --->   Operation 420 'mul' 'r_V_2475' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mult_V_2592 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2475, i32 10, i32 23"   --->   Operation 421 'partselect' 'mult_V_2592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln818_1308 = sext i14 %mult_V_2592"   --->   Operation 422 'sext' 'sext_ln818_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (1.94ns)   --->   "%r_V_2476 = mul i25 %sext_ln70_633, i25 33554187"   --->   Operation 423 'mul' 'r_V_2476' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_2593 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2476, i32 10, i32 24"   --->   Operation 424 'partselect' 'mult_V_2593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln818_1309 = sext i15 %mult_V_2593"   --->   Operation 425 'sext' 'sext_ln818_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mult_V_2594 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read306, i32 36, i32 47"   --->   Operation 426 'partselect' 'mult_V_2594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i12 %mult_V_2594" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 427 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.78ns)   --->   "%r_V_2477 = sub i17 0, i17 %sext_ln70_635"   --->   Operation 428 'sub' 'r_V_2477' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%mult_V_2595 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2477, i32 10, i32 16"   --->   Operation 429 'partselect' 'mult_V_2595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln818_1310 = sext i7 %mult_V_2595"   --->   Operation 430 'sext' 'sext_ln818_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.82ns)   --->   "%r_V_2478 = sub i24 0, i24 %sext_ln1273_756"   --->   Operation 431 'sub' 'r_V_2478' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_2596 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2478, i32 10, i32 23"   --->   Operation 432 'partselect' 'mult_V_2596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln17_1018 = sext i14 %mult_V_2596" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 433 'sext' 'sext_ln17_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.94ns)   --->   "%mul_ln1270_53 = mul i26 %sext_ln70_630, i26 600"   --->   Operation 434 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_2597 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_53, i32 10, i32 25"   --->   Operation 435 'partselect' 'mult_V_2597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (1.94ns)   --->   "%r_V_2479 = mul i26 %sext_ln70_630, i26 67108525"   --->   Operation 436 'mul' 'r_V_2479' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_2598 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2479, i32 10, i32 25"   --->   Operation 437 'partselect' 'mult_V_2598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.94ns)   --->   "%r_V_2480 = mul i23 %sext_ln70_636, i23 8388561"   --->   Operation 438 'mul' 'r_V_2480' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_2599 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2480, i32 10, i32 22"   --->   Operation 439 'partselect' 'mult_V_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln17_1019 = sext i13 %mult_V_2599" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 440 'sext' 'sext_ln17_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln1273_530 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0"   --->   Operation 441 'bitconcatenate' 'shl_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1273_764 = sext i24 %shl_ln1273_530"   --->   Operation 442 'sext' 'sext_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.83ns)   --->   "%r_V_2481 = sub i25 %sext_ln1273_762, i25 %sext_ln1273_764"   --->   Operation 443 'sub' 'r_V_2481' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%mult_V_2600 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2481, i32 10, i32 24"   --->   Operation 444 'partselect' 'mult_V_2600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln818_1311 = sext i15 %mult_V_2600"   --->   Operation 445 'sext' 'sext_ln818_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln1273_531 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_19, i6 0"   --->   Operation 446 'bitconcatenate' 'shl_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1273_765 = sext i22 %shl_ln1273_531"   --->   Operation 447 'sext' 'sext_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.83ns)   --->   "%r_V_2482 = sub i25 %sext_ln1273_765, i25 %sext_ln1273_764"   --->   Operation 448 'sub' 'r_V_2482' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_2601 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2482, i32 10, i32 24"   --->   Operation 449 'partselect' 'mult_V_2601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln818_1312 = sext i15 %mult_V_2601"   --->   Operation 450 'sext' 'sext_ln818_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.94ns)   --->   "%r_V_2483 = mul i26 %sext_ln70_630, i26 67108538"   --->   Operation 451 'mul' 'r_V_2483' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%mult_V_2602 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2483, i32 10, i32 25"   --->   Operation 452 'partselect' 'mult_V_2602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.82ns)   --->   "%r_V_2484 = sub i24 %sext_ln1273_759, i24 %sext_ln1273_756"   --->   Operation 453 'sub' 'r_V_2484' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_2603 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2484, i32 10, i32 23"   --->   Operation 454 'partselect' 'mult_V_2603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln818_1313 = sext i14 %mult_V_2603"   --->   Operation 455 'sext' 'sext_ln818_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln1273_532 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_19, i3 0"   --->   Operation 456 'bitconcatenate' 'shl_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1273_766 = sext i19 %shl_ln1273_532"   --->   Operation 457 'sext' 'sext_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_767 = sext i19 %shl_ln1273_532"   --->   Operation 458 'sext' 'sext_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.80ns)   --->   "%r_V_2485 = sub i20 %sext_ln1273_767, i20 %sext_ln70_632"   --->   Operation 459 'sub' 'r_V_2485' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_2604 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2485, i32 10, i32 19"   --->   Operation 460 'partselect' 'mult_V_2604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln818_1314 = sext i10 %mult_V_2604"   --->   Operation 461 'sext' 'sext_ln818_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.94ns)   --->   "%r_V_2486 = mul i24 %sext_ln70_631, i24 16777107"   --->   Operation 462 'mul' 'r_V_2486' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%mult_V_2605 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2486, i32 10, i32 23"   --->   Operation 463 'partselect' 'mult_V_2605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln17_1020 = sext i14 %mult_V_2605" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 464 'sext' 'sext_ln17_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.79ns)   --->   "%r_V_2487 = sub i19 0, i19 %sext_ln1273_761"   --->   Operation 465 'sub' 'r_V_2487' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_2606 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2487, i32 10, i32 18"   --->   Operation 466 'partselect' 'mult_V_2606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln818_1315 = sext i9 %mult_V_2606"   --->   Operation 467 'sext' 'sext_ln818_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (1.94ns)   --->   "%r_V_2488 = mul i25 %sext_ln70_633, i25 33554198"   --->   Operation 468 'mul' 'r_V_2488' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_2607 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2488, i32 10, i32 24"   --->   Operation 469 'partselect' 'mult_V_2607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln818_1316 = sext i15 %mult_V_2607"   --->   Operation 470 'sext' 'sext_ln818_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (1.94ns)   --->   "%r_V_2489 = mul i25 %sext_ln70_633, i25 33554205"   --->   Operation 471 'mul' 'r_V_2489' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_2608 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2489, i32 10, i32 24"   --->   Operation 472 'partselect' 'mult_V_2608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln818_1317 = sext i15 %mult_V_2608"   --->   Operation 473 'sext' 'sext_ln818_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.82ns)   --->   "%r_V_2490 = sub i24 %sext_ln1273_766, i24 %sext_ln1273_756"   --->   Operation 474 'sub' 'r_V_2490' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_2609 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2490, i32 10, i32 23"   --->   Operation 475 'partselect' 'mult_V_2609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln17_1021 = sext i14 %mult_V_2609" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 476 'sext' 'sext_ln17_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (1.94ns)   --->   "%r_V_2491 = mul i26 %sext_ln70_630, i26 402"   --->   Operation 477 'mul' 'r_V_2491' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%mult_V_2610 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2491, i32 10, i32 25"   --->   Operation 478 'partselect' 'mult_V_2610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (1.94ns)   --->   "%mul_ln1270_54 = mul i26 %sext_ln70_630, i26 67108105"   --->   Operation 479 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_2611 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_54, i32 10, i32 25"   --->   Operation 480 'partselect' 'mult_V_2611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (1.94ns)   --->   "%r_V_2492 = mul i25 %sext_ln70_633, i25 33554201"   --->   Operation 481 'mul' 'r_V_2492' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_2612 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2492, i32 10, i32 24"   --->   Operation 482 'partselect' 'mult_V_2612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln818_1318 = sext i15 %mult_V_2612"   --->   Operation 483 'sext' 'sext_ln818_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (1.94ns)   --->   "%r_V_2493 = mul i25 %sext_ln70_633, i25 185"   --->   Operation 484 'mul' 'r_V_2493' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_2613 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2493, i32 10, i32 24"   --->   Operation 485 'partselect' 'mult_V_2613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln818_1319 = sext i15 %mult_V_2613"   --->   Operation 486 'sext' 'sext_ln818_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (1.94ns)   --->   "%r_V_2494 = mul i26 %sext_ln70_630, i26 67108540"   --->   Operation 487 'mul' 'r_V_2494' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%mult_V_2614 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2494, i32 10, i32 25"   --->   Operation 488 'partselect' 'mult_V_2614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (1.94ns)   --->   "%r_V_2495 = mul i25 %sext_ln70_633, i25 33554279"   --->   Operation 489 'mul' 'r_V_2495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_2615 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2495, i32 10, i32 24"   --->   Operation 490 'partselect' 'mult_V_2615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln818_1320 = sext i15 %mult_V_2615"   --->   Operation 491 'sext' 'sext_ln818_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (1.94ns)   --->   "%r_V_2496 = mul i24 %sext_ln70_631, i24 108"   --->   Operation 492 'mul' 'r_V_2496' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%mult_V_2616 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2496, i32 10, i32 23"   --->   Operation 493 'partselect' 'mult_V_2616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln818_1321 = sext i14 %mult_V_2616"   --->   Operation 494 'sext' 'sext_ln818_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (1.94ns)   --->   "%r_V_2497 = mul i26 %sext_ln70_630, i26 439"   --->   Operation 495 'mul' 'r_V_2497' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_2617 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2497, i32 10, i32 25"   --->   Operation 496 'partselect' 'mult_V_2617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (1.94ns)   --->   "%r_V_2498 = mul i24 %sext_ln70_631, i24 110"   --->   Operation 497 'mul' 'r_V_2498' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_2618 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2498, i32 10, i32 23"   --->   Operation 498 'partselect' 'mult_V_2618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln818_1322 = sext i14 %mult_V_2618"   --->   Operation 499 'sext' 'sext_ln818_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (1.94ns)   --->   "%r_V_2499 = mul i23 %sext_ln70_636, i23 42"   --->   Operation 500 'mul' 'r_V_2499' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%mult_V_2619 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2499, i32 10, i32 22"   --->   Operation 501 'partselect' 'mult_V_2619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln17_1022 = sext i13 %mult_V_2619" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'sext' 'sext_ln17_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (1.94ns)   --->   "%r_V_2500 = mul i26 %sext_ln70_630, i26 426"   --->   Operation 503 'mul' 'r_V_2500' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mult_V_2620 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2500, i32 10, i32 25"   --->   Operation 504 'partselect' 'mult_V_2620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (1.94ns)   --->   "%r_V_2501 = mul i23 %sext_ln70_636, i23 45"   --->   Operation 505 'mul' 'r_V_2501' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_2621 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2501, i32 10, i32 22"   --->   Operation 506 'partselect' 'mult_V_2621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln818_1323 = sext i13 %mult_V_2621"   --->   Operation 507 'sext' 'sext_ln818_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (1.94ns)   --->   "%r_V_2502 = mul i25 %sext_ln70_633, i25 162"   --->   Operation 508 'mul' 'r_V_2502' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_2622 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2502, i32 10, i32 24"   --->   Operation 509 'partselect' 'mult_V_2622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln818_1324 = sext i15 %mult_V_2622"   --->   Operation 510 'sext' 'sext_ln818_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.80ns)   --->   "%r_V_2503 = sub i21 %sext_ln1273_760, i21 %sext_ln70_634"   --->   Operation 511 'sub' 'r_V_2503' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_2623 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2503, i32 10, i32 20"   --->   Operation 512 'partselect' 'mult_V_2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln818_1325 = sext i11 %mult_V_2623"   --->   Operation 513 'sext' 'sext_ln818_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (1.94ns)   --->   "%r_V_2504 = mul i22 %sext_ln70_629, i22 23"   --->   Operation 514 'mul' 'r_V_2504' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_2624 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2504, i32 10, i32 21"   --->   Operation 515 'partselect' 'mult_V_2624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln17_1023 = sext i12 %mult_V_2624" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 516 'sext' 'sext_ln17_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (1.94ns)   --->   "%r_V_2505 = mul i26 %sext_ln70_630, i26 67108475"   --->   Operation 517 'mul' 'r_V_2505' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%mult_V_2625 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2505, i32 10, i32 25"   --->   Operation 518 'partselect' 'mult_V_2625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (1.94ns)   --->   "%r_V_2506 = mul i25 %sext_ln70_633, i25 220"   --->   Operation 519 'mul' 'r_V_2506' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_2626 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2506, i32 10, i32 24"   --->   Operation 520 'partselect' 'mult_V_2626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln818_1326 = sext i15 %mult_V_2626"   --->   Operation 521 'sext' 'sext_ln818_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.94ns)   --->   "%r_V_2507 = mul i23 %sext_ln70_636, i23 8388550"   --->   Operation 522 'mul' 'r_V_2507' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%mult_V_2627 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2507, i32 10, i32 22"   --->   Operation 523 'partselect' 'mult_V_2627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln818_1327 = sext i13 %mult_V_2627"   --->   Operation 524 'sext' 'sext_ln818_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.94ns)   --->   "%r_V_2508 = mul i26 %sext_ln70_630, i26 399"   --->   Operation 525 'mul' 'r_V_2508' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_2628 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2508, i32 10, i32 25"   --->   Operation 526 'partselect' 'mult_V_2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (1.94ns)   --->   "%r_V_2509 = mul i24 %sext_ln70_631, i24 105"   --->   Operation 527 'mul' 'r_V_2509' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_2629 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2509, i32 10, i32 23"   --->   Operation 528 'partselect' 'mult_V_2629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln17_1024 = sext i14 %mult_V_2629" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 529 'sext' 'sext_ln17_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (1.94ns)   --->   "%r_V_2510 = mul i26 %sext_ln70_630, i26 314"   --->   Operation 530 'mul' 'r_V_2510' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mult_V_2630 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2510, i32 10, i32 25"   --->   Operation 531 'partselect' 'mult_V_2630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_2631 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 42, i32 47"   --->   Operation 532 'partselect' 'mult_V_2631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i6 %mult_V_2631" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 533 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.94ns)   --->   "%r_V_2511 = mul i26 %sext_ln70_630, i26 282"   --->   Operation 534 'mul' 'r_V_2511' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_2632 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2511, i32 10, i32 25"   --->   Operation 535 'partselect' 'mult_V_2632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (1.94ns)   --->   "%mul_ln1270_55 = mul i26 %sext_ln70_630, i26 67108246"   --->   Operation 536 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%mult_V_2633 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_55, i32 10, i32 25"   --->   Operation 537 'partselect' 'mult_V_2633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (1.94ns)   --->   "%r_V_2512 = mul i23 %sext_ln70_636, i23 61"   --->   Operation 538 'mul' 'r_V_2512' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_2634 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2512, i32 10, i32 22"   --->   Operation 539 'partselect' 'mult_V_2634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln17_1025 = sext i13 %mult_V_2634" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 540 'sext' 'sext_ln17_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.94ns)   --->   "%r_V_2513 = mul i24 %sext_ln70_631, i24 114"   --->   Operation 541 'mul' 'r_V_2513' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_2635 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2513, i32 10, i32 23"   --->   Operation 542 'partselect' 'mult_V_2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln17_1026 = sext i14 %mult_V_2635" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 543 'sext' 'sext_ln17_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (1.94ns)   --->   "%r_V_2514 = mul i25 %sext_ln70_633, i25 178"   --->   Operation 544 'mul' 'r_V_2514' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_2636 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2514, i32 10, i32 24"   --->   Operation 545 'partselect' 'mult_V_2636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_1328 = sext i15 %mult_V_2636"   --->   Operation 546 'sext' 'sext_ln818_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (1.94ns)   --->   "%r_V_2515 = mul i24 %sext_ln70_631, i24 84"   --->   Operation 547 'mul' 'r_V_2515' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_2637 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2515, i32 10, i32 23"   --->   Operation 548 'partselect' 'mult_V_2637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln818_1329 = sext i14 %mult_V_2637"   --->   Operation 549 'sext' 'sext_ln818_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (1.94ns)   --->   "%r_V_2516 = mul i26 %sext_ln70_630, i26 271"   --->   Operation 550 'mul' 'r_V_2516' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%mult_V_2638 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2516, i32 10, i32 25"   --->   Operation 551 'partselect' 'mult_V_2638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (1.94ns)   --->   "%r_V_2517 = mul i25 %sext_ln70_633, i25 204"   --->   Operation 552 'mul' 'r_V_2517' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_2639 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2517, i32 10, i32 24"   --->   Operation 553 'partselect' 'mult_V_2639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln818_1330 = sext i15 %mult_V_2639"   --->   Operation 554 'sext' 'sext_ln818_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (1.94ns)   --->   "%mul_ln1270_56 = mul i26 %sext_ln70_630, i26 608"   --->   Operation 555 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%mult_V_2640 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_56, i32 10, i32 25"   --->   Operation 556 'partselect' 'mult_V_2640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%a_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 48, i32 63"   --->   Operation 557 'partselect' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln70_637 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 558 'sext' 'sext_ln70_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln70_638 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 559 'sext' 'sext_ln70_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln70_639 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 560 'sext' 'sext_ln70_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln70_640 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 561 'sext' 'sext_ln70_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln70_641 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 562 'sext' 'sext_ln70_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln70_642 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 563 'sext' 'sext_ln70_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln70_643 = sext i16 %a_V_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 564 'sext' 'sext_ln70_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (1.94ns)   --->   "%r_V_2519 = mul i25 %sext_ln70_643, i25 33554203"   --->   Operation 565 'mul' 'r_V_2519' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_2641 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2519, i32 10, i32 24"   --->   Operation 566 'partselect' 'mult_V_2641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln818_1331 = sext i15 %mult_V_2641"   --->   Operation 567 'sext' 'sext_ln818_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 48, i32 63"   --->   Operation 568 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1273_533 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_20, i7 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1273_768 = sext i23 %shl_ln1273_533"   --->   Operation 570 'sext' 'sext_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln1273_769 = sext i23 %shl_ln1273_533"   --->   Operation 571 'sext' 'sext_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.82ns)   --->   "%r_V_2554 = sub i24 0, i24 %sext_ln1273_769"   --->   Operation 572 'sub' 'r_V_2554' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln1273_534 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_20, i4 0"   --->   Operation 573 'bitconcatenate' 'shl_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1273_770 = sext i20 %shl_ln1273_534"   --->   Operation 574 'sext' 'sext_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1273_771 = sext i20 %shl_ln1273_534"   --->   Operation 575 'sext' 'sext_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.83ns)   --->   "%r_V_2520 = sub i24 %r_V_2554, i24 %sext_ln1273_771"   --->   Operation 576 'sub' 'r_V_2520' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mult_V_2642 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2520, i32 10, i32 23"   --->   Operation 577 'partselect' 'mult_V_2642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln17_1027 = sext i14 %mult_V_2642" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 578 'sext' 'sext_ln17_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln1273_535 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_20, i3 0"   --->   Operation 579 'bitconcatenate' 'shl_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1273_772 = sext i19 %shl_ln1273_535"   --->   Operation 580 'sext' 'sext_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_654 = sub i20 0, i20 %sext_ln1273_772"   --->   Operation 581 'sub' 'sub_ln1273_654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2521 = sub i20 %sub_ln1273_654, i20 %sext_ln70_642"   --->   Operation 582 'sub' 'r_V_2521' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%mult_V_2643 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2521, i32 10, i32 19"   --->   Operation 583 'partselect' 'mult_V_2643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln818_1332 = sext i10 %mult_V_2643"   --->   Operation 584 'sext' 'sext_ln818_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%shl_ln1273_536 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_20, i5 0"   --->   Operation 585 'bitconcatenate' 'shl_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1273_773 = sext i21 %shl_ln1273_536"   --->   Operation 586 'sext' 'sext_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1273_537 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_20, i2 0"   --->   Operation 587 'bitconcatenate' 'shl_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1273_774 = sext i18 %shl_ln1273_537"   --->   Operation 588 'sext' 'sext_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1273_775 = sext i18 %shl_ln1273_537"   --->   Operation 589 'sext' 'sext_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.81ns)   --->   "%r_V_2522 = sub i22 %sext_ln1273_773, i22 %sext_ln1273_775"   --->   Operation 590 'sub' 'r_V_2522' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_2644 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2522, i32 10, i32 21"   --->   Operation 591 'partselect' 'mult_V_2644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln818_1333 = sext i12 %mult_V_2644"   --->   Operation 592 'sext' 'sext_ln818_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (1.94ns)   --->   "%r_V_2523 = mul i26 %sext_ln70_640, i26 447"   --->   Operation 593 'mul' 'r_V_2523' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%mult_V_2645 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2523, i32 10, i32 25"   --->   Operation 594 'partselect' 'mult_V_2645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (1.94ns)   --->   "%r_V_2524 = mul i24 %sext_ln70_639, i24 115"   --->   Operation 595 'mul' 'r_V_2524' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_2646 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2524, i32 10, i32 23"   --->   Operation 596 'partselect' 'mult_V_2646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln17_1028 = sext i14 %mult_V_2646" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 597 'sext' 'sext_ln17_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (1.94ns)   --->   "%mul_ln1270_57 = mul i26 %sext_ln70_640, i26 67108311"   --->   Operation 598 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_2647 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_57, i32 10, i32 25"   --->   Operation 599 'partselect' 'mult_V_2647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (1.94ns)   --->   "%r_V_2525 = mul i25 %sext_ln70_643, i25 33554229"   --->   Operation 600 'mul' 'r_V_2525' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%mult_V_2648 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2525, i32 10, i32 24"   --->   Operation 601 'partselect' 'mult_V_2648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln818_1334 = sext i15 %mult_V_2648"   --->   Operation 602 'sext' 'sext_ln818_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.94ns)   --->   "%r_V_2526 = mul i21 %sext_ln70_641, i21 11"   --->   Operation 603 'mul' 'r_V_2526' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_2649 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2526, i32 10, i32 20"   --->   Operation 604 'partselect' 'mult_V_2649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln17_1029 = sext i11 %mult_V_2649" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 605 'sext' 'sext_ln17_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln17_1030 = sext i11 %mult_V_2649" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 606 'sext' 'sext_ln17_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (1.94ns)   --->   "%r_V_2527 = mul i25 %sext_ln70_643, i25 33554237"   --->   Operation 607 'mul' 'r_V_2527' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_2650 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2527, i32 10, i32 24"   --->   Operation 608 'partselect' 'mult_V_2650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln818_1335 = sext i15 %mult_V_2650"   --->   Operation 609 'sext' 'sext_ln818_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.78ns)   --->   "%r_V_2528 = sub i17 0, i17 %sext_ln70_638"   --->   Operation 610 'sub' 'r_V_2528' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_2651 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2528, i32 10, i32 16"   --->   Operation 611 'partselect' 'mult_V_2651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln818_1336 = sext i7 %mult_V_2651"   --->   Operation 612 'sext' 'sext_ln818_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln17_1031 = sext i7 %mult_V_2651" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 613 'sext' 'sext_ln17_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln1273_538 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_20, i9 0"   --->   Operation 614 'bitconcatenate' 'shl_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1273_776 = sext i25 %shl_ln1273_538"   --->   Operation 615 'sext' 'sext_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.83ns)   --->   "%sub_ln1273_658 = sub i26 0, i26 %sext_ln1273_776"   --->   Operation 616 'sub' 'sub_ln1273_658' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.84ns)   --->   "%r_V_2529 = sub i26 %sub_ln1273_658, i26 %sext_ln1273_768"   --->   Operation 617 'sub' 'r_V_2529' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%mult_V_2652 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2529, i32 10, i32 25"   --->   Operation 618 'partselect' 'mult_V_2652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.94ns)   --->   "%r_V_2530 = mul i26 %sext_ln70_640, i26 67108510"   --->   Operation 619 'mul' 'r_V_2530' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_2653 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2530, i32 10, i32 25"   --->   Operation 620 'partselect' 'mult_V_2653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.80ns)   --->   "%r_V_2531 = sub i21 %sext_ln1273_770, i21 %sext_ln70_641"   --->   Operation 621 'sub' 'r_V_2531' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mult_V_2654 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2531, i32 10, i32 20"   --->   Operation 622 'partselect' 'mult_V_2654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln818_1337 = sext i11 %mult_V_2654"   --->   Operation 623 'sext' 'sext_ln818_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (1.94ns)   --->   "%r_V_2532 = mul i26 %sext_ln70_640, i26 67108572"   --->   Operation 624 'mul' 'r_V_2532' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_2655 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2532, i32 10, i32 25"   --->   Operation 625 'partselect' 'mult_V_2655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_661 = sub i22 0, i22 %sext_ln1273_773"   --->   Operation 626 'sub' 'sub_ln1273_661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2533 = sub i22 %sub_ln1273_661, i22 %sext_ln1273_775"   --->   Operation 627 'sub' 'r_V_2533' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mult_V_2656 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2533, i32 10, i32 21"   --->   Operation 628 'partselect' 'mult_V_2656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln17_1032 = sext i12 %mult_V_2656" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 629 'sext' 'sext_ln17_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (1.94ns)   --->   "%mul_ln1270_58 = mul i26 %sext_ln70_640, i26 67108169"   --->   Operation 630 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_2657 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_58, i32 10, i32 25"   --->   Operation 631 'partselect' 'mult_V_2657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (1.94ns)   --->   "%r_V_2534 = mul i26 %sext_ln70_640, i26 67108441"   --->   Operation 632 'mul' 'r_V_2534' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%mult_V_2658 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2534, i32 10, i32 25"   --->   Operation 633 'partselect' 'mult_V_2658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.80ns)   --->   "%r_V_2535 = sub i21 %sext_ln70_641, i21 %sext_ln1273_770"   --->   Operation 634 'sub' 'r_V_2535' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%mult_V_2659 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2535, i32 10, i32 20"   --->   Operation 635 'partselect' 'mult_V_2659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln818_1338 = sext i11 %mult_V_2659"   --->   Operation 636 'sext' 'sext_ln818_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.94ns)   --->   "%r_V_2536 = mul i26 %sext_ln70_640, i26 67108365"   --->   Operation 637 'mul' 'r_V_2536' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_2660 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2536, i32 10, i32 25"   --->   Operation 638 'partselect' 'mult_V_2660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (1.94ns)   --->   "%r_V_2537 = mul i25 %sext_ln70_643, i25 33554276"   --->   Operation 639 'mul' 'r_V_2537' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%mult_V_2661 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2537, i32 10, i32 24"   --->   Operation 640 'partselect' 'mult_V_2661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln818_1339 = sext i15 %mult_V_2661"   --->   Operation 641 'sext' 'sext_ln818_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (1.94ns)   --->   "%r_V_2538 = mul i26 %sext_ln70_640, i26 402"   --->   Operation 642 'mul' 'r_V_2538' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_2662 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2538, i32 10, i32 25"   --->   Operation 643 'partselect' 'mult_V_2662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (1.94ns)   --->   "%r_V_2539 = mul i24 %sext_ln70_639, i24 16777108"   --->   Operation 644 'mul' 'r_V_2539' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_2663 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2539, i32 10, i32 23"   --->   Operation 645 'partselect' 'mult_V_2663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln818_1340 = sext i14 %mult_V_2663"   --->   Operation 646 'sext' 'sext_ln818_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (1.94ns)   --->   "%r_V_2540 = mul i22 %sext_ln70_637, i22 4194278"   --->   Operation 647 'mul' 'r_V_2540' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%mult_V_2664 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2540, i32 10, i32 21"   --->   Operation 648 'partselect' 'mult_V_2664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln17_1033 = sext i12 %mult_V_2664" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 649 'sext' 'sext_ln17_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (1.94ns)   --->   "%mul_ln1270_59 = mul i26 %sext_ln70_640, i26 557"   --->   Operation 650 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_2665 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_59, i32 10, i32 25"   --->   Operation 651 'partselect' 'mult_V_2665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (1.94ns)   --->   "%r_V_2541 = mul i26 %sext_ln70_640, i26 67108537"   --->   Operation 652 'mul' 'r_V_2541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%mult_V_2666 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2541, i32 10, i32 25"   --->   Operation 653 'partselect' 'mult_V_2666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.94ns)   --->   "%r_V_2542 = mul i26 %sext_ln70_640, i26 499"   --->   Operation 654 'mul' 'r_V_2542' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_2667 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2542, i32 10, i32 25"   --->   Operation 655 'partselect' 'mult_V_2667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (1.94ns)   --->   "%mul_ln1270_60 = mul i26 %sext_ln70_640, i26 67108236"   --->   Operation 656 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%mult_V_2668 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_60, i32 10, i32 25"   --->   Operation 657 'partselect' 'mult_V_2668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (1.94ns)   --->   "%r_V_2543 = mul i26 %sext_ln70_640, i26 365"   --->   Operation 658 'mul' 'r_V_2543' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_2669 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2543, i32 10, i32 25"   --->   Operation 659 'partselect' 'mult_V_2669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (1.94ns)   --->   "%mul_ln1270_61 = mul i26 %sext_ln70_640, i26 67108205"   --->   Operation 660 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%mult_V_2670 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_61, i32 10, i32 25"   --->   Operation 661 'partselect' 'mult_V_2670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.94ns)   --->   "%r_V_2544 = mul i25 %sext_ln70_643, i25 164"   --->   Operation 662 'mul' 'r_V_2544' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_2671 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2544, i32 10, i32 24"   --->   Operation 663 'partselect' 'mult_V_2671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln818_1341 = sext i15 %mult_V_2671"   --->   Operation 664 'sext' 'sext_ln818_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (1.94ns)   --->   "%mul_ln1270_62 = mul i26 %sext_ln70_640, i26 67108112"   --->   Operation 665 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_2672 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_62, i32 10, i32 25"   --->   Operation 666 'partselect' 'mult_V_2672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (1.94ns)   --->   "%r_V_2545 = mul i26 %sext_ln70_640, i26 266"   --->   Operation 667 'mul' 'r_V_2545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_2673 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2545, i32 10, i32 25"   --->   Operation 668 'partselect' 'mult_V_2673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (1.94ns)   --->   "%r_V_2546 = mul i26 %sext_ln70_640, i26 389"   --->   Operation 669 'mul' 'r_V_2546' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_2674 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2546, i32 10, i32 25"   --->   Operation 670 'partselect' 'mult_V_2674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (1.94ns)   --->   "%r_V_2547 = mul i25 %sext_ln70_643, i25 190"   --->   Operation 671 'mul' 'r_V_2547' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_2675 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2547, i32 10, i32 24"   --->   Operation 672 'partselect' 'mult_V_2675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln818_1342 = sext i15 %mult_V_2675"   --->   Operation 673 'sext' 'sext_ln818_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.94ns)   --->   "%r_V_2548 = mul i24 %sext_ln70_639, i24 16777113"   --->   Operation 674 'mul' 'r_V_2548' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_2676 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2548, i32 10, i32 23"   --->   Operation 675 'partselect' 'mult_V_2676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln17_1034 = sext i14 %mult_V_2676" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'sext' 'sext_ln17_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (1.94ns)   --->   "%r_V_2549 = mul i25 %sext_ln70_643, i25 213"   --->   Operation 677 'mul' 'r_V_2549' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_2677 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2549, i32 10, i32 24"   --->   Operation 678 'partselect' 'mult_V_2677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln818_1343 = sext i15 %mult_V_2677"   --->   Operation 679 'sext' 'sext_ln818_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (1.94ns)   --->   "%r_V_2550 = mul i26 %sext_ln70_640, i26 347"   --->   Operation 680 'mul' 'r_V_2550' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_2678 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2550, i32 10, i32 25"   --->   Operation 681 'partselect' 'mult_V_2678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln1273_539 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_20, i6 0"   --->   Operation 682 'bitconcatenate' 'shl_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1273_777 = sext i22 %shl_ln1273_539"   --->   Operation 683 'sext' 'sext_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.82ns)   --->   "%sub_ln1273_663 = sub i23 0, i23 %sext_ln1273_777"   --->   Operation 684 'sub' 'sub_ln1273_663' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.82ns)   --->   "%r_V_2551 = sub i23 %sub_ln1273_663, i23 %sext_ln1273_774"   --->   Operation 685 'sub' 'r_V_2551' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_2679 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2551, i32 10, i32 22"   --->   Operation 686 'partselect' 'mult_V_2679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln818_1344 = sext i13 %mult_V_2679"   --->   Operation 687 'sext' 'sext_ln818_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln1273_540 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_20, i1 0"   --->   Operation 688 'bitconcatenate' 'shl_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1273_778 = sext i17 %shl_ln1273_540"   --->   Operation 689 'sext' 'sext_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1273_779 = sext i17 %shl_ln1273_540"   --->   Operation 690 'sext' 'sext_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1273_780 = sext i17 %shl_ln1273_540"   --->   Operation 691 'sext' 'sext_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1273_781 = sext i17 %shl_ln1273_540"   --->   Operation 692 'sext' 'sext_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.84ns)   --->   "%r_V_2552 = sub i26 %sub_ln1273_658, i26 %sext_ln1273_781"   --->   Operation 693 'sub' 'r_V_2552' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_2680 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2552, i32 10, i32 25"   --->   Operation 694 'partselect' 'mult_V_2680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (1.94ns)   --->   "%r_V_2553 = mul i26 %sext_ln70_640, i26 457"   --->   Operation 695 'mul' 'r_V_2553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%mult_V_2681 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2553, i32 10, i32 25"   --->   Operation 696 'partselect' 'mult_V_2681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%mult_V_2682 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2554, i32 10, i32 23"   --->   Operation 697 'partselect' 'mult_V_2682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln818_1345 = sext i14 %mult_V_2682"   --->   Operation 698 'sext' 'sext_ln818_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (1.94ns)   --->   "%r_V_2555 = mul i25 %sext_ln70_643, i25 33554217"   --->   Operation 699 'mul' 'r_V_2555' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_2683 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2555, i32 10, i32 24"   --->   Operation 700 'partselect' 'mult_V_2683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln818_1346 = sext i15 %mult_V_2683"   --->   Operation 701 'sext' 'sext_ln818_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (1.94ns)   --->   "%r_V_2556 = mul i26 %sext_ln70_640, i26 390"   --->   Operation 702 'mul' 'r_V_2556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_2684 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2556, i32 10, i32 25"   --->   Operation 703 'partselect' 'mult_V_2684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (1.94ns)   --->   "%r_V_2557 = mul i26 %sext_ln70_640, i26 354"   --->   Operation 704 'mul' 'r_V_2557' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_2685 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2557, i32 10, i32 25"   --->   Operation 705 'partselect' 'mult_V_2685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.94ns)   --->   "%r_V_2558 = mul i24 %sext_ln70_639, i24 16777118"   --->   Operation 706 'mul' 'r_V_2558' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%mult_V_2686 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2558, i32 10, i32 23"   --->   Operation 707 'partselect' 'mult_V_2686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln818_1347 = sext i14 %mult_V_2686"   --->   Operation 708 'sext' 'sext_ln818_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.82ns)   --->   "%r_V_2559 = add i24 %sext_ln1273_769, i24 %sext_ln1273_780"   --->   Operation 709 'add' 'r_V_2559' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_2687 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2559, i32 10, i32 23"   --->   Operation 710 'partselect' 'mult_V_2687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln17_1035 = sext i14 %mult_V_2687" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 711 'sext' 'sext_ln17_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%shl_ln1273_541 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0"   --->   Operation 712 'bitconcatenate' 'shl_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1273_782 = sext i24 %shl_ln1273_541"   --->   Operation 713 'sext' 'sext_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.83ns)   --->   "%r_V_2560 = sub i25 %sext_ln1273_779, i25 %sext_ln1273_782"   --->   Operation 714 'sub' 'r_V_2560' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%mult_V_2688 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2560, i32 10, i32 24"   --->   Operation 715 'partselect' 'mult_V_2688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln818_1348 = sext i15 %mult_V_2688"   --->   Operation 716 'sext' 'sext_ln818_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.82ns)   --->   "%r_V_2561 = sub i23 %sext_ln1273_774, i23 %sext_ln1273_777"   --->   Operation 717 'sub' 'r_V_2561' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_2689 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2561, i32 10, i32 22"   --->   Operation 718 'partselect' 'mult_V_2689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln818_1349 = sext i13 %mult_V_2689"   --->   Operation 719 'sext' 'sext_ln818_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.82ns)   --->   "%r_V_2562 = sub i24 %sext_ln1273_769, i24 %sext_ln70_639"   --->   Operation 720 'sub' 'r_V_2562' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_2690 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2562, i32 10, i32 23"   --->   Operation 721 'partselect' 'mult_V_2690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln17_1036 = sext i14 %mult_V_2690" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'sext' 'sext_ln17_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (1.94ns)   --->   "%mul_ln1270_63 = mul i26 %sext_ln70_640, i26 699"   --->   Operation 723 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_2691 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_63, i32 10, i32 25"   --->   Operation 724 'partselect' 'mult_V_2691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (1.94ns)   --->   "%r_V_2563 = mul i26 %sext_ln70_640, i26 67108426"   --->   Operation 725 'mul' 'r_V_2563' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%mult_V_2692 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2563, i32 10, i32 25"   --->   Operation 726 'partselect' 'mult_V_2692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (1.94ns)   --->   "%r_V_2564 = mul i26 %sext_ln70_640, i26 297"   --->   Operation 727 'mul' 'r_V_2564' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_2693 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2564, i32 10, i32 25"   --->   Operation 728 'partselect' 'mult_V_2693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (1.94ns)   --->   "%r_V_2565 = mul i26 %sext_ln70_640, i26 351"   --->   Operation 729 'mul' 'r_V_2565' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%mult_V_2694 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2565, i32 10, i32 25"   --->   Operation 730 'partselect' 'mult_V_2694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (1.94ns)   --->   "%r_V_2566 = mul i24 %sext_ln70_639, i24 16777103"   --->   Operation 731 'mul' 'r_V_2566' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%mult_V_2695 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2566, i32 10, i32 23"   --->   Operation 732 'partselect' 'mult_V_2695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln818_1350 = sext i14 %mult_V_2695"   --->   Operation 733 'sext' 'sext_ln818_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.82ns)   --->   "%r_V_2567 = sub i23 %sub_ln1273_663, i23 %sext_ln1273_778"   --->   Operation 734 'sub' 'r_V_2567' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_2696 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2567, i32 10, i32 22"   --->   Operation 735 'partselect' 'mult_V_2696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln818_1351 = sext i13 %mult_V_2696"   --->   Operation 736 'sext' 'sext_ln818_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%a_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 64, i32 79"   --->   Operation 737 'partselect' 'a_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln70_644 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 738 'sext' 'sext_ln70_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln70_645 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 739 'sext' 'sext_ln70_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln70_646 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 740 'sext' 'sext_ln70_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln70_647 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 741 'sext' 'sext_ln70_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln70_648 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 742 'sext' 'sext_ln70_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln70_649 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 743 'sext' 'sext_ln70_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln70_650 = sext i16 %a_V_4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 744 'sext' 'sext_ln70_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (1.94ns)   --->   "%r_V_2569 = mul i26 %sext_ln70_650, i26 453"   --->   Operation 745 'mul' 'r_V_2569' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_2697 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2569, i32 10, i32 25"   --->   Operation 746 'partselect' 'mult_V_2697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (1.94ns)   --->   "%r_V_2570 = mul i24 %sext_ln70_649, i24 119"   --->   Operation 747 'mul' 'r_V_2570' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_2698 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2570, i32 10, i32 23"   --->   Operation 748 'partselect' 'mult_V_2698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln818_1352 = sext i14 %mult_V_2698"   --->   Operation 749 'sext' 'sext_ln818_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 64, i32 79"   --->   Operation 750 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1273_542 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_783 = sext i24 %shl_ln1273_542"   --->   Operation 752 'sext' 'sext_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln1273_543 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_21, i4 0"   --->   Operation 753 'bitconcatenate' 'shl_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1273_784 = sext i20 %shl_ln1273_543"   --->   Operation 754 'sext' 'sext_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.83ns)   --->   "%r_V_2571 = add i25 %sext_ln1273_783, i25 %sext_ln1273_784"   --->   Operation 755 'add' 'r_V_2571' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%mult_V_2699 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2571, i32 10, i32 24"   --->   Operation 756 'partselect' 'mult_V_2699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln818_1353 = sext i15 %mult_V_2699"   --->   Operation 757 'sext' 'sext_ln818_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (1.94ns)   --->   "%mul_ln1270_64 = mul i26 %sext_ln70_650, i26 597"   --->   Operation 758 'mul' 'mul_ln1270_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_2700 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_64, i32 10, i32 25"   --->   Operation 759 'partselect' 'mult_V_2700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (1.94ns)   --->   "%r_V_2572 = mul i26 %sext_ln70_650, i26 289"   --->   Operation 760 'mul' 'r_V_2572' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%mult_V_2701 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2572, i32 10, i32 25"   --->   Operation 761 'partselect' 'mult_V_2701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (1.94ns)   --->   "%r_V_2573 = mul i24 %sext_ln70_649, i24 16777107"   --->   Operation 762 'mul' 'r_V_2573' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_2702 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2573, i32 10, i32 23"   --->   Operation 763 'partselect' 'mult_V_2702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln818_1354 = sext i14 %mult_V_2702"   --->   Operation 764 'sext' 'sext_ln818_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.94ns)   --->   "%r_V_2574 = mul i26 %sext_ln70_650, i26 67108509"   --->   Operation 765 'mul' 'r_V_2574' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_2703 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2574, i32 10, i32 25"   --->   Operation 766 'partselect' 'mult_V_2703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.94ns)   --->   "%r_V_2575 = mul i23 %sext_ln70_647, i23 50"   --->   Operation 767 'mul' 'r_V_2575' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%mult_V_2704 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2575, i32 10, i32 22"   --->   Operation 768 'partselect' 'mult_V_2704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln17_1037 = sext i13 %mult_V_2704" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 769 'sext' 'sext_ln17_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (1.94ns)   --->   "%r_V_2576 = mul i26 %sext_ln70_650, i26 319"   --->   Operation 770 'mul' 'r_V_2576' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%mult_V_2705 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2576, i32 10, i32 25"   --->   Operation 771 'partselect' 'mult_V_2705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (1.94ns)   --->   "%r_V_2577 = mul i25 %sext_ln70_646, i25 33554252"   --->   Operation 772 'mul' 'r_V_2577' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_2706 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2577, i32 10, i32 24"   --->   Operation 773 'partselect' 'mult_V_2706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln818_1355 = sext i15 %mult_V_2706"   --->   Operation 774 'sext' 'sext_ln818_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.94ns)   --->   "%r_V_2578 = mul i25 %sext_ln70_646, i25 178"   --->   Operation 775 'mul' 'r_V_2578' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_2707 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2578, i32 10, i32 24"   --->   Operation 776 'partselect' 'mult_V_2707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln818_1356 = sext i15 %mult_V_2707"   --->   Operation 777 'sext' 'sext_ln818_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (1.94ns)   --->   "%r_V_2579 = mul i25 %sext_ln70_646, i25 33554196"   --->   Operation 778 'mul' 'r_V_2579' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%mult_V_2708 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2579, i32 10, i32 24"   --->   Operation 779 'partselect' 'mult_V_2708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln818_1357 = sext i15 %mult_V_2708"   --->   Operation 780 'sext' 'sext_ln818_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (1.94ns)   --->   "%r_V_2580 = mul i26 %sext_ln70_650, i26 391"   --->   Operation 781 'mul' 'r_V_2580' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%mult_V_2709 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2580, i32 10, i32 25"   --->   Operation 782 'partselect' 'mult_V_2709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (1.94ns)   --->   "%r_V_2581 = mul i24 %sext_ln70_649, i24 16777106"   --->   Operation 783 'mul' 'r_V_2581' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_2710 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2581, i32 10, i32 23"   --->   Operation 784 'partselect' 'mult_V_2710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln17_1038 = sext i14 %mult_V_2710" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 785 'sext' 'sext_ln17_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (1.94ns)   --->   "%r_V_2582 = mul i24 %sext_ln70_649, i24 16777129"   --->   Operation 786 'mul' 'r_V_2582' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_2711 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2582, i32 10, i32 23"   --->   Operation 787 'partselect' 'mult_V_2711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln17_1039 = sext i14 %mult_V_2711" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 788 'sext' 'sext_ln17_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (1.94ns)   --->   "%r_V_2583 = mul i26 %sext_ln70_650, i26 67108541"   --->   Operation 789 'mul' 'r_V_2583' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_2712 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2583, i32 10, i32 25"   --->   Operation 790 'partselect' 'mult_V_2712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (1.94ns)   --->   "%r_V_2584 = mul i26 %sext_ln70_650, i26 67108512"   --->   Operation 791 'mul' 'r_V_2584' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_2713 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2584, i32 10, i32 25"   --->   Operation 792 'partselect' 'mult_V_2713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (1.94ns)   --->   "%r_V_2585 = mul i23 %sext_ln70_647, i23 41"   --->   Operation 793 'mul' 'r_V_2585' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%mult_V_2714 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2585, i32 10, i32 22"   --->   Operation 794 'partselect' 'mult_V_2714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln818_1358 = sext i13 %mult_V_2714"   --->   Operation 795 'sext' 'sext_ln818_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln17_1040 = sext i13 %mult_V_2714" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 796 'sext' 'sext_ln17_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (1.94ns)   --->   "%r_V_2586 = mul i23 %sext_ln70_647, i23 53"   --->   Operation 797 'mul' 'r_V_2586' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%mult_V_2715 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2586, i32 10, i32 22"   --->   Operation 798 'partselect' 'mult_V_2715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln818_1359 = sext i13 %mult_V_2715"   --->   Operation 799 'sext' 'sext_ln818_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (1.94ns)   --->   "%r_V_2587 = mul i25 %sext_ln70_646, i25 205"   --->   Operation 800 'mul' 'r_V_2587' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%mult_V_2716 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2587, i32 10, i32 24"   --->   Operation 801 'partselect' 'mult_V_2716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln818_1360 = sext i15 %mult_V_2716"   --->   Operation 802 'sext' 'sext_ln818_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (1.94ns)   --->   "%r_V_2588 = mul i24 %sext_ln70_649, i24 105"   --->   Operation 803 'mul' 'r_V_2588' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%mult_V_2717 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2588, i32 10, i32 23"   --->   Operation 804 'partselect' 'mult_V_2717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln17_1041 = sext i14 %mult_V_2717" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 805 'sext' 'sext_ln17_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (1.94ns)   --->   "%r_V_2589 = mul i26 %sext_ln70_650, i26 498"   --->   Operation 806 'mul' 'r_V_2589' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%mult_V_2718 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2589, i32 10, i32 25"   --->   Operation 807 'partselect' 'mult_V_2718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (1.94ns)   --->   "%r_V_2590 = mul i24 %sext_ln70_649, i24 16777146"   --->   Operation 808 'mul' 'r_V_2590' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%mult_V_2719 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2590, i32 10, i32 23"   --->   Operation 809 'partselect' 'mult_V_2719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln818_1361 = sext i14 %mult_V_2719"   --->   Operation 810 'sext' 'sext_ln818_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%shl_ln1273_544 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_21, i7 0"   --->   Operation 811 'bitconcatenate' 'shl_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln1273_785 = sext i23 %shl_ln1273_544"   --->   Operation 812 'sext' 'sext_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.82ns)   --->   "%sub_ln1273_670 = sub i24 0, i24 %sext_ln1273_785"   --->   Operation 813 'sub' 'sub_ln1273_670' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.83ns)   --->   "%r_V_2591 = sub i24 %sub_ln1273_670, i24 %sext_ln70_649"   --->   Operation 814 'sub' 'r_V_2591' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%mult_V_2720 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2591, i32 10, i32 23"   --->   Operation 815 'partselect' 'mult_V_2720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln818_1362 = sext i14 %mult_V_2720"   --->   Operation 816 'sext' 'sext_ln818_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln1273_545 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_21, i9 0"   --->   Operation 817 'bitconcatenate' 'shl_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1273_786 = sext i25 %shl_ln1273_545"   --->   Operation 818 'sext' 'sext_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln1273_546 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_21, i6 0"   --->   Operation 819 'bitconcatenate' 'shl_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1273_787 = sext i22 %shl_ln1273_546"   --->   Operation 820 'sext' 'sext_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.83ns)   --->   "%r_V_2592 = sub i26 %sext_ln1273_787, i26 %sext_ln1273_786"   --->   Operation 821 'sub' 'r_V_2592' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_2721 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2592, i32 10, i32 25"   --->   Operation 822 'partselect' 'mult_V_2721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (1.94ns)   --->   "%r_V_2593 = mul i25 %sext_ln70_646, i25 33554298"   --->   Operation 823 'mul' 'r_V_2593' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%mult_V_2722 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2593, i32 10, i32 24"   --->   Operation 824 'partselect' 'mult_V_2722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln818_1363 = sext i15 %mult_V_2722"   --->   Operation 825 'sext' 'sext_ln818_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (1.94ns)   --->   "%mul_ln1270_65 = mul i26 %sext_ln70_650, i26 67108280"   --->   Operation 826 'mul' 'mul_ln1270_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_2723 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_65, i32 10, i32 25"   --->   Operation 827 'partselect' 'mult_V_2723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (1.94ns)   --->   "%r_V_2594 = mul i26 %sext_ln70_650, i26 67108499"   --->   Operation 828 'mul' 'r_V_2594' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_2724 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2594, i32 10, i32 25"   --->   Operation 829 'partselect' 'mult_V_2724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.94ns)   --->   "%r_V_2595 = mul i25 %sext_ln70_646, i25 33554236"   --->   Operation 830 'mul' 'r_V_2595' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_2725 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2595, i32 10, i32 24"   --->   Operation 831 'partselect' 'mult_V_2725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln818_1364 = sext i15 %mult_V_2725"   --->   Operation 832 'sext' 'sext_ln818_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (1.94ns)   --->   "%r_V_2596 = mul i24 %sext_ln70_649, i24 16777114"   --->   Operation 833 'mul' 'r_V_2596' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_2726 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2596, i32 10, i32 23"   --->   Operation 834 'partselect' 'mult_V_2726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln17_1042 = sext i14 %mult_V_2726" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 835 'sext' 'sext_ln17_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (1.94ns)   --->   "%r_V_2597 = mul i24 %sext_ln70_649, i24 114"   --->   Operation 836 'mul' 'r_V_2597' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_2727 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2597, i32 10, i32 23"   --->   Operation 837 'partselect' 'mult_V_2727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln17_1043 = sext i14 %mult_V_2727" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 838 'sext' 'sext_ln17_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (1.94ns)   --->   "%r_V_2598 = mul i26 %sext_ln70_650, i26 67108548"   --->   Operation 839 'mul' 'r_V_2598' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_2728 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2598, i32 10, i32 25"   --->   Operation 840 'partselect' 'mult_V_2728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln1273_547 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_21, i5 0"   --->   Operation 841 'bitconcatenate' 'shl_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1273_788 = sext i21 %shl_ln1273_547"   --->   Operation 842 'sext' 'sext_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1273_789 = sext i21 %shl_ln1273_547"   --->   Operation 843 'sext' 'sext_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%shl_ln1273_548 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_21, i1 0"   --->   Operation 844 'bitconcatenate' 'shl_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1273_790 = sext i17 %shl_ln1273_548"   --->   Operation 845 'sext' 'sext_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.81ns)   --->   "%r_V_2599 = sub i22 %sext_ln1273_790, i22 %sext_ln1273_789"   --->   Operation 846 'sub' 'r_V_2599' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%mult_V_2729 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2599, i32 10, i32 21"   --->   Operation 847 'partselect' 'mult_V_2729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln818_1365 = sext i12 %mult_V_2729"   --->   Operation 848 'sext' 'sext_ln818_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (1.94ns)   --->   "%r_V_2600 = mul i22 %sext_ln70_645, i22 22"   --->   Operation 849 'mul' 'r_V_2600' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%mult_V_2730 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2600, i32 10, i32 21"   --->   Operation 850 'partselect' 'mult_V_2730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln818_1366 = sext i12 %mult_V_2730"   --->   Operation 851 'sext' 'sext_ln818_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (1.94ns)   --->   "%r_V_2601 = mul i25 %sext_ln70_646, i25 172"   --->   Operation 852 'mul' 'r_V_2601' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%mult_V_2731 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2601, i32 10, i32 24"   --->   Operation 853 'partselect' 'mult_V_2731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln818_1367 = sext i15 %mult_V_2731"   --->   Operation 854 'sext' 'sext_ln818_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (1.94ns)   --->   "%r_V_2602 = mul i25 %sext_ln70_646, i25 200"   --->   Operation 855 'mul' 'r_V_2602' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%mult_V_2732 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2602, i32 10, i32 24"   --->   Operation 856 'partselect' 'mult_V_2732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln818_1368 = sext i15 %mult_V_2732"   --->   Operation 857 'sext' 'sext_ln818_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (1.94ns)   --->   "%r_V_2603 = mul i26 %sext_ln70_650, i26 287"   --->   Operation 858 'mul' 'r_V_2603' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%mult_V_2733 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2603, i32 10, i32 25"   --->   Operation 859 'partselect' 'mult_V_2733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_2734 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read306, i32 70, i32 79"   --->   Operation 860 'partselect' 'mult_V_2734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i10 %mult_V_2734" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 861 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.83ns)   --->   "%r_V_2604 = sub i24 %sub_ln1273_670, i24 %sext_ln1273_788"   --->   Operation 862 'sub' 'r_V_2604' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_2735 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2604, i32 10, i32 23"   --->   Operation 863 'partselect' 'mult_V_2735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln17_1044 = sext i14 %mult_V_2735" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 864 'sext' 'sext_ln17_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (1.94ns)   --->   "%r_V_2605 = mul i26 %sext_ln70_650, i26 468"   --->   Operation 865 'mul' 'r_V_2605' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%mult_V_2736 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2605, i32 10, i32 25"   --->   Operation 866 'partselect' 'mult_V_2736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (1.94ns)   --->   "%r_V_2606 = mul i22 %sext_ln70_645, i22 29"   --->   Operation 867 'mul' 'r_V_2606' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_2737 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2606, i32 10, i32 21"   --->   Operation 868 'partselect' 'mult_V_2737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln818_1369 = sext i12 %mult_V_2737"   --->   Operation 869 'sext' 'sext_ln818_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (1.94ns)   --->   "%r_V_2607 = mul i25 %sext_ln70_646, i25 152"   --->   Operation 870 'mul' 'r_V_2607' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_2738 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2607, i32 10, i32 24"   --->   Operation 871 'partselect' 'mult_V_2738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln818_1370 = sext i15 %mult_V_2738"   --->   Operation 872 'sext' 'sext_ln818_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (1.94ns)   --->   "%r_V_2608 = mul i26 %sext_ln70_650, i26 406"   --->   Operation 873 'mul' 'r_V_2608' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%mult_V_2739 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2608, i32 10, i32 25"   --->   Operation 874 'partselect' 'mult_V_2739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (1.94ns)   --->   "%r_V_2609 = mul i26 %sext_ln70_650, i26 67108410"   --->   Operation 875 'mul' 'r_V_2609' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_2740 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2609, i32 10, i32 25"   --->   Operation 876 'partselect' 'mult_V_2740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (1.94ns)   --->   "%r_V_2610 = mul i26 %sext_ln70_650, i26 67108530"   --->   Operation 877 'mul' 'r_V_2610' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%mult_V_2741 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2610, i32 10, i32 25"   --->   Operation 878 'partselect' 'mult_V_2741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (1.94ns)   --->   "%r_V_2611 = mul i25 %sext_ln70_646, i25 33554182"   --->   Operation 879 'mul' 'r_V_2611' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%mult_V_2742 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2611, i32 10, i32 24"   --->   Operation 880 'partselect' 'mult_V_2742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln818_1371 = sext i15 %mult_V_2742"   --->   Operation 881 'sext' 'sext_ln818_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln1273_549 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_21, i3 0"   --->   Operation 882 'bitconcatenate' 'shl_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1273_791 = sext i19 %shl_ln1273_549"   --->   Operation 883 'sext' 'sext_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1273_792 = sext i19 %shl_ln1273_549"   --->   Operation 884 'sext' 'sext_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.80ns)   --->   "%r_V_2612 = add i20 %sext_ln1273_792, i20 %sext_ln70_648"   --->   Operation 885 'add' 'r_V_2612' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_2743 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2612, i32 10, i32 19"   --->   Operation 886 'partselect' 'mult_V_2743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln818_1372 = sext i10 %mult_V_2743"   --->   Operation 887 'sext' 'sext_ln818_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (1.94ns)   --->   "%r_V_2613 = mul i25 %sext_ln70_646, i25 179"   --->   Operation 888 'mul' 'r_V_2613' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_2744 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2613, i32 10, i32 24"   --->   Operation 889 'partselect' 'mult_V_2744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln818_1373 = sext i15 %mult_V_2744"   --->   Operation 890 'sext' 'sext_ln818_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (1.94ns)   --->   "%r_V_2614 = mul i24 %sext_ln70_649, i24 86"   --->   Operation 891 'mul' 'r_V_2614' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%mult_V_2745 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2614, i32 10, i32 23"   --->   Operation 892 'partselect' 'mult_V_2745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_1045 = sext i14 %mult_V_2745" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (1.94ns)   --->   "%r_V_2615 = mul i25 %sext_ln70_646, i25 150"   --->   Operation 894 'mul' 'r_V_2615' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%mult_V_2746 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2615, i32 10, i32 24"   --->   Operation 895 'partselect' 'mult_V_2746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln818_1374 = sext i15 %mult_V_2746"   --->   Operation 896 'sext' 'sext_ln818_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_675 = sub i26 0, i26 %sext_ln1273_786"   --->   Operation 897 'sub' 'sub_ln1273_675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1273_550 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_21, i2 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1273_793 = sext i18 %shl_ln1273_550"   --->   Operation 899 'sext' 'sext_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_2616 = sub i26 %sub_ln1273_675, i26 %sext_ln1273_793"   --->   Operation 900 'sub' 'r_V_2616' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%mult_V_2747 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2616, i32 10, i32 25"   --->   Operation 901 'partselect' 'mult_V_2747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (1.94ns)   --->   "%r_V_2617 = mul i26 %sext_ln70_650, i26 343"   --->   Operation 902 'mul' 'r_V_2617' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%mult_V_2748 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2617, i32 10, i32 25"   --->   Operation 903 'partselect' 'mult_V_2748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (1.94ns)   --->   "%r_V_2618 = mul i21 %sext_ln70_644, i21 2097141"   --->   Operation 904 'mul' 'r_V_2618' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%mult_V_2749 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2618, i32 10, i32 20"   --->   Operation 905 'partselect' 'mult_V_2749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln818_1375 = sext i11 %mult_V_2749"   --->   Operation 906 'sext' 'sext_ln818_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (1.94ns)   --->   "%r_V_2619 = mul i26 %sext_ln70_650, i26 67108594"   --->   Operation 907 'mul' 'r_V_2619' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_2750 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2619, i32 10, i32 25"   --->   Operation 908 'partselect' 'mult_V_2750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (1.94ns)   --->   "%r_V_2620 = mul i25 %sext_ln70_646, i25 220"   --->   Operation 909 'mul' 'r_V_2620' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%mult_V_2751 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2620, i32 10, i32 24"   --->   Operation 910 'partselect' 'mult_V_2751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln818_1376 = sext i15 %mult_V_2751"   --->   Operation 911 'sext' 'sext_ln818_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (1.94ns)   --->   "%mul_ln1270_66 = mul i26 %sext_ln70_650, i26 545"   --->   Operation 912 'mul' 'mul_ln1270_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_2752 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_66, i32 10, i32 25"   --->   Operation 913 'partselect' 'mult_V_2752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (1.94ns)   --->   "%r_V_2621 = mul i24 %sext_ln70_649, i24 16777128"   --->   Operation 914 'mul' 'r_V_2621' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_2753 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2621, i32 10, i32 23"   --->   Operation 915 'partselect' 'mult_V_2753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln818_1377 = sext i14 %mult_V_2753"   --->   Operation 916 'sext' 'sext_ln818_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (1.94ns)   --->   "%r_V_2622 = mul i26 %sext_ln70_650, i26 344"   --->   Operation 917 'mul' 'r_V_2622' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%mult_V_2754 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2622, i32 10, i32 25"   --->   Operation 918 'partselect' 'mult_V_2754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.83ns)   --->   "%r_V_2623 = sub i26 %sext_ln1273_786, i26 %sext_ln1273_791"   --->   Operation 919 'sub' 'r_V_2623' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%mult_V_2755 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2623, i32 10, i32 25"   --->   Operation 920 'partselect' 'mult_V_2755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%a_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 80, i32 95"   --->   Operation 921 'partselect' 'a_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln70_651 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 922 'sext' 'sext_ln70_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln70_652 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 923 'sext' 'sext_ln70_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln70_653 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 924 'sext' 'sext_ln70_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln70_654 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 925 'sext' 'sext_ln70_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln70_655 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 926 'sext' 'sext_ln70_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln70_656 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 927 'sext' 'sext_ln70_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln70_657 = sext i16 %a_V_5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 928 'sext' 'sext_ln70_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 80, i32 95"   --->   Operation 929 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%shl_ln1273_551 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0"   --->   Operation 930 'bitconcatenate' 'shl_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_794 = sext i24 %shl_ln1273_551"   --->   Operation 931 'sext' 'sext_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_678 = sub i25 0, i25 %sext_ln1273_794"   --->   Operation 932 'sub' 'sub_ln1273_678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 933 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2625 = sub i25 %sub_ln1273_678, i25 %sext_ln70_656"   --->   Operation 933 'sub' 'r_V_2625' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_2756 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2625, i32 10, i32 24"   --->   Operation 934 'partselect' 'mult_V_2756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln818_1378 = sext i15 %mult_V_2756"   --->   Operation 935 'sext' 'sext_ln818_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (1.94ns)   --->   "%r_V_2626 = mul i26 %sext_ln70_655, i26 67108396"   --->   Operation 936 'mul' 'r_V_2626' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%mult_V_2757 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2626, i32 10, i32 25"   --->   Operation 937 'partselect' 'mult_V_2757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln1273_552 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_22, i3 0"   --->   Operation 938 'bitconcatenate' 'shl_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1273_795 = sext i19 %shl_ln1273_552"   --->   Operation 939 'sext' 'sext_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1273_796 = sext i19 %shl_ln1273_552"   --->   Operation 940 'sext' 'sext_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%shl_ln1273_553 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_22, i1 0"   --->   Operation 941 'bitconcatenate' 'shl_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_797 = sext i17 %shl_ln1273_553"   --->   Operation 942 'sext' 'sext_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1273_798 = sext i17 %shl_ln1273_553"   --->   Operation 943 'sext' 'sext_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.80ns)   --->   "%r_V_2627 = add i20 %sext_ln1273_796, i20 %sext_ln1273_798"   --->   Operation 944 'add' 'r_V_2627' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_2758 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2627, i32 10, i32 19"   --->   Operation 945 'partselect' 'mult_V_2758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln818_1379 = sext i10 %mult_V_2758"   --->   Operation 946 'sext' 'sext_ln818_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (1.94ns)   --->   "%r_V_2628 = mul i26 %sext_ln70_655, i26 362"   --->   Operation 947 'mul' 'r_V_2628' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_2759 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2628, i32 10, i32 25"   --->   Operation 948 'partselect' 'mult_V_2759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.78ns)   --->   "%r_V_2629 = sub i17 0, i17 %sext_ln70_653"   --->   Operation 949 'sub' 'r_V_2629' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_2760 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2629, i32 10, i32 16"   --->   Operation 950 'partselect' 'mult_V_2760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln818_1380 = sext i7 %mult_V_2760"   --->   Operation 951 'sext' 'sext_ln818_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (1.94ns)   --->   "%r_V_2630 = mul i25 %sext_ln70_656, i25 33554244"   --->   Operation 952 'mul' 'r_V_2630' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_2761 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2630, i32 10, i32 24"   --->   Operation 953 'partselect' 'mult_V_2761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln818_1381 = sext i15 %mult_V_2761"   --->   Operation 954 'sext' 'sext_ln818_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (1.94ns)   --->   "%r_V_2631 = mul i26 %sext_ln70_655, i26 67108534"   --->   Operation 955 'mul' 'r_V_2631' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%mult_V_2762 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2631, i32 10, i32 25"   --->   Operation 956 'partselect' 'mult_V_2762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln1273_554 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_22, i5 0"   --->   Operation 957 'bitconcatenate' 'shl_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1273_799 = sext i21 %shl_ln1273_554"   --->   Operation 958 'sext' 'sext_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln1273_800 = sext i21 %shl_ln1273_554"   --->   Operation 959 'sext' 'sext_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.81ns)   --->   "%r_V_2632 = sub i22 %sext_ln1273_800, i22 %sext_ln1273_795"   --->   Operation 960 'sub' 'r_V_2632' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_2763 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2632, i32 10, i32 21"   --->   Operation 961 'partselect' 'mult_V_2763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln17_1046 = sext i12 %mult_V_2763" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'sext' 'sext_ln17_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (1.94ns)   --->   "%r_V_2633 = mul i26 %sext_ln70_655, i26 67108559"   --->   Operation 963 'mul' 'r_V_2633' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%mult_V_2764 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2633, i32 10, i32 25"   --->   Operation 964 'partselect' 'mult_V_2764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.81ns)   --->   "%r_V_2634 = sub i22 %sext_ln1273_795, i22 %sext_ln1273_800"   --->   Operation 965 'sub' 'r_V_2634' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%mult_V_2765 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2634, i32 10, i32 21"   --->   Operation 966 'partselect' 'mult_V_2765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln818_1382 = sext i12 %mult_V_2765"   --->   Operation 967 'sext' 'sext_ln818_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (1.94ns)   --->   "%r_V_2635 = mul i26 %sext_ln70_655, i26 67108575"   --->   Operation 968 'mul' 'r_V_2635' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_2766 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2635, i32 10, i32 25"   --->   Operation 969 'partselect' 'mult_V_2766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (1.94ns)   --->   "%r_V_2636 = mul i26 %sext_ln70_655, i26 67108543"   --->   Operation 970 'mul' 'r_V_2636' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_2767 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2636, i32 10, i32 25"   --->   Operation 971 'partselect' 'mult_V_2767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (1.94ns)   --->   "%r_V_2637 = mul i26 %sext_ln70_655, i26 67108538"   --->   Operation 972 'mul' 'r_V_2637' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%mult_V_2768 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2637, i32 10, i32 25"   --->   Operation 973 'partselect' 'mult_V_2768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (1.94ns)   --->   "%r_V_2638 = mul i25 %sext_ln70_656, i25 131"   --->   Operation 974 'mul' 'r_V_2638' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%mult_V_2769 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2638, i32 10, i32 24"   --->   Operation 975 'partselect' 'mult_V_2769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln818_1383 = sext i15 %mult_V_2769"   --->   Operation 976 'sext' 'sext_ln818_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (1.94ns)   --->   "%r_V_2639 = mul i24 %sext_ln70_657, i24 73"   --->   Operation 977 'mul' 'r_V_2639' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%mult_V_2770 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2639, i32 10, i32 23"   --->   Operation 978 'partselect' 'mult_V_2770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln17_1047 = sext i14 %mult_V_2770" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 979 'sext' 'sext_ln17_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%shl_ln1273_555 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_22, i7 0"   --->   Operation 980 'bitconcatenate' 'shl_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1273_801 = sext i23 %shl_ln1273_555"   --->   Operation 981 'sext' 'sext_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.82ns)   --->   "%r_V_2640 = sub i24 %sext_ln1273_801, i24 %sext_ln1273_797"   --->   Operation 982 'sub' 'r_V_2640' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_2771 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2640, i32 10, i32 23"   --->   Operation 983 'partselect' 'mult_V_2771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln17_1048 = sext i14 %mult_V_2771" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 984 'sext' 'sext_ln17_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_2772 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 90, i32 95"   --->   Operation 985 'partselect' 'mult_V_2772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i6 %mult_V_2772" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 986 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln1273_556 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_22, i4 0"   --->   Operation 987 'bitconcatenate' 'shl_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1273_802 = sext i20 %shl_ln1273_556"   --->   Operation 988 'sext' 'sext_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.82ns)   --->   "%r_V_2641 = sub i24 %sext_ln1273_801, i24 %sext_ln1273_802"   --->   Operation 989 'sub' 'r_V_2641' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%mult_V_2773 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2641, i32 10, i32 23"   --->   Operation 990 'partselect' 'mult_V_2773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln818_1384 = sext i14 %mult_V_2773"   --->   Operation 991 'sext' 'sext_ln818_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (1.94ns)   --->   "%r_V_2642 = mul i24 %sext_ln70_657, i24 97"   --->   Operation 992 'mul' 'r_V_2642' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%mult_V_2774 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2642, i32 10, i32 23"   --->   Operation 993 'partselect' 'mult_V_2774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln17_1049 = sext i14 %mult_V_2774" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 994 'sext' 'sext_ln17_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln1273_557 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_22, i6 0"   --->   Operation 995 'bitconcatenate' 'shl_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1273_803 = sext i22 %shl_ln1273_557"   --->   Operation 996 'sext' 'sext_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln1273_804 = sext i22 %shl_ln1273_557"   --->   Operation 997 'sext' 'sext_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.83ns)   --->   "%r_V_2643 = sub i25 %sext_ln1273_804, i25 %sext_ln1273_794"   --->   Operation 998 'sub' 'r_V_2643' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%mult_V_2775 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2643, i32 10, i32 24"   --->   Operation 999 'partselect' 'mult_V_2775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln818_1385 = sext i15 %mult_V_2775"   --->   Operation 1000 'sext' 'sext_ln818_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (1.94ns)   --->   "%r_V_2644 = mul i24 %sext_ln70_657, i24 71"   --->   Operation 1001 'mul' 'r_V_2644' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%mult_V_2776 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2644, i32 10, i32 23"   --->   Operation 1002 'partselect' 'mult_V_2776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln818_1386 = sext i14 %mult_V_2776"   --->   Operation 1003 'sext' 'sext_ln818_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (1.94ns)   --->   "%r_V_2645 = mul i25 %sext_ln70_656, i25 33554297"   --->   Operation 1004 'mul' 'r_V_2645' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%mult_V_2777 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2645, i32 10, i32 24"   --->   Operation 1005 'partselect' 'mult_V_2777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln818_1387 = sext i15 %mult_V_2777"   --->   Operation 1006 'sext' 'sext_ln818_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (1.94ns)   --->   "%r_V_2646 = mul i25 %sext_ln70_656, i25 222"   --->   Operation 1007 'mul' 'r_V_2646' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%mult_V_2778 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2646, i32 10, i32 24"   --->   Operation 1008 'partselect' 'mult_V_2778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln818_1388 = sext i15 %mult_V_2778"   --->   Operation 1009 'sext' 'sext_ln818_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (1.94ns)   --->   "%r_V_2647 = mul i25 %sext_ln70_656, i25 151"   --->   Operation 1010 'mul' 'r_V_2647' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%mult_V_2779 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2647, i32 10, i32 24"   --->   Operation 1011 'partselect' 'mult_V_2779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln818_1389 = sext i15 %mult_V_2779"   --->   Operation 1012 'sext' 'sext_ln818_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (1.94ns)   --->   "%r_V_2648 = mul i26 %sext_ln70_655, i26 67108469"   --->   Operation 1013 'mul' 'r_V_2648' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_2780 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2648, i32 10, i32 25"   --->   Operation 1014 'partselect' 'mult_V_2780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (1.94ns)   --->   "%r_V_2649 = mul i25 %sext_ln70_656, i25 33554250"   --->   Operation 1015 'mul' 'r_V_2649' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%mult_V_2781 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2649, i32 10, i32 24"   --->   Operation 1016 'partselect' 'mult_V_2781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln818_1390 = sext i15 %mult_V_2781"   --->   Operation 1017 'sext' 'sext_ln818_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (1.94ns)   --->   "%r_V_2650 = mul i25 %sext_ln70_656, i25 227"   --->   Operation 1018 'mul' 'r_V_2650' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_2782 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2650, i32 10, i32 24"   --->   Operation 1019 'partselect' 'mult_V_2782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln818_1391 = sext i15 %mult_V_2782"   --->   Operation 1020 'sext' 'sext_ln818_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (1.94ns)   --->   "%r_V_2651 = mul i24 %sext_ln70_657, i24 103"   --->   Operation 1021 'mul' 'r_V_2651' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%mult_V_2783 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2651, i32 10, i32 23"   --->   Operation 1022 'partselect' 'mult_V_2783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln818_1392 = sext i14 %mult_V_2783"   --->   Operation 1023 'sext' 'sext_ln818_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (1.94ns)   --->   "%r_V_2652 = mul i25 %sext_ln70_656, i25 33554248"   --->   Operation 1024 'mul' 'r_V_2652' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_2784 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2652, i32 10, i32 24"   --->   Operation 1025 'partselect' 'mult_V_2784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln818_1393 = sext i15 %mult_V_2784"   --->   Operation 1026 'sext' 'sext_ln818_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_22, i2 0"   --->   Operation 1027 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1273_805 = sext i18 %tmp_23"   --->   Operation 1028 'sext' 'sext_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.79ns)   --->   "%r_V_2653 = sub i19 %sext_ln70_654, i19 %sext_ln1273_805"   --->   Operation 1029 'sub' 'r_V_2653' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%mult_V_2785 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2653, i32 10, i32 18"   --->   Operation 1030 'partselect' 'mult_V_2785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln17_1050 = sext i9 %mult_V_2785" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1031 'sext' 'sext_ln17_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (1.94ns)   --->   "%r_V_2654 = mul i24 %sext_ln70_657, i24 16777111"   --->   Operation 1032 'mul' 'r_V_2654' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%mult_V_2786 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2654, i32 10, i32 23"   --->   Operation 1033 'partselect' 'mult_V_2786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln17_1051 = sext i14 %mult_V_2786" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1034 'sext' 'sext_ln17_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_686 = sub i23 0, i23 %sext_ln1273_803"   --->   Operation 1035 'sub' 'sub_ln1273_686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1036 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2655 = sub i23 %sub_ln1273_686, i23 %sext_ln70_651"   --->   Operation 1036 'sub' 'r_V_2655' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%mult_V_2787 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2655, i32 10, i32 22"   --->   Operation 1037 'partselect' 'mult_V_2787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln818_1394 = sext i13 %mult_V_2787"   --->   Operation 1038 'sext' 'sext_ln818_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (1.94ns)   --->   "%r_V_2656 = mul i26 %sext_ln70_655, i26 67108530"   --->   Operation 1039 'mul' 'r_V_2656' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_2788 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2656, i32 10, i32 25"   --->   Operation 1040 'partselect' 'mult_V_2788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (1.94ns)   --->   "%r_V_2657 = mul i23 %sext_ln70_651, i23 8388553"   --->   Operation 1041 'mul' 'r_V_2657' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%mult_V_2789 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2657, i32 10, i32 22"   --->   Operation 1042 'partselect' 'mult_V_2789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln818_1395 = sext i13 %mult_V_2789"   --->   Operation 1043 'sext' 'sext_ln818_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (1.94ns)   --->   "%r_V_2658 = mul i26 %sext_ln70_655, i26 406"   --->   Operation 1044 'mul' 'r_V_2658' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_2790 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2658, i32 10, i32 25"   --->   Operation 1045 'partselect' 'mult_V_2790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.82ns)   --->   "%r_V_2659 = sub i24 0, i24 %sext_ln1273_801"   --->   Operation 1046 'sub' 'r_V_2659' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_2791 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2659, i32 10, i32 23"   --->   Operation 1047 'partselect' 'mult_V_2791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln818_1396 = sext i14 %mult_V_2791"   --->   Operation 1048 'sext' 'sext_ln818_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (1.94ns)   --->   "%r_V_2660 = mul i25 %sext_ln70_656, i25 165"   --->   Operation 1049 'mul' 'r_V_2660' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%mult_V_2792 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2660, i32 10, i32 24"   --->   Operation 1050 'partselect' 'mult_V_2792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln818_1397 = sext i15 %mult_V_2792"   --->   Operation 1051 'sext' 'sext_ln818_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln1273_806 = sext i20 %shl_ln1273_556"   --->   Operation 1052 'sext' 'sext_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.80ns)   --->   "%r_V_2661 = sub i21 %sext_ln70_652, i21 %sext_ln1273_806"   --->   Operation 1053 'sub' 'r_V_2661' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_2793 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2661, i32 10, i32 20"   --->   Operation 1054 'partselect' 'mult_V_2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln17_1052 = sext i11 %mult_V_2793" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1055 'sext' 'sext_ln17_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (1.94ns)   --->   "%r_V_2662 = mul i24 %sext_ln70_657, i24 16777131"   --->   Operation 1056 'mul' 'r_V_2662' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_2794 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2662, i32 10, i32 23"   --->   Operation 1057 'partselect' 'mult_V_2794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln17_1053 = sext i14 %mult_V_2794" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1058 'sext' 'sext_ln17_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (1.94ns)   --->   "%r_V_2663 = mul i25 %sext_ln70_656, i25 250"   --->   Operation 1059 'mul' 'r_V_2663' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_2795 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2663, i32 10, i32 24"   --->   Operation 1060 'partselect' 'mult_V_2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln818_1398 = sext i15 %mult_V_2795"   --->   Operation 1061 'sext' 'sext_ln818_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (1.94ns)   --->   "%r_V_2664 = mul i25 %sext_ln70_656, i25 186"   --->   Operation 1062 'mul' 'r_V_2664' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%mult_V_2796 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2664, i32 10, i32 24"   --->   Operation 1063 'partselect' 'mult_V_2796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln818_1399 = sext i15 %mult_V_2796"   --->   Operation 1064 'sext' 'sext_ln818_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.82ns)   --->   "%r_V_2665 = sub i24 %sext_ln1273_799, i24 %sext_ln1273_801"   --->   Operation 1065 'sub' 'r_V_2665' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%mult_V_2797 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2665, i32 10, i32 23"   --->   Operation 1066 'partselect' 'mult_V_2797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln818_1400 = sext i14 %mult_V_2797"   --->   Operation 1067 'sext' 'sext_ln818_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (1.94ns)   --->   "%r_V_2666 = mul i26 %sext_ln70_655, i26 276"   --->   Operation 1068 'mul' 'r_V_2666' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_2798 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2666, i32 10, i32 25"   --->   Operation 1069 'partselect' 'mult_V_2798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (1.94ns)   --->   "%r_V_2667 = mul i25 %sext_ln70_656, i25 33554280"   --->   Operation 1070 'mul' 'r_V_2667' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%mult_V_2799 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2667, i32 10, i32 24"   --->   Operation 1071 'partselect' 'mult_V_2799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln818_1401 = sext i15 %mult_V_2799"   --->   Operation 1072 'sext' 'sext_ln818_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (1.94ns)   --->   "%r_V_2668 = mul i26 %sext_ln70_655, i26 67108578"   --->   Operation 1073 'mul' 'r_V_2668' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_2800 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2668, i32 10, i32 25"   --->   Operation 1074 'partselect' 'mult_V_2800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (1.94ns)   --->   "%r_V_2669 = mul i25 %sext_ln70_656, i25 170"   --->   Operation 1075 'mul' 'r_V_2669' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_2801 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2669, i32 10, i32 24"   --->   Operation 1076 'partselect' 'mult_V_2801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln818_1402 = sext i15 %mult_V_2801"   --->   Operation 1077 'sext' 'sext_ln818_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (1.94ns)   --->   "%r_V_2670 = mul i26 %sext_ln70_655, i26 321"   --->   Operation 1078 'mul' 'r_V_2670' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_2802 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2670, i32 10, i32 25"   --->   Operation 1079 'partselect' 'mult_V_2802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (1.94ns)   --->   "%r_V_2671 = mul i23 %sext_ln70_651, i23 8388567"   --->   Operation 1080 'mul' 'r_V_2671' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%mult_V_2803 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2671, i32 10, i32 22"   --->   Operation 1081 'partselect' 'mult_V_2803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln818_1403 = sext i13 %mult_V_2803"   --->   Operation 1082 'sext' 'sext_ln818_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (1.94ns)   --->   "%r_V_2672 = mul i26 %sext_ln70_655, i26 67108567"   --->   Operation 1083 'mul' 'r_V_2672' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%mult_V_2804 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2672, i32 10, i32 25"   --->   Operation 1084 'partselect' 'mult_V_2804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (1.94ns)   --->   "%r_V_2673 = mul i25 %sext_ln70_656, i25 33554246"   --->   Operation 1085 'mul' 'r_V_2673' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_V_2805 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2673, i32 10, i32 24"   --->   Operation 1086 'partselect' 'mult_V_2805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln818_1404 = sext i15 %mult_V_2805"   --->   Operation 1087 'sext' 'sext_ln818_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (1.94ns)   --->   "%r_V_2674 = mul i25 %sext_ln70_656, i25 33554235"   --->   Operation 1088 'mul' 'r_V_2674' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%mult_V_2806 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2674, i32 10, i32 24"   --->   Operation 1089 'partselect' 'mult_V_2806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln818_1405 = sext i15 %mult_V_2806"   --->   Operation 1090 'sext' 'sext_ln818_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (1.94ns)   --->   "%r_V_2675 = mul i25 %sext_ln70_656, i25 231"   --->   Operation 1091 'mul' 'r_V_2675' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%mult_V_2807 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2675, i32 10, i32 24"   --->   Operation 1092 'partselect' 'mult_V_2807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln818_1406 = sext i15 %mult_V_2807"   --->   Operation 1093 'sext' 'sext_ln818_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (1.94ns)   --->   "%r_V_2676 = mul i25 %sext_ln70_656, i25 33554285"   --->   Operation 1094 'mul' 'r_V_2676' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%mult_V_2808 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2676, i32 10, i32 24"   --->   Operation 1095 'partselect' 'mult_V_2808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln818_1407 = sext i15 %mult_V_2808"   --->   Operation 1096 'sext' 'sext_ln818_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (1.94ns)   --->   "%r_V_2677 = mul i26 %sext_ln70_655, i26 67108478"   --->   Operation 1097 'mul' 'r_V_2677' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_2809 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2677, i32 10, i32 25"   --->   Operation 1098 'partselect' 'mult_V_2809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.83ns)   --->   "%r_V_2678 = add i25 %sext_ln1273_794, i25 %sext_ln70_656"   --->   Operation 1099 'add' 'r_V_2678' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_2810 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2678, i32 10, i32 24"   --->   Operation 1100 'partselect' 'mult_V_2810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln818_1408 = sext i15 %mult_V_2810"   --->   Operation 1101 'sext' 'sext_ln818_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%mult_V_2811 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read306, i32 83, i32 95"   --->   Operation 1102 'partselect' 'mult_V_2811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i13 %mult_V_2811"   --->   Operation 1103 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (1.94ns)   --->   "%r_V_2679 = mul i26 %sext_ln70_655, i26 67108596"   --->   Operation 1104 'mul' 'r_V_2679' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_2812 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2679, i32 10, i32 25"   --->   Operation 1105 'partselect' 'mult_V_2812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (1.94ns)   --->   "%r_V_2680 = mul i23 %sext_ln70_651, i23 51"   --->   Operation 1106 'mul' 'r_V_2680' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_2813 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2680, i32 10, i32 22"   --->   Operation 1107 'partselect' 'mult_V_2813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln818_1409 = sext i13 %mult_V_2813"   --->   Operation 1108 'sext' 'sext_ln818_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (1.94ns)   --->   "%r_V_2681 = mul i26 %sext_ln70_655, i26 67108490"   --->   Operation 1109 'mul' 'r_V_2681' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_2814 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2681, i32 10, i32 25"   --->   Operation 1110 'partselect' 'mult_V_2814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%a_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 96, i32 111"   --->   Operation 1111 'partselect' 'a_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln70_658 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1112 'sext' 'sext_ln70_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln70_659 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1113 'sext' 'sext_ln70_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln70_660 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1114 'sext' 'sext_ln70_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln70_661 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1115 'sext' 'sext_ln70_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln70_662 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1116 'sext' 'sext_ln70_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln70_663 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1117 'sext' 'sext_ln70_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln70_664 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1118 'sext' 'sext_ln70_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln70_665 = sext i16 %a_V_6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1119 'sext' 'sext_ln70_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (1.94ns)   --->   "%r_V_2683 = mul i26 %sext_ln70_665, i26 360"   --->   Operation 1120 'mul' 'r_V_2683' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_2815 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2683, i32 10, i32 25"   --->   Operation 1121 'partselect' 'mult_V_2815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 96, i32 111"   --->   Operation 1122 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_24, i4 0"   --->   Operation 1123 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1273_807 = sext i20 %tmp_25"   --->   Operation 1124 'sext' 'sext_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.80ns)   --->   "%r_V_2684 = sub i21 %sext_ln70_664, i21 %sext_ln1273_807"   --->   Operation 1125 'sub' 'r_V_2684' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_V_2816 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2684, i32 10, i32 20"   --->   Operation 1126 'partselect' 'mult_V_2816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln818_1410 = sext i11 %mult_V_2816"   --->   Operation 1127 'sext' 'sext_ln818_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (1.94ns)   --->   "%r_V_2685 = mul i26 %sext_ln70_665, i26 67108501"   --->   Operation 1128 'mul' 'r_V_2685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_2817 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2685, i32 10, i32 25"   --->   Operation 1129 'partselect' 'mult_V_2817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln1273_558 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_24, i5 0"   --->   Operation 1130 'bitconcatenate' 'shl_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1273_808 = sext i21 %shl_ln1273_558"   --->   Operation 1131 'sext' 'sext_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_690 = sub i22 0, i22 %sext_ln1273_808"   --->   Operation 1132 'sub' 'sub_ln1273_690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_559 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_24, i1 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1273_809 = sext i17 %shl_ln1273_559"   --->   Operation 1134 'sext' 'sext_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln1273_810 = sext i17 %shl_ln1273_559"   --->   Operation 1135 'sext' 'sext_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1273_811 = sext i17 %shl_ln1273_559"   --->   Operation 1136 'sext' 'sext_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2686 = sub i22 %sub_ln1273_690, i22 %sext_ln1273_811"   --->   Operation 1137 'sub' 'r_V_2686' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_2818 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2686, i32 10, i32 21"   --->   Operation 1138 'partselect' 'mult_V_2818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln818_1411 = sext i12 %mult_V_2818"   --->   Operation 1139 'sext' 'sext_ln818_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (1.94ns)   --->   "%r_V_2687 = mul i26 %sext_ln70_665, i26 298"   --->   Operation 1140 'mul' 'r_V_2687' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_2819 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2687, i32 10, i32 25"   --->   Operation 1141 'partselect' 'mult_V_2819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (1.94ns)   --->   "%r_V_2688 = mul i25 %sext_ln70_662, i25 164"   --->   Operation 1142 'mul' 'r_V_2688' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%mult_V_2820 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2688, i32 10, i32 24"   --->   Operation 1143 'partselect' 'mult_V_2820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln818_1412 = sext i15 %mult_V_2820"   --->   Operation 1144 'sext' 'sext_ln818_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (1.94ns)   --->   "%r_V_2689 = mul i26 %sext_ln70_665, i26 67108521"   --->   Operation 1145 'mul' 'r_V_2689' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%mult_V_2821 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2689, i32 10, i32 25"   --->   Operation 1146 'partselect' 'mult_V_2821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (1.94ns)   --->   "%r_V_2690 = mul i24 %sext_ln70_661, i24 97"   --->   Operation 1147 'mul' 'r_V_2690' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%mult_V_2822 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2690, i32 10, i32 23"   --->   Operation 1148 'partselect' 'mult_V_2822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln17_1054 = sext i14 %mult_V_2822" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1149 'sext' 'sext_ln17_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (1.94ns)   --->   "%r_V_2691 = mul i24 %sext_ln70_661, i24 16777127"   --->   Operation 1150 'mul' 'r_V_2691' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_2823 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2691, i32 10, i32 23"   --->   Operation 1151 'partselect' 'mult_V_2823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln818_1413 = sext i14 %mult_V_2823"   --->   Operation 1152 'sext' 'sext_ln818_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (1.94ns)   --->   "%r_V_2692 = mul i26 %sext_ln70_665, i26 67108588"   --->   Operation 1153 'mul' 'r_V_2692' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%mult_V_2824 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2692, i32 10, i32 25"   --->   Operation 1154 'partselect' 'mult_V_2824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.78ns)   --->   "%r_V_2693 = sub i17 0, i17 %sext_ln70_663"   --->   Operation 1155 'sub' 'r_V_2693' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%mult_V_2825 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2693, i32 10, i32 16"   --->   Operation 1156 'partselect' 'mult_V_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln818_1414 = sext i7 %mult_V_2825"   --->   Operation 1157 'sext' 'sext_ln818_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln17_1055 = sext i7 %mult_V_2825" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1158 'sext' 'sext_ln17_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (1.94ns)   --->   "%r_V_2694 = mul i24 %sext_ln70_661, i24 122"   --->   Operation 1159 'mul' 'r_V_2694' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_2826 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2694, i32 10, i32 23"   --->   Operation 1160 'partselect' 'mult_V_2826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln818_1415 = sext i14 %mult_V_2826"   --->   Operation 1161 'sext' 'sext_ln818_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln1273_812 = sext i20 %tmp_25"   --->   Operation 1162 'sext' 'sext_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln1273_560 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_24, i2 0"   --->   Operation 1163 'bitconcatenate' 'shl_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1273_813 = sext i18 %shl_ln1273_560"   --->   Operation 1164 'sext' 'sext_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1273_814 = sext i18 %shl_ln1273_560"   --->   Operation 1165 'sext' 'sext_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1273_815 = sext i18 %shl_ln1273_560"   --->   Operation 1166 'sext' 'sext_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.80ns)   --->   "%r_V_2695 = sub i21 %sext_ln1273_815, i21 %sext_ln1273_807"   --->   Operation 1167 'sub' 'r_V_2695' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_2827 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2695, i32 10, i32 20"   --->   Operation 1168 'partselect' 'mult_V_2827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln17_1056 = sext i11 %mult_V_2827" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1169 'sext' 'sext_ln17_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (1.94ns)   --->   "%r_V_2696 = mul i25 %sext_ln70_662, i25 186"   --->   Operation 1170 'mul' 'r_V_2696' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_2828 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2696, i32 10, i32 24"   --->   Operation 1171 'partselect' 'mult_V_2828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln818_1416 = sext i15 %mult_V_2828"   --->   Operation 1172 'sext' 'sext_ln818_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (1.94ns)   --->   "%r_V_2697 = mul i25 %sext_ln70_662, i25 33554283"   --->   Operation 1173 'mul' 'r_V_2697' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_2829 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2697, i32 10, i32 24"   --->   Operation 1174 'partselect' 'mult_V_2829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln818_1417 = sext i15 %mult_V_2829"   --->   Operation 1175 'sext' 'sext_ln818_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (1.94ns)   --->   "%r_V_2698 = mul i25 %sext_ln70_662, i25 251"   --->   Operation 1176 'mul' 'r_V_2698' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%mult_V_2830 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2698, i32 10, i32 24"   --->   Operation 1177 'partselect' 'mult_V_2830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln818_1418 = sext i15 %mult_V_2830"   --->   Operation 1178 'sext' 'sext_ln818_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%shl_ln1273_561 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_24, i3 0"   --->   Operation 1179 'bitconcatenate' 'shl_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln1273_816 = sext i19 %shl_ln1273_561"   --->   Operation 1180 'sext' 'sext_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.81ns)   --->   "%r_V_2699 = sub i22 %sext_ln1273_808, i22 %sext_ln1273_816"   --->   Operation 1181 'sub' 'r_V_2699' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%mult_V_2831 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2699, i32 10, i32 21"   --->   Operation 1182 'partselect' 'mult_V_2831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln818_1419 = sext i12 %mult_V_2831"   --->   Operation 1183 'sext' 'sext_ln818_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (1.94ns)   --->   "%r_V_2700 = mul i25 %sext_ln70_662, i25 234"   --->   Operation 1184 'mul' 'r_V_2700' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%mult_V_2832 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2700, i32 10, i32 24"   --->   Operation 1185 'partselect' 'mult_V_2832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln818_1420 = sext i15 %mult_V_2832"   --->   Operation 1186 'sext' 'sext_ln818_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (1.94ns)   --->   "%r_V_2701 = mul i26 %sext_ln70_665, i26 323"   --->   Operation 1187 'mul' 'r_V_2701' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%mult_V_2833 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2701, i32 10, i32 25"   --->   Operation 1188 'partselect' 'mult_V_2833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (1.94ns)   --->   "%r_V_2702 = mul i25 %sext_ln70_662, i25 33554244"   --->   Operation 1189 'mul' 'r_V_2702' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_2834 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2702, i32 10, i32 24"   --->   Operation 1190 'partselect' 'mult_V_2834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln818_1421 = sext i15 %mult_V_2834"   --->   Operation 1191 'sext' 'sext_ln818_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (1.94ns)   --->   "%r_V_2703 = mul i26 %sext_ln70_665, i26 67108586"   --->   Operation 1192 'mul' 'r_V_2703' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%mult_V_2835 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2703, i32 10, i32 25"   --->   Operation 1193 'partselect' 'mult_V_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (1.94ns)   --->   "%r_V_2704 = mul i25 %sext_ln70_662, i25 33554250"   --->   Operation 1194 'mul' 'r_V_2704' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_2836 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2704, i32 10, i32 24"   --->   Operation 1195 'partselect' 'mult_V_2836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln818_1422 = sext i15 %mult_V_2836"   --->   Operation 1196 'sext' 'sext_ln818_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (1.94ns)   --->   "%r_V_2705 = mul i25 %sext_ln70_662, i25 220"   --->   Operation 1197 'mul' 'r_V_2705' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%mult_V_2837 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2705, i32 10, i32 24"   --->   Operation 1198 'partselect' 'mult_V_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln818_1423 = sext i15 %mult_V_2837"   --->   Operation 1199 'sext' 'sext_ln818_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (1.94ns)   --->   "%r_V_2706 = mul i24 %sext_ln70_661, i24 117"   --->   Operation 1200 'mul' 'r_V_2706' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_2838 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2706, i32 10, i32 23"   --->   Operation 1201 'partselect' 'mult_V_2838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln818_1424 = sext i14 %mult_V_2838"   --->   Operation 1202 'sext' 'sext_ln818_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%shl_ln1273_562 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0"   --->   Operation 1203 'bitconcatenate' 'shl_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1273_817 = sext i24 %shl_ln1273_562"   --->   Operation 1204 'sext' 'sext_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.83ns)   --->   "%r_V_2707 = add i25 %sext_ln1273_817, i25 %sext_ln1273_810"   --->   Operation 1205 'add' 'r_V_2707' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%mult_V_2839 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2707, i32 10, i32 24"   --->   Operation 1206 'partselect' 'mult_V_2839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln818_1425 = sext i15 %mult_V_2839"   --->   Operation 1207 'sext' 'sext_ln818_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (1.94ns)   --->   "%r_V_2708 = mul i26 %sext_ln70_665, i26 67108490"   --->   Operation 1208 'mul' 'r_V_2708' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%mult_V_2840 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2708, i32 10, i32 25"   --->   Operation 1209 'partselect' 'mult_V_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (1.94ns)   --->   "%r_V_2709 = mul i26 %sext_ln70_665, i26 67108585"   --->   Operation 1210 'mul' 'r_V_2709' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_2841 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2709, i32 10, i32 25"   --->   Operation 1211 'partselect' 'mult_V_2841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (1.94ns)   --->   "%r_V_2710 = mul i26 %sext_ln70_665, i26 67108508"   --->   Operation 1212 'mul' 'r_V_2710' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%mult_V_2842 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2710, i32 10, i32 25"   --->   Operation 1213 'partselect' 'mult_V_2842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (1.94ns)   --->   "%r_V_2711 = mul i22 %sext_ln70_659, i22 4194278"   --->   Operation 1214 'mul' 'r_V_2711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_2843 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2711, i32 10, i32 21"   --->   Operation 1215 'partselect' 'mult_V_2843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln818_1426 = sext i12 %mult_V_2843"   --->   Operation 1216 'sext' 'sext_ln818_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln1273_563 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_24, i6 0"   --->   Operation 1217 'bitconcatenate' 'shl_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_818 = sext i22 %shl_ln1273_563"   --->   Operation 1218 'sext' 'sext_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1273_819 = sext i22 %shl_ln1273_563"   --->   Operation 1219 'sext' 'sext_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_695 = sub i23 0, i23 %sext_ln1273_819"   --->   Operation 1220 'sub' 'sub_ln1273_695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1221 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2712 = sub i23 %sub_ln1273_695, i23 %sext_ln1273_814"   --->   Operation 1221 'sub' 'r_V_2712' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%mult_V_2844 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2712, i32 10, i32 22"   --->   Operation 1222 'partselect' 'mult_V_2844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln818_1427 = sext i13 %mult_V_2844"   --->   Operation 1223 'sext' 'sext_ln818_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (1.94ns)   --->   "%r_V_2713 = mul i26 %sext_ln70_665, i26 363"   --->   Operation 1224 'mul' 'r_V_2713' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%mult_V_2845 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2713, i32 10, i32 25"   --->   Operation 1225 'partselect' 'mult_V_2845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_2846 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read306, i32 101, i32 111"   --->   Operation 1226 'partselect' 'mult_V_2846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i11 %mult_V_2846" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1227 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (1.94ns)   --->   "%r_V_2714 = mul i25 %sext_ln70_662, i25 33554201"   --->   Operation 1228 'mul' 'r_V_2714' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%mult_V_2847 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2714, i32 10, i32 24"   --->   Operation 1229 'partselect' 'mult_V_2847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln818_1428 = sext i15 %mult_V_2847"   --->   Operation 1230 'sext' 'sext_ln818_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (1.94ns)   --->   "%r_V_2715 = mul i23 %sext_ln70_658, i23 55"   --->   Operation 1231 'mul' 'r_V_2715' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%mult_V_2848 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2715, i32 10, i32 22"   --->   Operation 1232 'partselect' 'mult_V_2848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln17_1057 = sext i13 %mult_V_2848" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1233 'sext' 'sext_ln17_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.82ns)   --->   "%r_V_2716 = sub i23 %sext_ln1273_814, i23 %sext_ln1273_819"   --->   Operation 1234 'sub' 'r_V_2716' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%mult_V_2849 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2716, i32 10, i32 22"   --->   Operation 1235 'partselect' 'mult_V_2849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln818_1429 = sext i13 %mult_V_2849"   --->   Operation 1236 'sext' 'sext_ln818_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (1.94ns)   --->   "%r_V_2717 = mul i25 %sext_ln70_662, i25 158"   --->   Operation 1237 'mul' 'r_V_2717' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%mult_V_2850 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2717, i32 10, i32 24"   --->   Operation 1238 'partselect' 'mult_V_2850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln818_1430 = sext i15 %mult_V_2850"   --->   Operation 1239 'sext' 'sext_ln818_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (1.94ns)   --->   "%r_V_2718 = mul i24 %sext_ln70_661, i24 103"   --->   Operation 1240 'mul' 'r_V_2718' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%mult_V_2851 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2718, i32 10, i32 23"   --->   Operation 1241 'partselect' 'mult_V_2851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln818_1431 = sext i14 %mult_V_2851"   --->   Operation 1242 'sext' 'sext_ln818_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (1.94ns)   --->   "%r_V_2719 = mul i23 %sext_ln70_658, i23 8388550"   --->   Operation 1243 'mul' 'r_V_2719' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%mult_V_2852 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2719, i32 10, i32 22"   --->   Operation 1244 'partselect' 'mult_V_2852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln818_1432 = sext i13 %mult_V_2852"   --->   Operation 1245 'sext' 'sext_ln818_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln17_1058 = sext i13 %mult_V_2852" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1246 'sext' 'sext_ln17_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.80ns)   --->   "%r_V_2720 = add i21 %sext_ln1273_807, i21 %sext_ln1273_809"   --->   Operation 1247 'add' 'r_V_2720' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%mult_V_2853 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2720, i32 10, i32 20"   --->   Operation 1248 'partselect' 'mult_V_2853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln17_1059 = sext i11 %mult_V_2853" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1249 'sext' 'sext_ln17_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (1.94ns)   --->   "%r_V_2721 = mul i23 %sext_ln70_658, i23 47"   --->   Operation 1250 'mul' 'r_V_2721' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_2854 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2721, i32 10, i32 22"   --->   Operation 1251 'partselect' 'mult_V_2854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_1060 = sext i13 %mult_V_2854" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1252 'sext' 'sext_ln17_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (1.94ns)   --->   "%r_V_2722 = mul i25 %sext_ln70_662, i25 33554191"   --->   Operation 1253 'mul' 'r_V_2722' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_2855 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2722, i32 10, i32 24"   --->   Operation 1254 'partselect' 'mult_V_2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln818_1433 = sext i15 %mult_V_2855"   --->   Operation 1255 'sext' 'sext_ln818_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (1.94ns)   --->   "%r_V_2723 = mul i23 %sext_ln70_658, i23 8388561"   --->   Operation 1256 'mul' 'r_V_2723' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_2856 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2723, i32 10, i32 22"   --->   Operation 1257 'partselect' 'mult_V_2856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln818_1434 = sext i13 %mult_V_2856"   --->   Operation 1258 'sext' 'sext_ln818_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%shl_ln1273_564 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_24, i7 0"   --->   Operation 1259 'bitconcatenate' 'shl_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln1273_820 = sext i23 %shl_ln1273_564"   --->   Operation 1260 'sext' 'sext_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_698 = sub i24 0, i24 %sext_ln1273_820"   --->   Operation 1261 'sub' 'sub_ln1273_698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1262 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2724 = sub i24 %sub_ln1273_698, i24 %sext_ln1273_812"   --->   Operation 1262 'sub' 'r_V_2724' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_2857 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2724, i32 10, i32 23"   --->   Operation 1263 'partselect' 'mult_V_2857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln818_1435 = sext i14 %mult_V_2857"   --->   Operation 1264 'sext' 'sext_ln818_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (1.94ns)   --->   "%r_V_2725 = mul i24 %sext_ln70_661, i24 16777129"   --->   Operation 1265 'mul' 'r_V_2725' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%mult_V_2858 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2725, i32 10, i32 23"   --->   Operation 1266 'partselect' 'mult_V_2858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln17_1061 = sext i14 %mult_V_2858" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1267 'sext' 'sext_ln17_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (1.94ns)   --->   "%r_V_2726 = mul i25 %sext_ln70_662, i25 244"   --->   Operation 1268 'mul' 'r_V_2726' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%mult_V_2859 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2726, i32 10, i32 24"   --->   Operation 1269 'partselect' 'mult_V_2859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln818_1436 = sext i15 %mult_V_2859"   --->   Operation 1270 'sext' 'sext_ln818_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (1.94ns)   --->   "%r_V_2727 = mul i25 %sext_ln70_662, i25 198"   --->   Operation 1271 'mul' 'r_V_2727' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_2860 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2727, i32 10, i32 24"   --->   Operation 1272 'partselect' 'mult_V_2860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln818_1437 = sext i15 %mult_V_2860"   --->   Operation 1273 'sext' 'sext_ln818_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (1.94ns)   --->   "%r_V_2728 = mul i25 %sext_ln70_662, i25 33554271"   --->   Operation 1274 'mul' 'r_V_2728' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%mult_V_2861 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2728, i32 10, i32 24"   --->   Operation 1275 'partselect' 'mult_V_2861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln818_1438 = sext i15 %mult_V_2861"   --->   Operation 1276 'sext' 'sext_ln818_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.83ns)   --->   "%r_V_2729 = sub i25 %sext_ln1273_818, i25 %sext_ln1273_817"   --->   Operation 1277 'sub' 'r_V_2729' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%mult_V_2862 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2729, i32 10, i32 24"   --->   Operation 1278 'partselect' 'mult_V_2862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln818_1439 = sext i15 %mult_V_2862"   --->   Operation 1279 'sext' 'sext_ln818_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (1.94ns)   --->   "%r_V_2730 = mul i26 %sext_ln70_665, i26 273"   --->   Operation 1280 'mul' 'r_V_2730' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%mult_V_2863 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2730, i32 10, i32 25"   --->   Operation 1281 'partselect' 'mult_V_2863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.82ns)   --->   "%r_V_2731 = sub i23 %sext_ln70_658, i23 %sext_ln1273_819"   --->   Operation 1282 'sub' 'r_V_2731' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_2864 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2731, i32 10, i32 22"   --->   Operation 1283 'partselect' 'mult_V_2864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln17_1062 = sext i13 %mult_V_2864" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'sext' 'sext_ln17_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (1.94ns)   --->   "%r_V_2732 = mul i26 %sext_ln70_665, i26 67108482"   --->   Operation 1285 'mul' 'r_V_2732' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%mult_V_2865 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2732, i32 10, i32 25"   --->   Operation 1286 'partselect' 'mult_V_2865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%mult_V_2866 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 106, i32 111"   --->   Operation 1287 'partselect' 'mult_V_2866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i6 %mult_V_2866" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1288 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (1.94ns)   --->   "%r_V_2733 = mul i24 %sext_ln70_661, i24 16777097"   --->   Operation 1289 'mul' 'r_V_2733' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%mult_V_2867 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2733, i32 10, i32 23"   --->   Operation 1290 'partselect' 'mult_V_2867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln818_1440 = sext i14 %mult_V_2867"   --->   Operation 1291 'sext' 'sext_ln818_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.79ns)   --->   "%r_V_2734 = add i19 %sext_ln1273_813, i19 %sext_ln70_660"   --->   Operation 1292 'add' 'r_V_2734' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_2868 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2734, i32 10, i32 18"   --->   Operation 1293 'partselect' 'mult_V_2868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln17_1063 = sext i9 %mult_V_2868" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1294 'sext' 'sext_ln17_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (1.94ns)   --->   "%r_V_2735 = mul i25 %sext_ln70_662, i25 212"   --->   Operation 1295 'mul' 'r_V_2735' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_2869 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2735, i32 10, i32 24"   --->   Operation 1296 'partselect' 'mult_V_2869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln818_1441 = sext i15 %mult_V_2869"   --->   Operation 1297 'sext' 'sext_ln818_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (1.94ns)   --->   "%r_V_2736 = mul i24 %sext_ln70_661, i24 105"   --->   Operation 1298 'mul' 'r_V_2736' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%mult_V_2870 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2736, i32 10, i32 23"   --->   Operation 1299 'partselect' 'mult_V_2870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln818_1442 = sext i14 %mult_V_2870"   --->   Operation 1300 'sext' 'sext_ln818_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (1.94ns)   --->   "%r_V_2737 = mul i21 %sext_ln70_664, i21 13"   --->   Operation 1301 'mul' 'r_V_2737' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_2871 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2737, i32 10, i32 20"   --->   Operation 1302 'partselect' 'mult_V_2871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln17_1064 = sext i11 %mult_V_2871" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1303 'sext' 'sext_ln17_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (1.94ns)   --->   "%r_V_2738 = mul i25 %sext_ln70_662, i25 33554278"   --->   Operation 1304 'mul' 'r_V_2738' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%mult_V_2872 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2738, i32 10, i32 24"   --->   Operation 1305 'partselect' 'mult_V_2872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln818_1443 = sext i15 %mult_V_2872"   --->   Operation 1306 'sext' 'sext_ln818_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (1.94ns)   --->   "%r_V_2739 = mul i25 %sext_ln70_662, i25 231"   --->   Operation 1307 'mul' 'r_V_2739' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%mult_V_2873 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2739, i32 10, i32 24"   --->   Operation 1308 'partselect' 'mult_V_2873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln818_1444 = sext i15 %mult_V_2873"   --->   Operation 1309 'sext' 'sext_ln818_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%a_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 112, i32 127"   --->   Operation 1310 'partselect' 'a_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln70_666 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1311 'sext' 'sext_ln70_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln70_667 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1312 'sext' 'sext_ln70_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln70_668 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1313 'sext' 'sext_ln70_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln70_669 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1314 'sext' 'sext_ln70_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln70_670 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1315 'sext' 'sext_ln70_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln70_671 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1316 'sext' 'sext_ln70_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln70_672 = sext i16 %a_V_7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1317 'sext' 'sext_ln70_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (1.94ns)   --->   "%r_V_2741 = mul i25 %sext_ln70_672, i25 33554289"   --->   Operation 1318 'mul' 'r_V_2741' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_2874 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2741, i32 10, i32 24"   --->   Operation 1319 'partselect' 'mult_V_2874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln818_1445 = sext i15 %mult_V_2874"   --->   Operation 1320 'sext' 'sext_ln818_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (1.94ns)   --->   "%r_V_2742 = mul i25 %sext_ln70_672, i25 163"   --->   Operation 1321 'mul' 'r_V_2742' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%mult_V_2875 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2742, i32 10, i32 24"   --->   Operation 1322 'partselect' 'mult_V_2875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln818_1446 = sext i15 %mult_V_2875"   --->   Operation 1323 'sext' 'sext_ln818_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.94ns)   --->   "%r_V_2743 = mul i24 %sext_ln70_671, i24 88"   --->   Operation 1324 'mul' 'r_V_2743' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%mult_V_2876 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2743, i32 10, i32 23"   --->   Operation 1325 'partselect' 'mult_V_2876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln818_1447 = sext i14 %mult_V_2876"   --->   Operation 1326 'sext' 'sext_ln818_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 112, i32 127"   --->   Operation 1327 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_26, i6 0"   --->   Operation 1328 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln1273_821 = sext i22 %tmp_27"   --->   Operation 1329 'sext' 'sext_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.82ns)   --->   "%r_V_2744 = sub i23 %sext_ln70_670, i23 %sext_ln1273_821"   --->   Operation 1330 'sub' 'r_V_2744' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%mult_V_2877 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2744, i32 10, i32 22"   --->   Operation 1331 'partselect' 'mult_V_2877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln818_1448 = sext i13 %mult_V_2877"   --->   Operation 1332 'sext' 'sext_ln818_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%shl_ln1273_565 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_26, i5 0"   --->   Operation 1333 'bitconcatenate' 'shl_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1273_822 = sext i21 %shl_ln1273_565"   --->   Operation 1334 'sext' 'sext_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln1273_823 = sext i21 %shl_ln1273_565"   --->   Operation 1335 'sext' 'sext_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%shl_ln1273_566 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_26, i2 0"   --->   Operation 1336 'bitconcatenate' 'shl_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_824 = sext i18 %shl_ln1273_566"   --->   Operation 1337 'sext' 'sext_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1273_825 = sext i18 %shl_ln1273_566"   --->   Operation 1338 'sext' 'sext_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1273_826 = sext i18 %shl_ln1273_566"   --->   Operation 1339 'sext' 'sext_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.81ns)   --->   "%r_V_2745 = sub i22 %sext_ln1273_826, i22 %sext_ln1273_823"   --->   Operation 1340 'sub' 'r_V_2745' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%mult_V_2878 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2745, i32 10, i32 21"   --->   Operation 1341 'partselect' 'mult_V_2878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln818_1449 = sext i12 %mult_V_2878"   --->   Operation 1342 'sext' 'sext_ln818_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (1.94ns)   --->   "%r_V_2746 = mul i26 %sext_ln70_669, i26 67108496"   --->   Operation 1343 'mul' 'r_V_2746' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%mult_V_2879 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2746, i32 10, i32 25"   --->   Operation 1344 'partselect' 'mult_V_2879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (1.94ns)   --->   "%r_V_2747 = mul i26 %sext_ln70_669, i26 369"   --->   Operation 1345 'mul' 'r_V_2747' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_2880 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2747, i32 10, i32 25"   --->   Operation 1346 'partselect' 'mult_V_2880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (1.94ns)   --->   "%r_V_2748 = mul i24 %sext_ln70_671, i24 105"   --->   Operation 1347 'mul' 'r_V_2748' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_2881 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2748, i32 10, i32 23"   --->   Operation 1348 'partselect' 'mult_V_2881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln818_1450 = sext i14 %mult_V_2881"   --->   Operation 1349 'sext' 'sext_ln818_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_2882 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read306, i32 121, i32 127"   --->   Operation 1350 'partselect' 'mult_V_2882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i7 %mult_V_2882" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1351 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (1.94ns)   --->   "%r_V_2749 = mul i25 %sext_ln70_672, i25 33554257"   --->   Operation 1352 'mul' 'r_V_2749' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%mult_V_2883 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2749, i32 10, i32 24"   --->   Operation 1353 'partselect' 'mult_V_2883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln818_1451 = sext i15 %mult_V_2883"   --->   Operation 1354 'sext' 'sext_ln818_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.78ns)   --->   "%r_V_2750 = sub i17 0, i17 %sext_ln70_668"   --->   Operation 1355 'sub' 'r_V_2750' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%mult_V_2884 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2750, i32 10, i32 16"   --->   Operation 1356 'partselect' 'mult_V_2884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln818_1452 = sext i7 %mult_V_2884"   --->   Operation 1357 'sext' 'sext_ln818_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_1065 = sext i7 %mult_V_2884" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1358 'sext' 'sext_ln17_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln17_1066 = sext i7 %mult_V_2884" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1359 'sext' 'sext_ln17_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (1.94ns)   --->   "%r_V_2751 = mul i25 %sext_ln70_672, i25 33554191"   --->   Operation 1360 'mul' 'r_V_2751' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%mult_V_2885 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2751, i32 10, i32 24"   --->   Operation 1361 'partselect' 'mult_V_2885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln818_1453 = sext i15 %mult_V_2885"   --->   Operation 1362 'sext' 'sext_ln818_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%shl_ln1273_567 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_26, i7 0"   --->   Operation 1363 'bitconcatenate' 'shl_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1273_827 = sext i23 %shl_ln1273_567"   --->   Operation 1364 'sext' 'sext_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_703 = sub i24 0, i24 %sext_ln1273_827"   --->   Operation 1365 'sub' 'sub_ln1273_703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1366 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2752 = sub i24 %sub_ln1273_703, i24 %sext_ln1273_822"   --->   Operation 1366 'sub' 'r_V_2752' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%mult_V_2886 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2752, i32 10, i32 23"   --->   Operation 1367 'partselect' 'mult_V_2886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln17_1067 = sext i14 %mult_V_2886" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1368 'sext' 'sext_ln17_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%shl_ln1273_568 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_26, i4 0"   --->   Operation 1369 'bitconcatenate' 'shl_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1273_828 = sext i20 %shl_ln1273_568"   --->   Operation 1370 'sext' 'sext_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_829 = sext i20 %shl_ln1273_568"   --->   Operation 1371 'sext' 'sext_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln1273_830 = sext i20 %shl_ln1273_568"   --->   Operation 1372 'sext' 'sext_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.82ns)   --->   "%r_V_2753 = sub i24 %sext_ln1273_827, i24 %sext_ln1273_830"   --->   Operation 1373 'sub' 'r_V_2753' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%mult_V_2887 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2753, i32 10, i32 23"   --->   Operation 1374 'partselect' 'mult_V_2887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln818_1454 = sext i14 %mult_V_2887"   --->   Operation 1375 'sext' 'sext_ln818_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (1.94ns)   --->   "%r_V_2754 = mul i26 %sext_ln70_669, i26 67108508"   --->   Operation 1376 'mul' 'r_V_2754' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%mult_V_2888 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2754, i32 10, i32 25"   --->   Operation 1377 'partselect' 'mult_V_2888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (1.94ns)   --->   "%r_V_2755 = mul i26 %sext_ln70_669, i26 358"   --->   Operation 1378 'mul' 'r_V_2755' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%mult_V_2889 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2755, i32 10, i32 25"   --->   Operation 1379 'partselect' 'mult_V_2889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (1.94ns)   --->   "%r_V_2756 = mul i24 %sext_ln70_671, i24 87"   --->   Operation 1380 'mul' 'r_V_2756' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_2890 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2756, i32 10, i32 23"   --->   Operation 1381 'partselect' 'mult_V_2890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln818_1455 = sext i14 %mult_V_2890"   --->   Operation 1382 'sext' 'sext_ln818_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (1.94ns)   --->   "%r_V_2757 = mul i25 %sext_ln70_672, i25 33554198"   --->   Operation 1383 'mul' 'r_V_2757' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_2891 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2757, i32 10, i32 24"   --->   Operation 1384 'partselect' 'mult_V_2891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln818_1456 = sext i15 %mult_V_2891"   --->   Operation 1385 'sext' 'sext_ln818_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (1.94ns)   --->   "%r_V_2758 = mul i25 %sext_ln70_672, i25 158"   --->   Operation 1386 'mul' 'r_V_2758' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%mult_V_2892 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2758, i32 10, i32 24"   --->   Operation 1387 'partselect' 'mult_V_2892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln818_1457 = sext i15 %mult_V_2892"   --->   Operation 1388 'sext' 'sext_ln818_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (1.94ns)   --->   "%r_V_2759 = mul i25 %sext_ln70_672, i25 33554239"   --->   Operation 1389 'mul' 'r_V_2759' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_2893 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2759, i32 10, i32 24"   --->   Operation 1390 'partselect' 'mult_V_2893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln818_1458 = sext i15 %mult_V_2893"   --->   Operation 1391 'sext' 'sext_ln818_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (1.94ns)   --->   "%r_V_2760 = mul i26 %sext_ln70_669, i26 404"   --->   Operation 1392 'mul' 'r_V_2760' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_2894 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2760, i32 10, i32 25"   --->   Operation 1393 'partselect' 'mult_V_2894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (1.94ns)   --->   "%r_V_2761 = mul i25 %sext_ln70_672, i25 33554214"   --->   Operation 1394 'mul' 'r_V_2761' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%mult_V_2895 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2761, i32 10, i32 24"   --->   Operation 1395 'partselect' 'mult_V_2895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln818_1459 = sext i15 %mult_V_2895"   --->   Operation 1396 'sext' 'sext_ln818_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (1.94ns)   --->   "%r_V_2762 = mul i26 %sext_ln70_669, i26 285"   --->   Operation 1397 'mul' 'r_V_2762' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_2896 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2762, i32 10, i32 25"   --->   Operation 1398 'partselect' 'mult_V_2896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (1.94ns)   --->   "%r_V_2763 = mul i26 %sext_ln70_669, i26 67108577"   --->   Operation 1399 'mul' 'r_V_2763' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%mult_V_2897 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2763, i32 10, i32 25"   --->   Operation 1400 'partselect' 'mult_V_2897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (1.94ns)   --->   "%r_V_2764 = mul i26 %sext_ln70_669, i26 67108558"   --->   Operation 1401 'mul' 'r_V_2764' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%mult_V_2898 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2764, i32 10, i32 25"   --->   Operation 1402 'partselect' 'mult_V_2898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (1.94ns)   --->   "%r_V_2765 = mul i25 %sext_ln70_672, i25 165"   --->   Operation 1403 'mul' 'r_V_2765' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%mult_V_2899 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2765, i32 10, i32 24"   --->   Operation 1404 'partselect' 'mult_V_2899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln818_1460 = sext i15 %mult_V_2899"   --->   Operation 1405 'sext' 'sext_ln818_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1273_831 = sext i22 %tmp_27"   --->   Operation 1406 'sext' 'sext_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.82ns)   --->   "%r_V_2766 = sub i23 %sext_ln1273_821, i23 %sext_ln70_670"   --->   Operation 1407 'sub' 'r_V_2766' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_2900 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2766, i32 10, i32 22"   --->   Operation 1408 'partselect' 'mult_V_2900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln818_1461 = sext i13 %mult_V_2900"   --->   Operation 1409 'sext' 'sext_ln818_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (1.94ns)   --->   "%r_V_2767 = mul i25 %sext_ln70_672, i25 131"   --->   Operation 1410 'mul' 'r_V_2767' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%mult_V_2901 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2767, i32 10, i32 24"   --->   Operation 1411 'partselect' 'mult_V_2901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln818_1462 = sext i15 %mult_V_2901"   --->   Operation 1412 'sext' 'sext_ln818_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (1.94ns)   --->   "%r_V_2768 = mul i26 %sext_ln70_669, i26 323"   --->   Operation 1413 'mul' 'r_V_2768' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_2902 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2768, i32 10, i32 25"   --->   Operation 1414 'partselect' 'mult_V_2902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (1.94ns)   --->   "%r_V_2769 = mul i24 %sext_ln70_671, i24 82"   --->   Operation 1415 'mul' 'r_V_2769' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%mult_V_2903 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2769, i32 10, i32 23"   --->   Operation 1416 'partselect' 'mult_V_2903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln17_1068 = sext i14 %mult_V_2903" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1417 'sext' 'sext_ln17_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (1.94ns)   --->   "%r_V_2770 = mul i22 %sext_ln70_667, i22 27"   --->   Operation 1418 'mul' 'r_V_2770' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%mult_V_2904 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2770, i32 10, i32 21"   --->   Operation 1419 'partselect' 'mult_V_2904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln818_1463 = sext i12 %mult_V_2904"   --->   Operation 1420 'sext' 'sext_ln818_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%shl_ln1273_569 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_26, i3 0"   --->   Operation 1421 'bitconcatenate' 'shl_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln1273_832 = sext i19 %shl_ln1273_569"   --->   Operation 1422 'sext' 'sext_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.80ns)   --->   "%r_V_2771 = sub i20 0, i20 %sext_ln1273_832"   --->   Operation 1423 'sub' 'r_V_2771' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_2905 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2771, i32 10, i32 19"   --->   Operation 1424 'partselect' 'mult_V_2905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln17_1069 = sext i10 %mult_V_2905" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1425 'sext' 'sext_ln17_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (1.94ns)   --->   "%r_V_2772 = mul i26 %sext_ln70_669, i26 271"   --->   Operation 1426 'mul' 'r_V_2772' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_2906 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2772, i32 10, i32 25"   --->   Operation 1427 'partselect' 'mult_V_2906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.80ns)   --->   "%r_V_2773 = sub i21 0, i21 %sext_ln1273_829"   --->   Operation 1428 'sub' 'r_V_2773' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%mult_V_2907 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2773, i32 10, i32 20"   --->   Operation 1429 'partselect' 'mult_V_2907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln17_1070 = sext i11 %mult_V_2907" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1430 'sext' 'sext_ln17_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (1.94ns)   --->   "%r_V_2774 = mul i26 %sext_ln70_669, i26 67108517"   --->   Operation 1431 'mul' 'r_V_2774' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%mult_V_2908 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2774, i32 10, i32 25"   --->   Operation 1432 'partselect' 'mult_V_2908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_709 = sub i23 0, i23 %sext_ln1273_821"   --->   Operation 1433 'sub' 'sub_ln1273_709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1434 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2775 = sub i23 %sub_ln1273_709, i23 %sext_ln1273_828"   --->   Operation 1434 'sub' 'r_V_2775' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_2909 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2775, i32 10, i32 22"   --->   Operation 1435 'partselect' 'mult_V_2909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln17_1071 = sext i13 %mult_V_2909" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1436 'sext' 'sext_ln17_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.94ns)   --->   "%r_V_2776 = mul i24 %sext_ln70_671, i24 16777095"   --->   Operation 1437 'mul' 'r_V_2776' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_2910 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2776, i32 10, i32 23"   --->   Operation 1438 'partselect' 'mult_V_2910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln818_1464 = sext i14 %mult_V_2910"   --->   Operation 1439 'sext' 'sext_ln818_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (1.94ns)   --->   "%r_V_2777 = mul i26 %sext_ln70_669, i26 266"   --->   Operation 1440 'mul' 'r_V_2777' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%mult_V_2911 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2777, i32 10, i32 25"   --->   Operation 1441 'partselect' 'mult_V_2911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (1.94ns)   --->   "%r_V_2778 = mul i24 %sext_ln70_671, i24 16777125"   --->   Operation 1442 'mul' 'r_V_2778' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%mult_V_2912 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2778, i32 10, i32 23"   --->   Operation 1443 'partselect' 'mult_V_2912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln17_1072 = sext i14 %mult_V_2912" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1444 'sext' 'sext_ln17_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (1.94ns)   --->   "%r_V_2779 = mul i26 %sext_ln70_669, i26 284"   --->   Operation 1445 'mul' 'r_V_2779' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_2913 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2779, i32 10, i32 25"   --->   Operation 1446 'partselect' 'mult_V_2913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (1.94ns)   --->   "%r_V_2780 = mul i25 %sext_ln70_672, i25 33554224"   --->   Operation 1447 'mul' 'r_V_2780' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%mult_V_2914 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2780, i32 10, i32 24"   --->   Operation 1448 'partselect' 'mult_V_2914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln818_1465 = sext i15 %mult_V_2914"   --->   Operation 1449 'sext' 'sext_ln818_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (1.94ns)   --->   "%r_V_2781 = mul i26 %sext_ln70_669, i26 67108569"   --->   Operation 1450 'mul' 'r_V_2781' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%mult_V_2915 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2781, i32 10, i32 25"   --->   Operation 1451 'partselect' 'mult_V_2915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (1.94ns)   --->   "%r_V_2782 = mul i25 %sext_ln70_672, i25 33554284"   --->   Operation 1452 'mul' 'r_V_2782' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%mult_V_2916 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2782, i32 10, i32 24"   --->   Operation 1453 'partselect' 'mult_V_2916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln818_1466 = sext i15 %mult_V_2916"   --->   Operation 1454 'sext' 'sext_ln818_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%shl_ln1273_570 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_26, i1 0"   --->   Operation 1455 'bitconcatenate' 'shl_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln1273_833 = sext i17 %shl_ln1273_570"   --->   Operation 1456 'sext' 'sext_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.82ns)   --->   "%r_V_2783 = sub i24 %sext_ln1273_827, i24 %sext_ln1273_833"   --->   Operation 1457 'sub' 'r_V_2783' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_2917 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2783, i32 10, i32 23"   --->   Operation 1458 'partselect' 'mult_V_2917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln818_1467 = sext i14 %mult_V_2917"   --->   Operation 1459 'sext' 'sext_ln818_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (1.94ns)   --->   "%r_V_2784 = mul i25 %sext_ln70_672, i25 138"   --->   Operation 1460 'mul' 'r_V_2784' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_2918 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2784, i32 10, i32 24"   --->   Operation 1461 'partselect' 'mult_V_2918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln818_1468 = sext i15 %mult_V_2918"   --->   Operation 1462 'sext' 'sext_ln818_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln1273_571 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln1273_834 = sext i24 %shl_ln1273_571"   --->   Operation 1464 'sext' 'sext_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_712 = sub i25 0, i25 %sext_ln1273_834"   --->   Operation 1465 'sub' 'sub_ln1273_712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1466 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2785 = sub i25 %sub_ln1273_712, i25 %sext_ln1273_831"   --->   Operation 1466 'sub' 'r_V_2785' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_2919 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2785, i32 10, i32 24"   --->   Operation 1467 'partselect' 'mult_V_2919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln818_1469 = sext i15 %mult_V_2919"   --->   Operation 1468 'sext' 'sext_ln818_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (1.94ns)   --->   "%r_V_2786 = mul i25 %sext_ln70_672, i25 214"   --->   Operation 1469 'mul' 'r_V_2786' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_2920 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2786, i32 10, i32 24"   --->   Operation 1470 'partselect' 'mult_V_2920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln818_1470 = sext i15 %mult_V_2920"   --->   Operation 1471 'sext' 'sext_ln818_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (1.94ns)   --->   "%r_V_2787 = mul i25 %sext_ln70_672, i25 33554199"   --->   Operation 1472 'mul' 'r_V_2787' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_2921 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2787, i32 10, i32 24"   --->   Operation 1473 'partselect' 'mult_V_2921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln818_1471 = sext i15 %mult_V_2921"   --->   Operation 1474 'sext' 'sext_ln818_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (1.94ns)   --->   "%r_V_2788 = mul i26 %sext_ln70_669, i26 67108457"   --->   Operation 1475 'mul' 'r_V_2788' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%mult_V_2922 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2788, i32 10, i32 25"   --->   Operation 1476 'partselect' 'mult_V_2922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (1.94ns)   --->   "%r_V_2789 = mul i24 %sext_ln70_671, i24 76"   --->   Operation 1477 'mul' 'r_V_2789' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%mult_V_2923 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2789, i32 10, i32 23"   --->   Operation 1478 'partselect' 'mult_V_2923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln818_1472 = sext i14 %mult_V_2923"   --->   Operation 1479 'sext' 'sext_ln818_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (1.94ns)   --->   "%r_V_2790 = mul i25 %sext_ln70_672, i25 204"   --->   Operation 1480 'mul' 'r_V_2790' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%mult_V_2924 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2790, i32 10, i32 24"   --->   Operation 1481 'partselect' 'mult_V_2924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln818_1473 = sext i15 %mult_V_2924"   --->   Operation 1482 'sext' 'sext_ln818_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (1.94ns)   --->   "%r_V_2791 = mul i23 %sext_ln70_670, i23 59"   --->   Operation 1483 'mul' 'r_V_2791' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%mult_V_2925 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2791, i32 10, i32 22"   --->   Operation 1484 'partselect' 'mult_V_2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln818_1474 = sext i13 %mult_V_2925"   --->   Operation 1485 'sext' 'sext_ln818_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.83ns)   --->   "%r_V_2792 = sub i25 %sext_ln1273_825, i25 %sext_ln1273_834"   --->   Operation 1486 'sub' 'r_V_2792' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%mult_V_2926 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2792, i32 10, i32 24"   --->   Operation 1487 'partselect' 'mult_V_2926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln818_1475 = sext i15 %mult_V_2926"   --->   Operation 1488 'sext' 'sext_ln818_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.81ns)   --->   "%r_V_2793 = sub i22 0, i22 %sext_ln1273_823"   --->   Operation 1489 'sub' 'r_V_2793' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%mult_V_2927 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2793, i32 10, i32 21"   --->   Operation 1490 'partselect' 'mult_V_2927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln17_1073 = sext i12 %mult_V_2927" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1491 'sext' 'sext_ln17_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (1.94ns)   --->   "%r_V_2794 = mul i24 %sext_ln70_671, i24 16777116"   --->   Operation 1492 'mul' 'r_V_2794' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%mult_V_2928 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2794, i32 10, i32 23"   --->   Operation 1493 'partselect' 'mult_V_2928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln818_1476 = sext i14 %mult_V_2928"   --->   Operation 1494 'sext' 'sext_ln818_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.79ns)   --->   "%r_V_2795 = sub i19 0, i19 %sext_ln1273_824"   --->   Operation 1495 'sub' 'r_V_2795' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%mult_V_2929 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2795, i32 10, i32 18"   --->   Operation 1496 'partselect' 'mult_V_2929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln17_1074 = sext i9 %mult_V_2929" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1497 'sext' 'sext_ln17_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.80ns)   --->   "%r_V_2796 = sub i19 %r_V_2795, i19 %sext_ln70_666"   --->   Operation 1498 'sub' 'r_V_2796' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_2930 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2796, i32 10, i32 18"   --->   Operation 1499 'partselect' 'mult_V_2930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln17_1075 = sext i9 %mult_V_2930" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1500 'sext' 'sext_ln17_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (1.94ns)   --->   "%r_V_2797 = mul i26 %sext_ln70_669, i26 67108507"   --->   Operation 1501 'mul' 'r_V_2797' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_2931 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2797, i32 10, i32 25"   --->   Operation 1502 'partselect' 'mult_V_2931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%a_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 128, i32 143"   --->   Operation 1503 'partselect' 'a_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln70_673 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1504 'sext' 'sext_ln70_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln70_674 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1505 'sext' 'sext_ln70_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln70_675 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1506 'sext' 'sext_ln70_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln70_676 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1507 'sext' 'sext_ln70_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln70_677 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1508 'sext' 'sext_ln70_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln70_678 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1509 'sext' 'sext_ln70_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln70_679 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1510 'sext' 'sext_ln70_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln70_680 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1511 'sext' 'sext_ln70_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln70_681 = sext i16 %a_V_8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1512 'sext' 'sext_ln70_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (1.94ns)   --->   "%r_V_2799 = mul i26 %sext_ln70_681, i26 357"   --->   Operation 1513 'mul' 'r_V_2799' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_2932 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2799, i32 10, i32 25"   --->   Operation 1514 'partselect' 'mult_V_2932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.94ns)   --->   "%r_V_2800 = mul i22 %sext_ln70_680, i22 21"   --->   Operation 1515 'mul' 'r_V_2800' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%mult_V_2933 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2800, i32 10, i32 21"   --->   Operation 1516 'partselect' 'mult_V_2933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln818_1477 = sext i12 %mult_V_2933"   --->   Operation 1517 'sext' 'sext_ln818_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (1.94ns)   --->   "%r_V_2801 = mul i26 %sext_ln70_681, i26 67108428"   --->   Operation 1518 'mul' 'r_V_2801' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%mult_V_2934 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2801, i32 10, i32 25"   --->   Operation 1519 'partselect' 'mult_V_2934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (1.94ns)   --->   "%r_V_2802 = mul i25 %sext_ln70_679, i25 33554275"   --->   Operation 1520 'mul' 'r_V_2802' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%mult_V_2935 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2802, i32 10, i32 24"   --->   Operation 1521 'partselect' 'mult_V_2935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln818_1478 = sext i15 %mult_V_2935"   --->   Operation 1522 'sext' 'sext_ln818_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 128, i32 143"   --->   Operation 1523 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%shl_ln1273_572 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0"   --->   Operation 1524 'bitconcatenate' 'shl_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1273_835 = sext i24 %shl_ln1273_572"   --->   Operation 1525 'sext' 'sext_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%shl_ln1273_573 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_28, i6 0"   --->   Operation 1526 'bitconcatenate' 'shl_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln1273_836 = sext i22 %shl_ln1273_573"   --->   Operation 1527 'sext' 'sext_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln1273_837 = sext i22 %shl_ln1273_573"   --->   Operation 1528 'sext' 'sext_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.83ns)   --->   "%r_V_2803 = sub i25 %sext_ln1273_835, i25 %sext_ln1273_837"   --->   Operation 1529 'sub' 'r_V_2803' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_2936 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2803, i32 10, i32 24"   --->   Operation 1530 'partselect' 'mult_V_2936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln818_1479 = sext i15 %mult_V_2936"   --->   Operation 1531 'sext' 'sext_ln818_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (1.94ns)   --->   "%r_V_2804 = mul i24 %sext_ln70_678, i24 16777112"   --->   Operation 1532 'mul' 'r_V_2804' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%mult_V_2937 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2804, i32 10, i32 23"   --->   Operation 1533 'partselect' 'mult_V_2937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln818_1480 = sext i14 %mult_V_2937"   --->   Operation 1534 'sext' 'sext_ln818_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (1.94ns)   --->   "%r_V_2805 = mul i26 %sext_ln70_681, i26 422"   --->   Operation 1535 'mul' 'r_V_2805' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_2938 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2805, i32 10, i32 25"   --->   Operation 1536 'partselect' 'mult_V_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (1.94ns)   --->   "%r_V_2806 = mul i25 %sext_ln70_679, i25 170"   --->   Operation 1537 'mul' 'r_V_2806' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_2939 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2806, i32 10, i32 24"   --->   Operation 1538 'partselect' 'mult_V_2939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln818_1481 = sext i15 %mult_V_2939"   --->   Operation 1539 'sext' 'sext_ln818_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (1.94ns)   --->   "%r_V_2807 = mul i25 %sext_ln70_679, i25 33554283"   --->   Operation 1540 'mul' 'r_V_2807' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%mult_V_2940 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2807, i32 10, i32 24"   --->   Operation 1541 'partselect' 'mult_V_2940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln818_1482 = sext i15 %mult_V_2940"   --->   Operation 1542 'sext' 'sext_ln818_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (1.94ns)   --->   "%r_V_2808 = mul i24 %sext_ln70_678, i24 74"   --->   Operation 1543 'mul' 'r_V_2808' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%mult_V_2941 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2808, i32 10, i32 23"   --->   Operation 1544 'partselect' 'mult_V_2941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln17_1076 = sext i14 %mult_V_2941" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1545 'sext' 'sext_ln17_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.94ns)   --->   "%r_V_2809 = mul i25 %sext_ln70_679, i25 33554220"   --->   Operation 1546 'mul' 'r_V_2809' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%mult_V_2942 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2809, i32 10, i32 24"   --->   Operation 1547 'partselect' 'mult_V_2942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln818_1483 = sext i15 %mult_V_2942"   --->   Operation 1548 'sext' 'sext_ln818_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (1.94ns)   --->   "%r_V_2810 = mul i21 %sext_ln70_677, i21 2097139"   --->   Operation 1549 'mul' 'r_V_2810' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%mult_V_2943 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2810, i32 10, i32 20"   --->   Operation 1550 'partselect' 'mult_V_2943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln818_1484 = sext i11 %mult_V_2943"   --->   Operation 1551 'sext' 'sext_ln818_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (1.94ns)   --->   "%r_V_2811 = mul i25 %sext_ln70_679, i25 239"   --->   Operation 1552 'mul' 'r_V_2811' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_2944 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2811, i32 10, i32 24"   --->   Operation 1553 'partselect' 'mult_V_2944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln818_1485 = sext i15 %mult_V_2944"   --->   Operation 1554 'sext' 'sext_ln818_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (1.94ns)   --->   "%r_V_2812 = mul i26 %sext_ln70_681, i26 303"   --->   Operation 1555 'mul' 'r_V_2812' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%mult_V_2945 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2812, i32 10, i32 25"   --->   Operation 1556 'partselect' 'mult_V_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (1.94ns)   --->   "%r_V_2813 = mul i24 %sext_ln70_678, i24 93"   --->   Operation 1557 'mul' 'r_V_2813' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%mult_V_2946 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2813, i32 10, i32 23"   --->   Operation 1558 'partselect' 'mult_V_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln818_1486 = sext i14 %mult_V_2946"   --->   Operation 1559 'sext' 'sext_ln818_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%shl_ln1273_574 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_28, i3 0"   --->   Operation 1560 'bitconcatenate' 'shl_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln1273_838 = sext i19 %shl_ln1273_574"   --->   Operation 1561 'sext' 'sext_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.80ns)   --->   "%r_V_2814 = sub i20 %sext_ln1273_838, i20 %sext_ln70_675"   --->   Operation 1562 'sub' 'r_V_2814' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_2947 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2814, i32 10, i32 19"   --->   Operation 1563 'partselect' 'mult_V_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln818_1487 = sext i10 %mult_V_2947"   --->   Operation 1564 'sext' 'sext_ln818_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (1.94ns)   --->   "%r_V_2815 = mul i25 %sext_ln70_679, i25 33554228"   --->   Operation 1565 'mul' 'r_V_2815' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_2948 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2815, i32 10, i32 24"   --->   Operation 1566 'partselect' 'mult_V_2948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln818_1488 = sext i15 %mult_V_2948"   --->   Operation 1567 'sext' 'sext_ln818_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%shl_ln1273_575 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_28, i4 0"   --->   Operation 1568 'bitconcatenate' 'shl_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln1273_839 = sext i20 %shl_ln1273_575"   --->   Operation 1569 'sext' 'sext_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_720 = sub i21 0, i21 %sext_ln1273_839"   --->   Operation 1570 'sub' 'sub_ln1273_720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%shl_ln1273_576 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_28, i2 0"   --->   Operation 1571 'bitconcatenate' 'shl_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1273_840 = sext i18 %shl_ln1273_576"   --->   Operation 1572 'sext' 'sext_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln1273_841 = sext i18 %shl_ln1273_576"   --->   Operation 1573 'sext' 'sext_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1273_842 = sext i18 %shl_ln1273_576"   --->   Operation 1574 'sext' 'sext_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2816 = sub i21 %sub_ln1273_720, i21 %sext_ln1273_842"   --->   Operation 1575 'sub' 'r_V_2816' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_2949 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2816, i32 10, i32 20"   --->   Operation 1576 'partselect' 'mult_V_2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln17_1077 = sext i11 %mult_V_2949" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1577 'sext' 'sext_ln17_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (1.94ns)   --->   "%r_V_2817 = mul i26 %sext_ln70_681, i26 67108539"   --->   Operation 1578 'mul' 'r_V_2817' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_2950 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2817, i32 10, i32 25"   --->   Operation 1579 'partselect' 'mult_V_2950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%shl_ln1273_577 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_28, i1 0"   --->   Operation 1580 'bitconcatenate' 'shl_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1273_843 = sext i17 %shl_ln1273_577"   --->   Operation 1581 'sext' 'sext_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln1273_844 = sext i17 %shl_ln1273_577"   --->   Operation 1582 'sext' 'sext_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln1273_845 = sext i17 %shl_ln1273_577"   --->   Operation 1583 'sext' 'sext_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.80ns)   --->   "%r_V_2818 = add i21 %sext_ln1273_839, i21 %sext_ln1273_845"   --->   Operation 1584 'add' 'r_V_2818' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_2951 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2818, i32 10, i32 20"   --->   Operation 1585 'partselect' 'mult_V_2951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln818_1489 = sext i11 %mult_V_2951"   --->   Operation 1586 'sext' 'sext_ln818_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (1.94ns)   --->   "%r_V_2819 = mul i26 %sext_ln70_681, i26 387"   --->   Operation 1587 'mul' 'r_V_2819' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_2952 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2819, i32 10, i32 25"   --->   Operation 1588 'partselect' 'mult_V_2952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (1.94ns)   --->   "%r_V_2820 = mul i25 %sext_ln70_679, i25 154"   --->   Operation 1589 'mul' 'r_V_2820' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%mult_V_2953 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2820, i32 10, i32 24"   --->   Operation 1590 'partselect' 'mult_V_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln818_1490 = sext i15 %mult_V_2953"   --->   Operation 1591 'sext' 'sext_ln818_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (1.94ns)   --->   "%r_V_2821 = mul i26 %sext_ln70_681, i26 67108532"   --->   Operation 1592 'mul' 'r_V_2821' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%mult_V_2954 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2821, i32 10, i32 25"   --->   Operation 1593 'partselect' 'mult_V_2954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (1.94ns)   --->   "%r_V_2822 = mul i26 %sext_ln70_681, i26 67108579"   --->   Operation 1594 'mul' 'r_V_2822' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_2955 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2822, i32 10, i32 25"   --->   Operation 1595 'partselect' 'mult_V_2955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.79ns)   --->   "%r_V_2823 = sub i19 0, i19 %sext_ln1273_841"   --->   Operation 1596 'sub' 'r_V_2823' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_2956 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2823, i32 10, i32 18"   --->   Operation 1597 'partselect' 'mult_V_2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln818_1491 = sext i9 %mult_V_2956"   --->   Operation 1598 'sext' 'sext_ln818_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (1.94ns)   --->   "%r_V_2824 = mul i25 %sext_ln70_679, i25 189"   --->   Operation 1599 'mul' 'r_V_2824' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%mult_V_2957 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2824, i32 10, i32 24"   --->   Operation 1600 'partselect' 'mult_V_2957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln818_1492 = sext i15 %mult_V_2957"   --->   Operation 1601 'sext' 'sext_ln818_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (1.94ns)   --->   "%r_V_2825 = mul i25 %sext_ln70_679, i25 33554214"   --->   Operation 1602 'mul' 'r_V_2825' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_V_2958 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2825, i32 10, i32 24"   --->   Operation 1603 'partselect' 'mult_V_2958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln818_1493 = sext i15 %mult_V_2958"   --->   Operation 1604 'sext' 'sext_ln818_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_723 = sub i23 0, i23 %sext_ln1273_836"   --->   Operation 1605 'sub' 'sub_ln1273_723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1606 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2826 = sub i23 %sub_ln1273_723, i23 %sext_ln70_673"   --->   Operation 1606 'sub' 'r_V_2826' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_2959 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2826, i32 10, i32 22"   --->   Operation 1607 'partselect' 'mult_V_2959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln818_1494 = sext i13 %mult_V_2959"   --->   Operation 1608 'sext' 'sext_ln818_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (1.94ns)   --->   "%r_V_2827 = mul i25 %sext_ln70_679, i25 210"   --->   Operation 1609 'mul' 'r_V_2827' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_2960 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2827, i32 10, i32 24"   --->   Operation 1610 'partselect' 'mult_V_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln818_1495 = sext i15 %mult_V_2960"   --->   Operation 1611 'sext' 'sext_ln818_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (1.94ns)   --->   "%r_V_2828 = mul i25 %sext_ln70_679, i25 205"   --->   Operation 1612 'mul' 'r_V_2828' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%mult_V_2961 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2828, i32 10, i32 24"   --->   Operation 1613 'partselect' 'mult_V_2961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln818_1496 = sext i15 %mult_V_2961"   --->   Operation 1614 'sext' 'sext_ln818_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (1.94ns)   --->   "%r_V_2829 = mul i25 %sext_ln70_679, i25 33554285"   --->   Operation 1615 'mul' 'r_V_2829' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_2962 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2829, i32 10, i32 24"   --->   Operation 1616 'partselect' 'mult_V_2962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln818_1497 = sext i15 %mult_V_2962"   --->   Operation 1617 'sext' 'sext_ln818_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%shl_ln1273_578 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_28, i7 0"   --->   Operation 1618 'bitconcatenate' 'shl_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1273_846 = sext i23 %shl_ln1273_578"   --->   Operation 1619 'sext' 'sext_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_725 = sub i24 0, i24 %sext_ln1273_846"   --->   Operation 1620 'sub' 'sub_ln1273_725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%shl_ln1273_579 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_28, i5 0"   --->   Operation 1621 'bitconcatenate' 'shl_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln1273_847 = sext i21 %shl_ln1273_579"   --->   Operation 1622 'sext' 'sext_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln1273_848 = sext i21 %shl_ln1273_579"   --->   Operation 1623 'sext' 'sext_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2830 = sub i24 %sub_ln1273_725, i24 %sext_ln1273_848"   --->   Operation 1624 'sub' 'r_V_2830' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%mult_V_2963 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2830, i32 10, i32 23"   --->   Operation 1625 'partselect' 'mult_V_2963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln17_1078 = sext i14 %mult_V_2963" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1626 'sext' 'sext_ln17_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.82ns)   --->   "%r_V_2831 = add i23 %sext_ln1273_836, i23 %sext_ln1273_844"   --->   Operation 1627 'add' 'r_V_2831' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_2964 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2831, i32 10, i32 22"   --->   Operation 1628 'partselect' 'mult_V_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln818_1498 = sext i13 %mult_V_2964"   --->   Operation 1629 'sext' 'sext_ln818_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (1.94ns)   --->   "%r_V_2832 = mul i24 %sext_ln70_678, i24 79"   --->   Operation 1630 'mul' 'r_V_2832' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%mult_V_2965 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2832, i32 10, i32 23"   --->   Operation 1631 'partselect' 'mult_V_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln818_1499 = sext i14 %mult_V_2965"   --->   Operation 1632 'sext' 'sext_ln818_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.79ns)   --->   "%r_V_2833 = sub i19 %sext_ln1273_841, i19 %sext_ln70_676"   --->   Operation 1633 'sub' 'r_V_2833' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_2966 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2833, i32 10, i32 18"   --->   Operation 1634 'partselect' 'mult_V_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln818_1500 = sext i9 %mult_V_2966"   --->   Operation 1635 'sext' 'sext_ln818_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (1.94ns)   --->   "%r_V_2834 = mul i23 %sext_ln70_673, i23 8388564"   --->   Operation 1636 'mul' 'r_V_2834' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%mult_V_2967 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2834, i32 10, i32 22"   --->   Operation 1637 'partselect' 'mult_V_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln17_1079 = sext i13 %mult_V_2967" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1638 'sext' 'sext_ln17_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (1.94ns)   --->   "%r_V_2835 = mul i25 %sext_ln70_679, i25 33554274"   --->   Operation 1639 'mul' 'r_V_2835' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%mult_V_2968 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2835, i32 10, i32 24"   --->   Operation 1640 'partselect' 'mult_V_2968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln818_1501 = sext i15 %mult_V_2968"   --->   Operation 1641 'sext' 'sext_ln818_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_2969 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read306, i32 134, i32 143"   --->   Operation 1642 'partselect' 'mult_V_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i10 %mult_V_2969" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1643 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (1.94ns)   --->   "%r_V_2836 = mul i26 %sext_ln70_681, i26 67108549"   --->   Operation 1644 'mul' 'r_V_2836' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%mult_V_2970 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2836, i32 10, i32 25"   --->   Operation 1645 'partselect' 'mult_V_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (1.94ns)   --->   "%r_V_2837 = mul i25 %sext_ln70_679, i25 33554231"   --->   Operation 1646 'mul' 'r_V_2837' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_2971 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2837, i32 10, i32 24"   --->   Operation 1647 'partselect' 'mult_V_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln818_1502 = sext i15 %mult_V_2971"   --->   Operation 1648 'sext' 'sext_ln818_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (1.94ns)   --->   "%r_V_2838 = mul i26 %sext_ln70_681, i26 399"   --->   Operation 1649 'mul' 'r_V_2838' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%mult_V_2972 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2838, i32 10, i32 25"   --->   Operation 1650 'partselect' 'mult_V_2972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (1.94ns)   --->   "%r_V_2839 = mul i26 %sext_ln70_681, i26 67108565"   --->   Operation 1651 'mul' 'r_V_2839' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%mult_V_2973 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2839, i32 10, i32 25"   --->   Operation 1652 'partselect' 'mult_V_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (1.94ns)   --->   "%r_V_2840 = mul i24 %sext_ln70_678, i24 82"   --->   Operation 1653 'mul' 'r_V_2840' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%mult_V_2974 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2840, i32 10, i32 23"   --->   Operation 1654 'partselect' 'mult_V_2974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (1.94ns)   --->   "%r_V_2841 = mul i25 %sext_ln70_679, i25 197"   --->   Operation 1655 'mul' 'r_V_2841' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_2975 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2841, i32 10, i32 24"   --->   Operation 1656 'partselect' 'mult_V_2975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln818_1504 = sext i15 %mult_V_2975"   --->   Operation 1657 'sext' 'sext_ln818_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.78ns)   --->   "%r_V_2842 = sub i17 0, i17 %sext_ln70_674"   --->   Operation 1658 'sub' 'r_V_2842' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_2976 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2842, i32 10, i32 16"   --->   Operation 1659 'partselect' 'mult_V_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln818_1505 = sext i7 %mult_V_2976"   --->   Operation 1660 'sext' 'sext_ln818_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%mult_V_2977 = partselect i9 @_ssdm_op_PartSelect.i9.i256.i32.i32, i256 %p_read306, i32 135, i32 143"   --->   Operation 1661 'partselect' 'mult_V_2977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i9 %mult_V_2977" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1662 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.82ns)   --->   "%r_V_2843 = add i24 %sext_ln1273_846, i24 %sext_ln1273_840"   --->   Operation 1663 'add' 'r_V_2843' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%mult_V_2978 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2843, i32 10, i32 23"   --->   Operation 1664 'partselect' 'mult_V_2978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln818_1506 = sext i14 %mult_V_2978"   --->   Operation 1665 'sext' 'sext_ln818_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (1.94ns)   --->   "%r_V_2844 = mul i25 %sext_ln70_679, i25 33554253"   --->   Operation 1666 'mul' 'r_V_2844' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%mult_V_2979 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2844, i32 10, i32 24"   --->   Operation 1667 'partselect' 'mult_V_2979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln818_1507 = sext i15 %mult_V_2979"   --->   Operation 1668 'sext' 'sext_ln818_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (1.94ns)   --->   "%r_V_2845 = mul i25 %sext_ln70_679, i25 182"   --->   Operation 1669 'mul' 'r_V_2845' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%mult_V_2980 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2845, i32 10, i32 24"   --->   Operation 1670 'partselect' 'mult_V_2980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln818_1508 = sext i15 %mult_V_2980"   --->   Operation 1671 'sext' 'sext_ln818_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (1.94ns)   --->   "%r_V_2846 = mul i24 %sext_ln70_678, i24 16777131"   --->   Operation 1672 'mul' 'r_V_2846' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%mult_V_2981 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2846, i32 10, i32 23"   --->   Operation 1673 'partselect' 'mult_V_2981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln818_1509 = sext i14 %mult_V_2981"   --->   Operation 1674 'sext' 'sext_ln818_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (1.94ns)   --->   "%r_V_2847 = mul i26 %sext_ln70_681, i26 67108596"   --->   Operation 1675 'mul' 'r_V_2847' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%mult_V_2982 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2847, i32 10, i32 25"   --->   Operation 1676 'partselect' 'mult_V_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (1.94ns)   --->   "%r_V_2848 = mul i25 %sext_ln70_679, i25 33554282"   --->   Operation 1677 'mul' 'r_V_2848' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_2983 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2848, i32 10, i32 24"   --->   Operation 1678 'partselect' 'mult_V_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln818_1510 = sext i15 %mult_V_2983"   --->   Operation 1679 'sext' 'sext_ln818_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (1.94ns)   --->   "%r_V_2849 = mul i24 %sext_ln70_678, i24 90"   --->   Operation 1680 'mul' 'r_V_2849' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%mult_V_2984 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2849, i32 10, i32 23"   --->   Operation 1681 'partselect' 'mult_V_2984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln17_1080 = sext i14 %mult_V_2984" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1682 'sext' 'sext_ln17_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (1.94ns)   --->   "%r_V_2850 = mul i25 %sext_ln70_679, i25 184"   --->   Operation 1683 'mul' 'r_V_2850' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%mult_V_2985 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2850, i32 10, i32 24"   --->   Operation 1684 'partselect' 'mult_V_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln818_1511 = sext i15 %mult_V_2985"   --->   Operation 1685 'sext' 'sext_ln818_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%mult_V_2986 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 138, i32 143"   --->   Operation 1686 'partselect' 'mult_V_2986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i6 %mult_V_2986" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1687 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (1.94ns)   --->   "%r_V_2851 = mul i26 %sext_ln70_681, i26 308"   --->   Operation 1688 'mul' 'r_V_2851' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_2987 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2851, i32 10, i32 25"   --->   Operation 1689 'partselect' 'mult_V_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (1.94ns)   --->   "%r_V_2852 = mul i25 %sext_ln70_679, i25 33554251"   --->   Operation 1690 'mul' 'r_V_2852' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%mult_V_2988 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2852, i32 10, i32 24"   --->   Operation 1691 'partselect' 'mult_V_2988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln818_1512 = sext i15 %mult_V_2988"   --->   Operation 1692 'sext' 'sext_ln818_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (1.94ns)   --->   "%r_V_2853 = mul i25 %sext_ln70_679, i25 214"   --->   Operation 1693 'mul' 'r_V_2853' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%mult_V_2989 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2853, i32 10, i32 24"   --->   Operation 1694 'partselect' 'mult_V_2989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln818_1513 = sext i15 %mult_V_2989"   --->   Operation 1695 'sext' 'sext_ln818_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (1.94ns)   --->   "%r_V_2854 = mul i25 %sext_ln70_679, i25 33554186"   --->   Operation 1696 'mul' 'r_V_2854' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%mult_V_2990 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2854, i32 10, i32 24"   --->   Operation 1697 'partselect' 'mult_V_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln818_1514 = sext i15 %mult_V_2990"   --->   Operation 1698 'sext' 'sext_ln818_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.81ns)   --->   "%r_V_2855 = sub i22 %sext_ln1273_847, i22 %sext_ln1273_843"   --->   Operation 1699 'sub' 'r_V_2855' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%mult_V_2991 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2855, i32 10, i32 21"   --->   Operation 1700 'partselect' 'mult_V_2991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln17_1081 = sext i12 %mult_V_2991" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1701 'sext' 'sext_ln17_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (1.94ns)   --->   "%r_V_2856 = mul i25 %sext_ln70_679, i25 33554233"   --->   Operation 1702 'mul' 'r_V_2856' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%mult_V_2992 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2856, i32 10, i32 24"   --->   Operation 1703 'partselect' 'mult_V_2992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln818_1515 = sext i15 %mult_V_2992"   --->   Operation 1704 'sext' 'sext_ln818_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%a_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 144, i32 159"   --->   Operation 1705 'partselect' 'a_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln70_682 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1706 'sext' 'sext_ln70_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln70_683 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1707 'sext' 'sext_ln70_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln70_684 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1708 'sext' 'sext_ln70_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln70_685 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1709 'sext' 'sext_ln70_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln70_686 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1710 'sext' 'sext_ln70_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln70_687 = sext i16 %a_V_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1711 'sext' 'sext_ln70_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 144, i32 159"   --->   Operation 1712 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%shl_ln1273_580 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0"   --->   Operation 1713 'bitconcatenate' 'shl_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln1273_849 = sext i24 %shl_ln1273_580"   --->   Operation 1714 'sext' 'sext_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%shl_ln1273_581 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_29, i6 0"   --->   Operation 1715 'bitconcatenate' 'shl_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1273_850 = sext i22 %shl_ln1273_581"   --->   Operation 1716 'sext' 'sext_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln1273_851 = sext i22 %shl_ln1273_581"   --->   Operation 1717 'sext' 'sext_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.83ns)   --->   "%r_V_2858 = sub i25 %sext_ln1273_849, i25 %sext_ln1273_851"   --->   Operation 1718 'sub' 'r_V_2858' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%mult_V_2993 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2858, i32 10, i32 24"   --->   Operation 1719 'partselect' 'mult_V_2993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln818_1516 = sext i15 %mult_V_2993"   --->   Operation 1720 'sext' 'sext_ln818_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (1.94ns)   --->   "%r_V_2859 = mul i25 %sext_ln70_685, i25 169"   --->   Operation 1721 'mul' 'r_V_2859' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%mult_V_2994 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2859, i32 10, i32 24"   --->   Operation 1722 'partselect' 'mult_V_2994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln818_1517 = sext i15 %mult_V_2994"   --->   Operation 1723 'sext' 'sext_ln818_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (1.94ns)   --->   "%r_V_2860 = mul i25 %sext_ln70_685, i25 33554210"   --->   Operation 1724 'mul' 'r_V_2860' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%mult_V_2995 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2860, i32 10, i32 24"   --->   Operation 1725 'partselect' 'mult_V_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln818_1518 = sext i15 %mult_V_2995"   --->   Operation 1726 'sext' 'sext_ln818_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (1.94ns)   --->   "%r_V_2861 = mul i25 %sext_ln70_685, i25 140"   --->   Operation 1727 'mul' 'r_V_2861' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%mult_V_2996 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2861, i32 10, i32 24"   --->   Operation 1728 'partselect' 'mult_V_2996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln818_1519 = sext i15 %mult_V_2996"   --->   Operation 1729 'sext' 'sext_ln818_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (1.94ns)   --->   "%r_V_2862 = mul i22 %sext_ln70_686, i22 4194285"   --->   Operation 1730 'mul' 'r_V_2862' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_2997 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2862, i32 10, i32 21"   --->   Operation 1731 'partselect' 'mult_V_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln818_1520 = sext i12 %mult_V_2997"   --->   Operation 1732 'sext' 'sext_ln818_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (1.94ns)   --->   "%r_V_2863 = mul i26 %sext_ln70_684, i26 326"   --->   Operation 1733 'mul' 'r_V_2863' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_2998 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2863, i32 10, i32 25"   --->   Operation 1734 'partselect' 'mult_V_2998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (1.94ns)   --->   "%r_V_2864 = mul i25 %sext_ln70_685, i25 33554275"   --->   Operation 1735 'mul' 'r_V_2864' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%mult_V_2999 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2864, i32 10, i32 24"   --->   Operation 1736 'partselect' 'mult_V_2999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln818_1521 = sext i15 %mult_V_2999"   --->   Operation 1737 'sext' 'sext_ln818_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (1.94ns)   --->   "%r_V_2865 = mul i26 %sext_ln70_684, i26 334"   --->   Operation 1738 'mul' 'r_V_2865' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%mult_V_3000 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2865, i32 10, i32 25"   --->   Operation 1739 'partselect' 'mult_V_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (1.94ns)   --->   "%r_V_2866 = mul i24 %sext_ln70_687, i24 16777122"   --->   Operation 1740 'mul' 'r_V_2866' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%mult_V_3001 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2866, i32 10, i32 23"   --->   Operation 1741 'partselect' 'mult_V_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln818_1522 = sext i14 %mult_V_3001"   --->   Operation 1742 'sext' 'sext_ln818_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (1.94ns)   --->   "%r_V_2867 = mul i24 %sext_ln70_687, i24 16777142"   --->   Operation 1743 'mul' 'r_V_2867' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_3002 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2867, i32 10, i32 23"   --->   Operation 1744 'partselect' 'mult_V_3002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln17_1082 = sext i14 %mult_V_3002" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1745 'sext' 'sext_ln17_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.78ns)   --->   "%r_V_2868 = sub i17 0, i17 %sext_ln70_683"   --->   Operation 1746 'sub' 'r_V_2868' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%mult_V_3003 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2868, i32 10, i32 16"   --->   Operation 1747 'partselect' 'mult_V_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln818_1523 = sext i7 %mult_V_3003"   --->   Operation 1748 'sext' 'sext_ln818_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (1.94ns)   --->   "%r_V_2869 = mul i25 %sext_ln70_685, i25 33554231"   --->   Operation 1749 'mul' 'r_V_2869' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%mult_V_3004 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2869, i32 10, i32 24"   --->   Operation 1750 'partselect' 'mult_V_3004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln818_1524 = sext i15 %mult_V_3004"   --->   Operation 1751 'sext' 'sext_ln818_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (1.94ns)   --->   "%r_V_2870 = mul i26 %sext_ln70_684, i26 436"   --->   Operation 1752 'mul' 'r_V_2870' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%mult_V_3005 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2870, i32 10, i32 25"   --->   Operation 1753 'partselect' 'mult_V_3005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (1.94ns)   --->   "%r_V_2871 = mul i26 %sext_ln70_684, i26 67108595"   --->   Operation 1754 'mul' 'r_V_2871' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%mult_V_3006 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2871, i32 10, i32 25"   --->   Operation 1755 'partselect' 'mult_V_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (1.94ns)   --->   "%r_V_2872 = mul i25 %sext_ln70_685, i25 33554236"   --->   Operation 1756 'mul' 'r_V_2872' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_3007 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2872, i32 10, i32 24"   --->   Operation 1757 'partselect' 'mult_V_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln818_1525 = sext i15 %mult_V_3007"   --->   Operation 1758 'sext' 'sext_ln818_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (1.94ns)   --->   "%r_V_2873 = mul i24 %sext_ln70_687, i24 16777137"   --->   Operation 1759 'mul' 'r_V_2873' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_3008 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2873, i32 10, i32 23"   --->   Operation 1760 'partselect' 'mult_V_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln818_1526 = sext i14 %mult_V_3008"   --->   Operation 1761 'sext' 'sext_ln818_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln1273_582 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_29, i5 0"   --->   Operation 1762 'bitconcatenate' 'shl_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1273_852 = sext i21 %shl_ln1273_582"   --->   Operation 1763 'sext' 'sext_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.81ns)   --->   "%r_V_2874 = sub i22 %sext_ln1273_852, i22 %sext_ln70_686"   --->   Operation 1764 'sub' 'r_V_2874' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%mult_V_3009 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2874, i32 10, i32 21"   --->   Operation 1765 'partselect' 'mult_V_3009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln17_1083 = sext i12 %mult_V_3009" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1766 'sext' 'sext_ln17_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (1.94ns)   --->   "%r_V_2875 = mul i25 %sext_ln70_685, i25 204"   --->   Operation 1767 'mul' 'r_V_2875' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%mult_V_3010 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2875, i32 10, i32 24"   --->   Operation 1768 'partselect' 'mult_V_3010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln818_1527 = sext i15 %mult_V_3010"   --->   Operation 1769 'sext' 'sext_ln818_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (1.94ns)   --->   "%r_V_2876 = mul i24 %sext_ln70_687, i24 77"   --->   Operation 1770 'mul' 'r_V_2876' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%mult_V_3011 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2876, i32 10, i32 23"   --->   Operation 1771 'partselect' 'mult_V_3011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln17_1084 = sext i14 %mult_V_3011" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1772 'sext' 'sext_ln17_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (1.94ns)   --->   "%r_V_2877 = mul i26 %sext_ln70_684, i26 286"   --->   Operation 1773 'mul' 'r_V_2877' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%mult_V_3012 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2877, i32 10, i32 25"   --->   Operation 1774 'partselect' 'mult_V_3012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (1.94ns)   --->   "%r_V_2878 = mul i23 %sext_ln70_682, i23 61"   --->   Operation 1775 'mul' 'r_V_2878' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%mult_V_3013 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2878, i32 10, i32 22"   --->   Operation 1776 'partselect' 'mult_V_3013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln818_1528 = sext i13 %mult_V_3013"   --->   Operation 1777 'sext' 'sext_ln818_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (1.94ns)   --->   "%r_V_2879 = mul i26 %sext_ln70_684, i26 337"   --->   Operation 1778 'mul' 'r_V_2879' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%mult_V_3014 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2879, i32 10, i32 25"   --->   Operation 1779 'partselect' 'mult_V_3014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (1.94ns)   --->   "%r_V_2880 = mul i26 %sext_ln70_684, i26 67108511"   --->   Operation 1780 'mul' 'r_V_2880' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%mult_V_3015 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2880, i32 10, i32 25"   --->   Operation 1781 'partselect' 'mult_V_3015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (1.94ns)   --->   "%r_V_2881 = mul i25 %sext_ln70_685, i25 244"   --->   Operation 1782 'mul' 'r_V_2881' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%mult_V_3016 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2881, i32 10, i32 24"   --->   Operation 1783 'partselect' 'mult_V_3016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln818_1529 = sext i15 %mult_V_3016"   --->   Operation 1784 'sext' 'sext_ln818_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (1.94ns)   --->   "%r_V_2882 = mul i25 %sext_ln70_685, i25 33554298"   --->   Operation 1785 'mul' 'r_V_2882' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%mult_V_3017 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2882, i32 10, i32 24"   --->   Operation 1786 'partselect' 'mult_V_3017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln818_1530 = sext i15 %mult_V_3017"   --->   Operation 1787 'sext' 'sext_ln818_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (1.94ns)   --->   "%r_V_2883 = mul i25 %sext_ln70_685, i25 33554253"   --->   Operation 1788 'mul' 'r_V_2883' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%mult_V_3018 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2883, i32 10, i32 24"   --->   Operation 1789 'partselect' 'mult_V_3018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln818_1531 = sext i15 %mult_V_3018"   --->   Operation 1790 'sext' 'sext_ln818_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%shl_ln1273_583 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_29, i1 0"   --->   Operation 1791 'bitconcatenate' 'shl_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln1273_853 = sext i17 %shl_ln1273_583"   --->   Operation 1792 'sext' 'sext_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln1273_854 = sext i17 %shl_ln1273_583"   --->   Operation 1793 'sext' 'sext_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.81ns)   --->   "%r_V_2884 = sub i22 %sext_ln1273_852, i22 %sext_ln1273_854"   --->   Operation 1794 'sub' 'r_V_2884' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%mult_V_3019 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2884, i32 10, i32 21"   --->   Operation 1795 'partselect' 'mult_V_3019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln818_1532 = sext i12 %mult_V_3019"   --->   Operation 1796 'sext' 'sext_ln818_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (1.94ns)   --->   "%r_V_2885 = mul i26 %sext_ln70_684, i26 67108452"   --->   Operation 1797 'mul' 'r_V_2885' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_3020 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2885, i32 10, i32 25"   --->   Operation 1798 'partselect' 'mult_V_3020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (1.94ns)   --->   "%r_V_2886 = mul i26 %sext_ln70_684, i26 280"   --->   Operation 1799 'mul' 'r_V_2886' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%mult_V_3021 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2886, i32 10, i32 25"   --->   Operation 1800 'partselect' 'mult_V_3021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (1.94ns)   --->   "%r_V_2887 = mul i25 %sext_ln70_685, i25 33554225"   --->   Operation 1801 'mul' 'r_V_2887' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%mult_V_3022 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2887, i32 10, i32 24"   --->   Operation 1802 'partselect' 'mult_V_3022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln818_1533 = sext i15 %mult_V_3022"   --->   Operation 1803 'sext' 'sext_ln818_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (1.94ns)   --->   "%r_V_2888 = mul i25 %sext_ln70_685, i25 33554194"   --->   Operation 1804 'mul' 'r_V_2888' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%mult_V_3023 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2888, i32 10, i32 24"   --->   Operation 1805 'partselect' 'mult_V_3023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln818_1534 = sext i15 %mult_V_3023"   --->   Operation 1806 'sext' 'sext_ln818_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (1.94ns)   --->   "%r_V_2889 = mul i25 %sext_ln70_685, i25 33554206"   --->   Operation 1807 'mul' 'r_V_2889' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%mult_V_3024 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2889, i32 10, i32 24"   --->   Operation 1808 'partselect' 'mult_V_3024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln818_1535 = sext i15 %mult_V_3024"   --->   Operation 1809 'sext' 'sext_ln818_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (1.94ns)   --->   "%r_V_2890 = mul i26 %sext_ln70_684, i26 67108473"   --->   Operation 1810 'mul' 'r_V_2890' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%mult_V_3025 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2890, i32 10, i32 25"   --->   Operation 1811 'partselect' 'mult_V_3025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (1.94ns)   --->   "%r_V_2891 = mul i25 %sext_ln70_685, i25 33554283"   --->   Operation 1812 'mul' 'r_V_2891' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_3026 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2891, i32 10, i32 24"   --->   Operation 1813 'partselect' 'mult_V_3026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln818_1536 = sext i15 %mult_V_3026"   --->   Operation 1814 'sext' 'sext_ln818_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (1.94ns)   --->   "%r_V_2892 = mul i26 %sext_ln70_684, i26 67108564"   --->   Operation 1815 'mul' 'r_V_2892' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%mult_V_3027 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2892, i32 10, i32 25"   --->   Operation 1816 'partselect' 'mult_V_3027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (1.94ns)   --->   "%r_V_2893 = mul i25 %sext_ln70_685, i25 149"   --->   Operation 1817 'mul' 'r_V_2893' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%mult_V_3028 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2893, i32 10, i32 24"   --->   Operation 1818 'partselect' 'mult_V_3028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln818_1537 = sext i15 %mult_V_3028"   --->   Operation 1819 'sext' 'sext_ln818_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (1.94ns)   --->   "%r_V_2894 = mul i24 %sext_ln70_687, i24 105"   --->   Operation 1820 'mul' 'r_V_2894' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_3029 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2894, i32 10, i32 23"   --->   Operation 1821 'partselect' 'mult_V_3029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln818_1538 = sext i14 %mult_V_3029"   --->   Operation 1822 'sext' 'sext_ln818_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.94ns)   --->   "%r_V_2895 = mul i24 %sext_ln70_687, i24 122"   --->   Operation 1823 'mul' 'r_V_2895' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%mult_V_3030 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2895, i32 10, i32 23"   --->   Operation 1824 'partselect' 'mult_V_3030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln818_1539 = sext i14 %mult_V_3030"   --->   Operation 1825 'sext' 'sext_ln818_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (1.94ns)   --->   "%r_V_2896 = mul i25 %sext_ln70_685, i25 193"   --->   Operation 1826 'mul' 'r_V_2896' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%mult_V_3031 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2896, i32 10, i32 24"   --->   Operation 1827 'partselect' 'mult_V_3031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln818_1540 = sext i15 %mult_V_3031"   --->   Operation 1828 'sext' 'sext_ln818_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (1.94ns)   --->   "%r_V_2897 = mul i25 %sext_ln70_685, i25 212"   --->   Operation 1829 'mul' 'r_V_2897' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%mult_V_3032 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2897, i32 10, i32 24"   --->   Operation 1830 'partselect' 'mult_V_3032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln818_1541 = sext i15 %mult_V_3032"   --->   Operation 1831 'sext' 'sext_ln818_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (1.94ns)   --->   "%r_V_2898 = mul i26 %sext_ln70_684, i26 292"   --->   Operation 1832 'mul' 'r_V_2898' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%mult_V_3033 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2898, i32 10, i32 25"   --->   Operation 1833 'partselect' 'mult_V_3033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (1.94ns)   --->   "%r_V_2899 = mul i25 %sext_ln70_685, i25 184"   --->   Operation 1834 'mul' 'r_V_2899' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%mult_V_3034 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2899, i32 10, i32 24"   --->   Operation 1835 'partselect' 'mult_V_3034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln818_1542 = sext i15 %mult_V_3034"   --->   Operation 1836 'sext' 'sext_ln818_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (1.94ns)   --->   "%r_V_2900 = mul i26 %sext_ln70_684, i26 67108589"   --->   Operation 1837 'mul' 'r_V_2900' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%mult_V_3035 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2900, i32 10, i32 25"   --->   Operation 1838 'partselect' 'mult_V_3035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (1.94ns)   --->   "%r_V_2901 = mul i26 %sext_ln70_684, i26 339"   --->   Operation 1839 'mul' 'r_V_2901' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%mult_V_3036 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2901, i32 10, i32 25"   --->   Operation 1840 'partselect' 'mult_V_3036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (1.94ns)   --->   "%r_V_2902 = mul i26 %sext_ln70_684, i26 433"   --->   Operation 1841 'mul' 'r_V_2902' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%mult_V_3037 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2902, i32 10, i32 25"   --->   Operation 1842 'partselect' 'mult_V_3037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (1.94ns)   --->   "%r_V_2903 = mul i25 %sext_ln70_685, i25 137"   --->   Operation 1843 'mul' 'r_V_2903' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%mult_V_3038 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2903, i32 10, i32 24"   --->   Operation 1844 'partselect' 'mult_V_3038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln818_1543 = sext i15 %mult_V_3038"   --->   Operation 1845 'sext' 'sext_ln818_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (1.94ns)   --->   "%r_V_2904 = mul i23 %sext_ln70_682, i23 38"   --->   Operation 1846 'mul' 'r_V_2904' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%mult_V_3039 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2904, i32 10, i32 22"   --->   Operation 1847 'partselect' 'mult_V_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln818_1544 = sext i13 %mult_V_3039"   --->   Operation 1848 'sext' 'sext_ln818_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (1.94ns)   --->   "%r_V_2905 = mul i25 %sext_ln70_685, i25 189"   --->   Operation 1849 'mul' 'r_V_2905' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%mult_V_3040 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2905, i32 10, i32 24"   --->   Operation 1850 'partselect' 'mult_V_3040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln818_1545 = sext i15 %mult_V_3040"   --->   Operation 1851 'sext' 'sext_ln818_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (1.94ns)   --->   "%r_V_2906 = mul i26 %sext_ln70_684, i26 67108546"   --->   Operation 1852 'mul' 'r_V_2906' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%mult_V_3041 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2906, i32 10, i32 25"   --->   Operation 1853 'partselect' 'mult_V_3041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (1.94ns)   --->   "%r_V_2907 = mul i26 %sext_ln70_684, i26 67108494"   --->   Operation 1854 'mul' 'r_V_2907' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_3042 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2907, i32 10, i32 25"   --->   Operation 1855 'partselect' 'mult_V_3042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.79ns)   --->   "%r_V_2908 = sub i18 0, i18 %sext_ln1273_853"   --->   Operation 1856 'sub' 'r_V_2908' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%mult_V_3043 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2908, i32 10, i32 17"   --->   Operation 1857 'partselect' 'mult_V_3043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln818_1546 = sext i8 %mult_V_3043"   --->   Operation 1858 'sext' 'sext_ln818_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%shl_ln1273_584 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_29, i4 0"   --->   Operation 1859 'bitconcatenate' 'shl_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln1273_855 = sext i20 %shl_ln1273_584"   --->   Operation 1860 'sext' 'sext_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.82ns)   --->   "%r_V_2909 = sub i23 %sext_ln1273_855, i23 %sext_ln1273_850"   --->   Operation 1861 'sub' 'r_V_2909' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%mult_V_3044 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2909, i32 10, i32 22"   --->   Operation 1862 'partselect' 'mult_V_3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln17_1085 = sext i13 %mult_V_3044" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1863 'sext' 'sext_ln17_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (1.94ns)   --->   "%r_V_2910 = mul i23 %sext_ln70_682, i23 49"   --->   Operation 1864 'mul' 'r_V_2910' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%mult_V_3045 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2910, i32 10, i32 22"   --->   Operation 1865 'partselect' 'mult_V_3045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln818_1547 = sext i13 %mult_V_3045"   --->   Operation 1866 'sext' 'sext_ln818_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (1.94ns)   --->   "%r_V_2911 = mul i26 %sext_ln70_684, i26 67108537"   --->   Operation 1867 'mul' 'r_V_2911' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_3046 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2911, i32 10, i32 25"   --->   Operation 1868 'partselect' 'mult_V_3046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (1.94ns)   --->   "%r_V_2912 = mul i26 %sext_ln70_684, i26 394"   --->   Operation 1869 'mul' 'r_V_2912' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%mult_V_3047 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2912, i32 10, i32 25"   --->   Operation 1870 'partselect' 'mult_V_3047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (1.94ns)   --->   "%r_V_2913 = mul i25 %sext_ln70_685, i25 33554188"   --->   Operation 1871 'mul' 'r_V_2913' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%mult_V_3048 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2913, i32 10, i32 24"   --->   Operation 1872 'partselect' 'mult_V_3048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln818_1548 = sext i15 %mult_V_3048"   --->   Operation 1873 'sext' 'sext_ln818_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.81ns)   --->   "%r_V_2914 = sub i22 %sext_ln70_686, i22 %sext_ln1273_852"   --->   Operation 1874 'sub' 'r_V_2914' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_3049 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2914, i32 10, i32 21"   --->   Operation 1875 'partselect' 'mult_V_3049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln818_1549 = sext i12 %mult_V_3049"   --->   Operation 1876 'sext' 'sext_ln818_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (1.94ns)   --->   "%r_V_2915 = mul i26 %sext_ln70_684, i26 67108513"   --->   Operation 1877 'mul' 'r_V_2915' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_3050 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2915, i32 10, i32 25"   --->   Operation 1878 'partselect' 'mult_V_3050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (1.94ns)   --->   "%r_V_2916 = mul i26 %sext_ln70_684, i26 307"   --->   Operation 1879 'mul' 'r_V_2916' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%mult_V_3051 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2916, i32 10, i32 25"   --->   Operation 1880 'partselect' 'mult_V_3051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (1.94ns)   --->   "%r_V_2917 = mul i26 %sext_ln70_684, i26 67108552"   --->   Operation 1881 'mul' 'r_V_2917' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_3052 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2917, i32 10, i32 25"   --->   Operation 1882 'partselect' 'mult_V_3052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (1.94ns)   --->   "%r_V_2918 = mul i24 %sext_ln70_687, i24 92"   --->   Operation 1883 'mul' 'r_V_2918' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_3053 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2918, i32 10, i32 23"   --->   Operation 1884 'partselect' 'mult_V_3053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln818_1550 = sext i14 %mult_V_3053"   --->   Operation 1885 'sext' 'sext_ln818_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%a_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 160, i32 175"   --->   Operation 1886 'partselect' 'a_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln70_688 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1887 'sext' 'sext_ln70_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln70_689 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1888 'sext' 'sext_ln70_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln70_690 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1889 'sext' 'sext_ln70_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln70_691 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1890 'sext' 'sext_ln70_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln70_692 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1891 'sext' 'sext_ln70_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln70_693 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1892 'sext' 'sext_ln70_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln70_694 = sext i16 %a_V_10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1893 'sext' 'sext_ln70_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (1.94ns)   --->   "%r_V_2920 = mul i26 %sext_ln70_694, i26 67108585"   --->   Operation 1894 'mul' 'r_V_2920' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%mult_V_3054 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2920, i32 10, i32 25"   --->   Operation 1895 'partselect' 'mult_V_3054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (1.94ns)   --->   "%r_V_2921 = mul i25 %sext_ln70_693, i25 33554279"   --->   Operation 1896 'mul' 'r_V_2921' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%mult_V_3055 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2921, i32 10, i32 24"   --->   Operation 1897 'partselect' 'mult_V_3055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln818_1551 = sext i15 %mult_V_3055"   --->   Operation 1898 'sext' 'sext_ln818_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (1.94ns)   --->   "%r_V_2922 = mul i26 %sext_ln70_694, i26 286"   --->   Operation 1899 'mul' 'r_V_2922' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%mult_V_3056 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2922, i32 10, i32 25"   --->   Operation 1900 'partselect' 'mult_V_3056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 160, i32 175"   --->   Operation 1901 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%shl_ln1273_585 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_30, i7 0"   --->   Operation 1902 'bitconcatenate' 'shl_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln1273_856 = sext i23 %shl_ln1273_585"   --->   Operation 1903 'sext' 'sext_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln1273_857 = sext i23 %shl_ln1273_585"   --->   Operation 1904 'sext' 'sext_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_736 = sub i24 0, i24 %sext_ln1273_857"   --->   Operation 1905 'sub' 'sub_ln1273_736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%shl_ln1273_586 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_30, i5 0"   --->   Operation 1906 'bitconcatenate' 'shl_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln1273_858 = sext i21 %shl_ln1273_586"   --->   Operation 1907 'sext' 'sext_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln1273_859 = sext i21 %shl_ln1273_586"   --->   Operation 1908 'sext' 'sext_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2923 = sub i24 %sub_ln1273_736, i24 %sext_ln1273_859"   --->   Operation 1909 'sub' 'r_V_2923' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_3057 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2923, i32 10, i32 23"   --->   Operation 1910 'partselect' 'mult_V_3057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln818_1552 = sext i14 %mult_V_3057"   --->   Operation 1911 'sext' 'sext_ln818_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (1.94ns)   --->   "%r_V_2924 = mul i26 %sext_ln70_694, i26 67108589"   --->   Operation 1912 'mul' 'r_V_2924' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_3058 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2924, i32 10, i32 25"   --->   Operation 1913 'partselect' 'mult_V_3058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%shl_ln1273_587 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_30, i6 0"   --->   Operation 1914 'bitconcatenate' 'shl_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln1273_860 = sext i22 %shl_ln1273_587"   --->   Operation 1915 'sext' 'sext_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%shl_ln1273_588 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_30, i3 0"   --->   Operation 1916 'bitconcatenate' 'shl_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln1273_861 = sext i19 %shl_ln1273_588"   --->   Operation 1917 'sext' 'sext_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln1273_862 = sext i19 %shl_ln1273_588"   --->   Operation 1918 'sext' 'sext_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.82ns)   --->   "%r_V_2925 = sub i23 %sext_ln1273_860, i23 %sext_ln1273_862"   --->   Operation 1919 'sub' 'r_V_2925' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%mult_V_3059 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2925, i32 10, i32 22"   --->   Operation 1920 'partselect' 'mult_V_3059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln17_1086 = sext i13 %mult_V_3059" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1921 'sext' 'sext_ln17_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.94ns)   --->   "%r_V_2926 = mul i26 %sext_ln70_694, i26 463"   --->   Operation 1922 'mul' 'r_V_2926' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_3060 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2926, i32 10, i32 25"   --->   Operation 1923 'partselect' 'mult_V_3060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.82ns)   --->   "%sub_ln1273_739 = sub i23 0, i23 %sext_ln1273_860"   --->   Operation 1924 'sub' 'sub_ln1273_739' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1925 [1/1] (0.82ns)   --->   "%r_V_2927 = sub i23 %sub_ln1273_739, i23 %sext_ln70_692"   --->   Operation 1925 'sub' 'r_V_2927' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_3061 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2927, i32 10, i32 22"   --->   Operation 1926 'partselect' 'mult_V_3061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln818_1553 = sext i13 %mult_V_3061"   --->   Operation 1927 'sext' 'sext_ln818_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (1.94ns)   --->   "%r_V_2928 = mul i25 %sext_ln70_693, i25 33554249"   --->   Operation 1928 'mul' 'r_V_2928' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_3062 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2928, i32 10, i32 24"   --->   Operation 1929 'partselect' 'mult_V_3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln818_1554 = sext i15 %mult_V_3062"   --->   Operation 1930 'sext' 'sext_ln818_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.81ns)   --->   "%r_V_2929 = sub i22 %sext_ln1273_861, i22 %sext_ln1273_858"   --->   Operation 1931 'sub' 'r_V_2929' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_3063 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2929, i32 10, i32 21"   --->   Operation 1932 'partselect' 'mult_V_3063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln818_1555 = sext i12 %mult_V_3063"   --->   Operation 1933 'sext' 'sext_ln818_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (1.94ns)   --->   "%r_V_2930 = mul i24 %sext_ln70_689, i24 107"   --->   Operation 1934 'mul' 'r_V_2930' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%mult_V_3064 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2930, i32 10, i32 23"   --->   Operation 1935 'partselect' 'mult_V_3064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln17_1087 = sext i14 %mult_V_3064" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1936 'sext' 'sext_ln17_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (1.94ns)   --->   "%r_V_2931 = mul i25 %sext_ln70_693, i25 33554186"   --->   Operation 1937 'mul' 'r_V_2931' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%mult_V_3065 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2931, i32 10, i32 24"   --->   Operation 1938 'partselect' 'mult_V_3065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln818_1556 = sext i15 %mult_V_3065"   --->   Operation 1939 'sext' 'sext_ln818_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (1.94ns)   --->   "%r_V_2932 = mul i26 %sext_ln70_694, i26 399"   --->   Operation 1940 'mul' 'r_V_2932' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_3066 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2932, i32 10, i32 25"   --->   Operation 1941 'partselect' 'mult_V_3066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (1.94ns)   --->   "%r_V_2933 = mul i23 %sext_ln70_692, i23 8388569"   --->   Operation 1942 'mul' 'r_V_2933' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%mult_V_3067 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2933, i32 10, i32 22"   --->   Operation 1943 'partselect' 'mult_V_3067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln17_1088 = sext i13 %mult_V_3067" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1944 'sext' 'sext_ln17_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (1.94ns)   --->   "%r_V_2934 = mul i22 %sext_ln70_690, i22 4194281"   --->   Operation 1945 'mul' 'r_V_2934' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%mult_V_3068 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2934, i32 10, i32 21"   --->   Operation 1946 'partselect' 'mult_V_3068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln818_1557 = sext i12 %mult_V_3068"   --->   Operation 1947 'sext' 'sext_ln818_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (1.94ns)   --->   "%r_V_2935 = mul i26 %sext_ln70_694, i26 67108599"   --->   Operation 1948 'mul' 'r_V_2935' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1949 [1/1] (0.00ns)   --->   "%mult_V_3069 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2935, i32 10, i32 25"   --->   Operation 1949 'partselect' 'mult_V_3069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln1273_589 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_30, i1 0"   --->   Operation 1950 'bitconcatenate' 'shl_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1273_863 = sext i17 %shl_ln1273_589"   --->   Operation 1951 'sext' 'sext_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln1273_864 = sext i17 %shl_ln1273_589"   --->   Operation 1952 'sext' 'sext_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.79ns)   --->   "%r_V_2936 = sub i18 0, i18 %sext_ln1273_864"   --->   Operation 1953 'sub' 'r_V_2936' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_3070 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2936, i32 10, i32 17"   --->   Operation 1954 'partselect' 'mult_V_3070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln17_1089 = sext i8 %mult_V_3070" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1955 'sext' 'sext_ln17_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%shl_ln1273_590 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_30, i2 0"   --->   Operation 1956 'bitconcatenate' 'shl_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln1273_865 = sext i18 %shl_ln1273_590"   --->   Operation 1957 'sext' 'sext_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.81ns)   --->   "%r_V_2937 = sub i22 %sext_ln1273_865, i22 %sext_ln1273_858"   --->   Operation 1958 'sub' 'r_V_2937' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_3071 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2937, i32 10, i32 21"   --->   Operation 1959 'partselect' 'mult_V_3071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln818_1558 = sext i12 %mult_V_3071"   --->   Operation 1960 'sext' 'sext_ln818_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (1.94ns)   --->   "%r_V_2938 = mul i22 %sext_ln70_690, i22 4194283"   --->   Operation 1961 'mul' 'r_V_2938' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%mult_V_3072 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2938, i32 10, i32 21"   --->   Operation 1962 'partselect' 'mult_V_3072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln17_1090 = sext i12 %mult_V_3072" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1963 'sext' 'sext_ln17_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%shl_ln1273_591 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_30, i4 0"   --->   Operation 1964 'bitconcatenate' 'shl_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln1273_866 = sext i20 %shl_ln1273_591"   --->   Operation 1965 'sext' 'sext_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln1273_867 = sext i20 %shl_ln1273_591"   --->   Operation 1966 'sext' 'sext_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.82ns)   --->   "%r_V_2939 = sub i24 %sext_ln1273_857, i24 %sext_ln1273_867"   --->   Operation 1967 'sub' 'r_V_2939' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%mult_V_3073 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2939, i32 10, i32 23"   --->   Operation 1968 'partselect' 'mult_V_3073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln17_1091 = sext i14 %mult_V_3073" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1969 'sext' 'sext_ln17_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (1.94ns)   --->   "%r_V_2940 = mul i26 %sext_ln70_694, i26 385"   --->   Operation 1970 'mul' 'r_V_2940' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%mult_V_3074 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2940, i32 10, i32 25"   --->   Operation 1971 'partselect' 'mult_V_3074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (1.94ns)   --->   "%r_V_2941 = mul i26 %sext_ln70_694, i26 67108481"   --->   Operation 1972 'mul' 'r_V_2941' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%mult_V_3075 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2941, i32 10, i32 25"   --->   Operation 1973 'partselect' 'mult_V_3075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (1.94ns)   --->   "%r_V_2942 = mul i26 %sext_ln70_694, i26 67108469"   --->   Operation 1974 'mul' 'r_V_2942' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%mult_V_3076 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2942, i32 10, i32 25"   --->   Operation 1975 'partselect' 'mult_V_3076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (1.94ns)   --->   "%r_V_2943 = mul i26 %sext_ln70_694, i26 269"   --->   Operation 1976 'mul' 'r_V_2943' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%mult_V_3077 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2943, i32 10, i32 25"   --->   Operation 1977 'partselect' 'mult_V_3077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.82ns)   --->   "%r_V_2944 = sub i23 %sub_ln1273_739, i23 %sext_ln1273_862"   --->   Operation 1978 'sub' 'r_V_2944' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%mult_V_3078 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2944, i32 10, i32 22"   --->   Operation 1979 'partselect' 'mult_V_3078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln818_1559 = sext i13 %mult_V_3078"   --->   Operation 1980 'sext' 'sext_ln818_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (1.94ns)   --->   "%r_V_2945 = mul i24 %sext_ln70_689, i24 71"   --->   Operation 1981 'mul' 'r_V_2945' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%mult_V_3079 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2945, i32 10, i32 23"   --->   Operation 1982 'partselect' 'mult_V_3079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln818_1560 = sext i14 %mult_V_3079"   --->   Operation 1983 'sext' 'sext_ln818_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (1.94ns)   --->   "%r_V_2946 = mul i25 %sext_ln70_693, i25 33554238"   --->   Operation 1984 'mul' 'r_V_2946' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%mult_V_3080 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2946, i32 10, i32 24"   --->   Operation 1985 'partselect' 'mult_V_3080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln818_1561 = sext i15 %mult_V_3080"   --->   Operation 1986 'sext' 'sext_ln818_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (1.94ns)   --->   "%r_V_2947 = mul i26 %sext_ln70_694, i26 67108530"   --->   Operation 1987 'mul' 'r_V_2947' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%mult_V_3081 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2947, i32 10, i32 25"   --->   Operation 1988 'partselect' 'mult_V_3081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (1.94ns)   --->   "%r_V_2948 = mul i25 %sext_ln70_693, i25 33554200"   --->   Operation 1989 'mul' 'r_V_2948' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_3082 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2948, i32 10, i32 24"   --->   Operation 1990 'partselect' 'mult_V_3082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln818_1562 = sext i15 %mult_V_3082"   --->   Operation 1991 'sext' 'sext_ln818_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (1.94ns)   --->   "%r_V_2949 = mul i26 %sext_ln70_694, i26 350"   --->   Operation 1992 'mul' 'r_V_2949' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_3083 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2949, i32 10, i32 25"   --->   Operation 1993 'partselect' 'mult_V_3083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (1.94ns)   --->   "%r_V_2950 = mul i25 %sext_ln70_693, i25 33554275"   --->   Operation 1994 'mul' 'r_V_2950' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_3084 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2950, i32 10, i32 24"   --->   Operation 1995 'partselect' 'mult_V_3084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln818_1563 = sext i15 %mult_V_3084"   --->   Operation 1996 'sext' 'sext_ln818_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_746 = sub i22 0, i22 %sext_ln1273_858"   --->   Operation 1997 'sub' 'sub_ln1273_746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1998 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2951 = sub i22 %sub_ln1273_746, i22 %sext_ln70_690"   --->   Operation 1998 'sub' 'r_V_2951' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%mult_V_3085 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2951, i32 10, i32 21"   --->   Operation 1999 'partselect' 'mult_V_3085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln17_1092 = sext i12 %mult_V_3085" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2000 'sext' 'sext_ln17_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (1.94ns)   --->   "%r_V_2952 = mul i25 %sext_ln70_693, i25 166"   --->   Operation 2001 'mul' 'r_V_2952' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_3086 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2952, i32 10, i32 24"   --->   Operation 2002 'partselect' 'mult_V_3086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln818_1564 = sext i15 %mult_V_3086"   --->   Operation 2003 'sext' 'sext_ln818_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (1.94ns)   --->   "%r_V_2953 = mul i22 %sext_ln70_690, i22 4194279"   --->   Operation 2004 'mul' 'r_V_2953' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%mult_V_3087 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2953, i32 10, i32 21"   --->   Operation 2005 'partselect' 'mult_V_3087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln818_1565 = sext i12 %mult_V_3087"   --->   Operation 2006 'sext' 'sext_ln818_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (1.94ns)   --->   "%r_V_2954 = mul i25 %sext_ln70_693, i25 242"   --->   Operation 2007 'mul' 'r_V_2954' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%mult_V_3088 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2954, i32 10, i32 24"   --->   Operation 2008 'partselect' 'mult_V_3088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln818_1566 = sext i15 %mult_V_3088"   --->   Operation 2009 'sext' 'sext_ln818_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (1.94ns)   --->   "%r_V_2955 = mul i24 %sext_ln70_689, i24 16777111"   --->   Operation 2010 'mul' 'r_V_2955' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%mult_V_3089 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2955, i32 10, i32 23"   --->   Operation 2011 'partselect' 'mult_V_3089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln818_1567 = sext i14 %mult_V_3089"   --->   Operation 2012 'sext' 'sext_ln818_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (1.94ns)   --->   "%r_V_2956 = mul i24 %sext_ln70_689, i24 102"   --->   Operation 2013 'mul' 'r_V_2956' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%mult_V_3090 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2956, i32 10, i32 23"   --->   Operation 2014 'partselect' 'mult_V_3090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln818_1568 = sext i14 %mult_V_3090"   --->   Operation 2015 'sext' 'sext_ln818_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (1.94ns)   --->   "%r_V_2957 = mul i25 %sext_ln70_693, i25 33554199"   --->   Operation 2016 'mul' 'r_V_2957' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%mult_V_3091 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2957, i32 10, i32 24"   --->   Operation 2017 'partselect' 'mult_V_3091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln818_1569 = sext i15 %mult_V_3091"   --->   Operation 2018 'sext' 'sext_ln818_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln1273_592 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_30, i9 0"   --->   Operation 2019 'bitconcatenate' 'shl_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln1273_868 = sext i25 %shl_ln1273_592"   --->   Operation 2020 'sext' 'sext_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.83ns)   --->   "%r_V_2958 = sub i26 %sext_ln1273_868, i26 %sext_ln1273_856"   --->   Operation 2021 'sub' 'r_V_2958' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%mult_V_3092 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2958, i32 10, i32 25"   --->   Operation 2022 'partselect' 'mult_V_3092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.78ns)   --->   "%r_V_2959 = sub i17 0, i17 %sext_ln70_688"   --->   Operation 2023 'sub' 'r_V_2959' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_3093 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2959, i32 10, i32 16"   --->   Operation 2024 'partselect' 'mult_V_3093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln818_1570 = sext i7 %mult_V_3093"   --->   Operation 2025 'sext' 'sext_ln818_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (1.94ns)   --->   "%r_V_2960 = mul i26 %sext_ln70_694, i26 67108583"   --->   Operation 2026 'mul' 'r_V_2960' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_3094 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2960, i32 10, i32 25"   --->   Operation 2027 'partselect' 'mult_V_3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (1.94ns)   --->   "%r_V_2961 = mul i26 %sext_ln70_694, i26 67108573"   --->   Operation 2028 'mul' 'r_V_2961' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_3095 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2961, i32 10, i32 25"   --->   Operation 2029 'partselect' 'mult_V_3095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (1.94ns)   --->   "%r_V_2962 = mul i23 %sext_ln70_692, i23 8388561"   --->   Operation 2030 'mul' 'r_V_2962' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_3096 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2962, i32 10, i32 22"   --->   Operation 2031 'partselect' 'mult_V_3096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln17_1093 = sext i13 %mult_V_3096" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2032 'sext' 'sext_ln17_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (1.94ns)   --->   "%r_V_2963 = mul i26 %sext_ln70_694, i26 67108527"   --->   Operation 2033 'mul' 'r_V_2963' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%mult_V_3097 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2963, i32 10, i32 25"   --->   Operation 2034 'partselect' 'mult_V_3097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0"   --->   Operation 2035 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln1273_869 = sext i24 %tmp_31"   --->   Operation 2036 'sext' 'sext_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.83ns)   --->   "%r_V_2964 = sub i25 %sext_ln70_693, i25 %sext_ln1273_869"   --->   Operation 2037 'sub' 'r_V_2964' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_V_3098 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2964, i32 10, i32 24"   --->   Operation 2038 'partselect' 'mult_V_3098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln818_1571 = sext i15 %mult_V_3098"   --->   Operation 2039 'sext' 'sext_ln818_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%mult_V_3099 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 170, i32 175"   --->   Operation 2040 'partselect' 'mult_V_3099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i6 %mult_V_3099" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2041 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (1.94ns)   --->   "%r_V_2965 = mul i26 %sext_ln70_694, i26 67108596"   --->   Operation 2042 'mul' 'r_V_2965' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%mult_V_3100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2965, i32 10, i32 25"   --->   Operation 2043 'partselect' 'mult_V_3100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (1.94ns)   --->   "%r_V_2966 = mul i24 %sext_ln70_689, i24 79"   --->   Operation 2044 'mul' 'r_V_2966' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%mult_V_3101 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2966, i32 10, i32 23"   --->   Operation 2045 'partselect' 'mult_V_3101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln17_1094 = sext i14 %mult_V_3101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2046 'sext' 'sext_ln17_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.80ns)   --->   "%r_V_2967 = sub i21 %sext_ln1273_866, i21 %sext_ln70_691"   --->   Operation 2047 'sub' 'r_V_2967' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%mult_V_3102 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2967, i32 10, i32 20"   --->   Operation 2048 'partselect' 'mult_V_3102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln818_1572 = sext i11 %mult_V_3102"   --->   Operation 2049 'sext' 'sext_ln818_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (1.94ns)   --->   "%r_V_2968 = mul i25 %sext_ln70_693, i25 33554214"   --->   Operation 2050 'mul' 'r_V_2968' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_3103 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2968, i32 10, i32 24"   --->   Operation 2051 'partselect' 'mult_V_3103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln818_1573 = sext i15 %mult_V_3103"   --->   Operation 2052 'sext' 'sext_ln818_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (1.94ns)   --->   "%r_V_2969 = mul i25 %sext_ln70_693, i25 226"   --->   Operation 2053 'mul' 'r_V_2969' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%mult_V_3104 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2969, i32 10, i32 24"   --->   Operation 2054 'partselect' 'mult_V_3104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln818_1574 = sext i15 %mult_V_3104"   --->   Operation 2055 'sext' 'sext_ln818_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (1.94ns)   --->   "%r_V_2970 = mul i25 %sext_ln70_693, i25 204"   --->   Operation 2056 'mul' 'r_V_2970' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_3105 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2970, i32 10, i32 24"   --->   Operation 2057 'partselect' 'mult_V_3105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln818_1575 = sext i15 %mult_V_3105"   --->   Operation 2058 'sext' 'sext_ln818_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (1.94ns)   --->   "%r_V_2971 = mul i25 %sext_ln70_693, i25 147"   --->   Operation 2059 'mul' 'r_V_2971' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_3106 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2971, i32 10, i32 24"   --->   Operation 2060 'partselect' 'mult_V_3106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln818_1576 = sext i15 %mult_V_3106"   --->   Operation 2061 'sext' 'sext_ln818_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_751 = sub i21 0, i21 %sext_ln1273_866"   --->   Operation 2062 'sub' 'sub_ln1273_751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2063 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2972 = sub i21 %sub_ln1273_751, i21 %sext_ln70_691"   --->   Operation 2063 'sub' 'r_V_2972' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%mult_V_3107 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2972, i32 10, i32 20"   --->   Operation 2064 'partselect' 'mult_V_3107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln17_1095 = sext i11 %mult_V_3107" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2065 'sext' 'sext_ln17_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (1.94ns)   --->   "%r_V_2973 = mul i23 %sext_ln70_692, i23 53"   --->   Operation 2066 'mul' 'r_V_2973' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_3108 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2973, i32 10, i32 22"   --->   Operation 2067 'partselect' 'mult_V_3108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln17_1096 = sext i13 %mult_V_3108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2068 'sext' 'sext_ln17_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (1.94ns)   --->   "%r_V_2974 = mul i25 %sext_ln70_693, i25 33554301"   --->   Operation 2069 'mul' 'r_V_2974' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%mult_V_3109 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2974, i32 10, i32 24"   --->   Operation 2070 'partselect' 'mult_V_3109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln818_1577 = sext i15 %mult_V_3109"   --->   Operation 2071 'sext' 'sext_ln818_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.94ns)   --->   "%r_V_2975 = mul i23 %sext_ln70_692, i23 51"   --->   Operation 2072 'mul' 'r_V_2975' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%mult_V_3110 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2975, i32 10, i32 22"   --->   Operation 2073 'partselect' 'mult_V_3110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln818_1578 = sext i13 %mult_V_3110"   --->   Operation 2074 'sext' 'sext_ln818_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.83ns)   --->   "%r_V_2976 = sub i25 %sext_ln1273_863, i25 %sext_ln1273_869"   --->   Operation 2075 'sub' 'r_V_2976' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%mult_V_3111 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2976, i32 10, i32 24"   --->   Operation 2076 'partselect' 'mult_V_3111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln818_1579 = sext i15 %mult_V_3111"   --->   Operation 2077 'sext' 'sext_ln818_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (1.94ns)   --->   "%r_V_2977 = mul i26 %sext_ln70_694, i26 280"   --->   Operation 2078 'mul' 'r_V_2977' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_3112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2977, i32 10, i32 25"   --->   Operation 2079 'partselect' 'mult_V_3112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (1.94ns)   --->   "%r_V_2978 = mul i26 %sext_ln70_694, i26 67108542"   --->   Operation 2080 'mul' 'r_V_2978' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%mult_V_3113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2978, i32 10, i32 25"   --->   Operation 2081 'partselect' 'mult_V_3113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (1.94ns)   --->   "%r_V_2979 = mul i24 %sext_ln70_689, i24 74"   --->   Operation 2082 'mul' 'r_V_2979' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%mult_V_3114 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2979, i32 10, i32 23"   --->   Operation 2083 'partselect' 'mult_V_3114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln17_1097 = sext i14 %mult_V_3114" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2084 'sext' 'sext_ln17_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (1.94ns)   --->   "%r_V_2980 = mul i25 %sext_ln70_693, i25 225"   --->   Operation 2085 'mul' 'r_V_2980' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%mult_V_3115 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2980, i32 10, i32 24"   --->   Operation 2086 'partselect' 'mult_V_3115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln818_1580 = sext i15 %mult_V_3115"   --->   Operation 2087 'sext' 'sext_ln818_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%a_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 176, i32 191"   --->   Operation 2088 'partselect' 'a_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i16 %a_V_11"   --->   Operation 2089 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln70_695 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2090 'sext' 'sext_ln70_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln70_696 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2091 'sext' 'sext_ln70_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln70_697 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2092 'sext' 'sext_ln70_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln70_698 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2093 'sext' 'sext_ln70_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln70_699 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2094 'sext' 'sext_ln70_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln70_700 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2095 'sext' 'sext_ln70_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln70_701 = sext i16 %a_V_11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2096 'sext' 'sext_ln70_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (1.94ns)   --->   "%r_V_2982 = mul i26 %sext_ln1270_5, i26 67108590"   --->   Operation 2097 'mul' 'r_V_2982' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%mult_V_3116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2982, i32 10, i32 25"   --->   Operation 2098 'partselect' 'mult_V_3116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 176, i32 191"   --->   Operation 2099 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%shl_ln1273_593 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_32, i7 0"   --->   Operation 2100 'bitconcatenate' 'shl_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln1273_870 = sext i23 %shl_ln1273_593"   --->   Operation 2101 'sext' 'sext_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%shl_ln1273_594 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_32, i2 0"   --->   Operation 2102 'bitconcatenate' 'shl_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln1273_871 = sext i18 %shl_ln1273_594"   --->   Operation 2103 'sext' 'sext_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.82ns)   --->   "%r_V_2983 = sub i24 %sext_ln1273_870, i24 %sext_ln1273_871"   --->   Operation 2104 'sub' 'r_V_2983' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_3117 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2983, i32 10, i32 23"   --->   Operation 2105 'partselect' 'mult_V_3117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln818_1581 = sext i14 %mult_V_3117"   --->   Operation 2106 'sext' 'sext_ln818_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (1.94ns)   --->   "%r_V_2984 = mul i23 %sext_ln70_701, i23 52"   --->   Operation 2107 'mul' 'r_V_2984' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%mult_V_3118 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2984, i32 10, i32 22"   --->   Operation 2108 'partselect' 'mult_V_3118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln818_1582 = sext i13 %mult_V_3118"   --->   Operation 2109 'sext' 'sext_ln818_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (1.94ns)   --->   "%r_V_2985 = mul i24 %sext_ln70_700, i24 16777118"   --->   Operation 2110 'mul' 'r_V_2985' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%mult_V_3119 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2985, i32 10, i32 23"   --->   Operation 2111 'partselect' 'mult_V_3119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln818_1583 = sext i14 %mult_V_3119"   --->   Operation 2112 'sext' 'sext_ln818_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln17_1098 = sext i14 %mult_V_3119" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2113 'sext' 'sext_ln17_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (1.94ns)   --->   "%r_V_2986 = mul i26 %sext_ln1270_5, i26 270"   --->   Operation 2114 'mul' 'r_V_2986' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%mult_V_3120 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2986, i32 10, i32 25"   --->   Operation 2115 'partselect' 'mult_V_3120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (1.94ns)   --->   "%r_V_2987 = mul i24 %sext_ln70_700, i24 16777114"   --->   Operation 2116 'mul' 'r_V_2987' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%mult_V_3121 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2987, i32 10, i32 23"   --->   Operation 2117 'partselect' 'mult_V_3121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln17_1099 = sext i14 %mult_V_3121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2118 'sext' 'sext_ln17_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (1.94ns)   --->   "%r_V_2988 = mul i26 %sext_ln1270_5, i26 67108537"   --->   Operation 2119 'mul' 'r_V_2988' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%mult_V_3122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2988, i32 10, i32 25"   --->   Operation 2120 'partselect' 'mult_V_3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (1.94ns)   --->   "%r_V_2989 = mul i23 %sext_ln70_701, i23 8388562"   --->   Operation 2121 'mul' 'r_V_2989' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%mult_V_3123 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2989, i32 10, i32 22"   --->   Operation 2122 'partselect' 'mult_V_3123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln818_1584 = sext i13 %mult_V_3123"   --->   Operation 2123 'sext' 'sext_ln818_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (1.94ns)   --->   "%r_V_2990 = mul i22 %sext_ln70_699, i22 29"   --->   Operation 2124 'mul' 'r_V_2990' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%mult_V_3124 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2990, i32 10, i32 21"   --->   Operation 2125 'partselect' 'mult_V_3124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln818_1585 = sext i12 %mult_V_3124"   --->   Operation 2126 'sext' 'sext_ln818_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (1.94ns)   --->   "%r_V_2991 = mul i26 %sext_ln1270_5, i26 67108546"   --->   Operation 2127 'mul' 'r_V_2991' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%mult_V_3125 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2991, i32 10, i32 25"   --->   Operation 2128 'partselect' 'mult_V_3125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (1.94ns)   --->   "%r_V_2992 = mul i24 %sext_ln70_700, i24 100"   --->   Operation 2129 'mul' 'r_V_2992' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_3126 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2992, i32 10, i32 23"   --->   Operation 2130 'partselect' 'mult_V_3126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln17_1100 = sext i14 %mult_V_3126" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2131 'sext' 'sext_ln17_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.94ns)   --->   "%r_V_2993 = mul i25 %sext_ln70_698, i25 33554254"   --->   Operation 2132 'mul' 'r_V_2993' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_3127 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2993, i32 10, i32 24"   --->   Operation 2133 'partselect' 'mult_V_3127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln818_1586 = sext i15 %mult_V_3127"   --->   Operation 2134 'sext' 'sext_ln818_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (1.94ns)   --->   "%r_V_2994 = mul i26 %sext_ln1270_5, i26 267"   --->   Operation 2135 'mul' 'r_V_2994' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%mult_V_3128 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2994, i32 10, i32 25"   --->   Operation 2136 'partselect' 'mult_V_3128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%shl_ln1273_595 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_32, i4 0"   --->   Operation 2137 'bitconcatenate' 'shl_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln1273_872 = sext i20 %shl_ln1273_595"   --->   Operation 2138 'sext' 'sext_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.80ns)   --->   "%r_V_2995 = sub i21 %sext_ln1273_872, i21 %sext_ln70_696"   --->   Operation 2139 'sub' 'r_V_2995' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%mult_V_3129 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2995, i32 10, i32 20"   --->   Operation 2140 'partselect' 'mult_V_3129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln17_1101 = sext i11 %mult_V_3129" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2141 'sext' 'sext_ln17_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.78ns)   --->   "%r_V_2996 = sub i17 0, i17 %sext_ln70_695"   --->   Operation 2142 'sub' 'r_V_2996' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%mult_V_3130 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2996, i32 10, i32 16"   --->   Operation 2143 'partselect' 'mult_V_3130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln818_1587 = sext i7 %mult_V_3130"   --->   Operation 2144 'sext' 'sext_ln818_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln17_1102 = sext i7 %mult_V_3130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2145 'sext' 'sext_ln17_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln17_1103 = sext i7 %mult_V_3130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2146 'sext' 'sext_ln17_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (1.94ns)   --->   "%r_V_2997 = mul i25 %sext_ln70_698, i25 243"   --->   Operation 2147 'mul' 'r_V_2997' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%mult_V_3131 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2997, i32 10, i32 24"   --->   Operation 2148 'partselect' 'mult_V_3131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln818_1588 = sext i15 %mult_V_3131"   --->   Operation 2149 'sext' 'sext_ln818_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (1.94ns)   --->   "%r_V_2998 = mul i26 %sext_ln1270_5, i26 67108596"   --->   Operation 2150 'mul' 'r_V_2998' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%mult_V_3132 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2998, i32 10, i32 25"   --->   Operation 2151 'partselect' 'mult_V_3132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (1.94ns)   --->   "%r_V_2999 = mul i24 %sext_ln70_700, i24 102"   --->   Operation 2152 'mul' 'r_V_2999' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_3133 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2999, i32 10, i32 23"   --->   Operation 2153 'partselect' 'mult_V_3133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln17_1104 = sext i14 %mult_V_3133" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2154 'sext' 'sext_ln17_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%mult_V_3134 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read306, i32 185, i32 191"   --->   Operation 2155 'partselect' 'mult_V_3134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i7 %mult_V_3134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2156 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%shl_ln1273_596 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_32, i6 0"   --->   Operation 2157 'bitconcatenate' 'shl_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1273_873 = sext i22 %shl_ln1273_596"   --->   Operation 2158 'sext' 'sext_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_757 = sub i23 0, i23 %sext_ln1273_873"   --->   Operation 2159 'sub' 'sub_ln1273_757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%shl_ln1273_597 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_32, i1 0"   --->   Operation 2160 'bitconcatenate' 'shl_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln1273_874 = sext i17 %shl_ln1273_597"   --->   Operation 2161 'sext' 'sext_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln1273_875 = sext i17 %shl_ln1273_597"   --->   Operation 2162 'sext' 'sext_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln1273_876 = sext i17 %shl_ln1273_597"   --->   Operation 2163 'sext' 'sext_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln1273_877 = sext i17 %shl_ln1273_597"   --->   Operation 2164 'sext' 'sext_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3000 = sub i23 %sub_ln1273_757, i23 %sext_ln1273_877"   --->   Operation 2165 'sub' 'r_V_3000' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%mult_V_3135 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3000, i32 10, i32 22"   --->   Operation 2166 'partselect' 'mult_V_3135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln17_1105 = sext i13 %mult_V_3135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2167 'sext' 'sext_ln17_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%shl_ln1273_598 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_32, i3 0"   --->   Operation 2168 'bitconcatenate' 'shl_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln1273_878 = sext i19 %shl_ln1273_598"   --->   Operation 2169 'sext' 'sext_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.80ns)   --->   "%r_V_3001 = sub i20 0, i20 %sext_ln1273_878"   --->   Operation 2170 'sub' 'r_V_3001' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%mult_V_3136 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3001, i32 10, i32 19"   --->   Operation 2171 'partselect' 'mult_V_3136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln818_1589 = sext i10 %mult_V_3136"   --->   Operation 2172 'sext' 'sext_ln818_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (1.94ns)   --->   "%r_V_3002 = mul i25 %sext_ln70_698, i25 33554187"   --->   Operation 2173 'mul' 'r_V_3002' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%mult_V_3137 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3002, i32 10, i32 24"   --->   Operation 2174 'partselect' 'mult_V_3137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln818_1590 = sext i15 %mult_V_3137"   --->   Operation 2175 'sext' 'sext_ln818_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (1.94ns)   --->   "%r_V_3003 = mul i25 %sext_ln70_698, i25 33554215"   --->   Operation 2176 'mul' 'r_V_3003' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_3138 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3003, i32 10, i32 24"   --->   Operation 2177 'partselect' 'mult_V_3138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln818_1591 = sext i15 %mult_V_3138"   --->   Operation 2178 'sext' 'sext_ln818_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (1.94ns)   --->   "%r_V_3004 = mul i26 %sext_ln1270_5, i26 67108558"   --->   Operation 2179 'mul' 'r_V_3004' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%mult_V_3139 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3004, i32 10, i32 25"   --->   Operation 2180 'partselect' 'mult_V_3139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (1.94ns)   --->   "%r_V_3005 = mul i26 %sext_ln1270_5, i26 364"   --->   Operation 2181 'mul' 'r_V_3005' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_3140 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3005, i32 10, i32 25"   --->   Operation 2182 'partselect' 'mult_V_3140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (1.94ns)   --->   "%r_V_3006 = mul i26 %sext_ln1270_5, i26 67108513"   --->   Operation 2183 'mul' 'r_V_3006' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%mult_V_3141 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3006, i32 10, i32 25"   --->   Operation 2184 'partselect' 'mult_V_3141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%shl_ln1273_599 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_32, i5 0"   --->   Operation 2185 'bitconcatenate' 'shl_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln1273_879 = sext i21 %shl_ln1273_599"   --->   Operation 2186 'sext' 'sext_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.81ns)   --->   "%r_V_3007 = sub i22 %sext_ln1273_879, i22 %sext_ln70_699"   --->   Operation 2187 'sub' 'r_V_3007' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%mult_V_3142 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3007, i32 10, i32 21"   --->   Operation 2188 'partselect' 'mult_V_3142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln818_1592 = sext i12 %mult_V_3142"   --->   Operation 2189 'sext' 'sext_ln818_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (1.94ns)   --->   "%r_V_3008 = mul i26 %sext_ln1270_5, i26 67108524"   --->   Operation 2190 'mul' 'r_V_3008' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%mult_V_3143 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3008, i32 10, i32 25"   --->   Operation 2191 'partselect' 'mult_V_3143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (1.94ns)   --->   "%r_V_3009 = mul i26 %sext_ln1270_5, i26 67108499"   --->   Operation 2192 'mul' 'r_V_3009' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%mult_V_3144 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3009, i32 10, i32 25"   --->   Operation 2193 'partselect' 'mult_V_3144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (1.94ns)   --->   "%mul_ln1270_67 = mul i26 %sext_ln1270_5, i26 67108312"   --->   Operation 2194 'mul' 'mul_ln1270_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%mult_V_3145 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_67, i32 10, i32 25"   --->   Operation 2195 'partselect' 'mult_V_3145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (1.94ns)   --->   "%r_V_3010 = mul i26 %sext_ln1270_5, i26 306"   --->   Operation 2196 'mul' 'r_V_3010' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%mult_V_3146 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3010, i32 10, i32 25"   --->   Operation 2197 'partselect' 'mult_V_3146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (1.94ns)   --->   "%r_V_3011 = mul i24 %sext_ln70_700, i24 16777133"   --->   Operation 2198 'mul' 'r_V_3011' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%mult_V_3147 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3011, i32 10, i32 23"   --->   Operation 2199 'partselect' 'mult_V_3147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln17_1106 = sext i14 %mult_V_3147" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2200 'sext' 'sext_ln17_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (1.94ns)   --->   "%r_V_3012 = mul i26 %sext_ln1270_5, i26 67108563"   --->   Operation 2201 'mul' 'r_V_3012' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%mult_V_3148 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3012, i32 10, i32 25"   --->   Operation 2202 'partselect' 'mult_V_3148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (1.94ns)   --->   "%r_V_3013 = mul i26 %sext_ln1270_5, i26 67108565"   --->   Operation 2203 'mul' 'r_V_3013' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%mult_V_3149 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3013, i32 10, i32 25"   --->   Operation 2204 'partselect' 'mult_V_3149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%shl_ln1273_600 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0"   --->   Operation 2205 'bitconcatenate' 'shl_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1273_880 = sext i24 %shl_ln1273_600"   --->   Operation 2206 'sext' 'sext_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_761 = sub i25 0, i25 %sext_ln1273_880"   --->   Operation 2207 'sub' 'sub_ln1273_761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2208 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3014 = sub i25 %sub_ln1273_761, i25 %sext_ln1273_876"   --->   Operation 2208 'sub' 'r_V_3014' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_3150 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3014, i32 10, i32 24"   --->   Operation 2209 'partselect' 'mult_V_3150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln818_1593 = sext i15 %mult_V_3150"   --->   Operation 2210 'sext' 'sext_ln818_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (1.94ns)   --->   "%r_V_3015 = mul i24 %sext_ln70_700, i24 108"   --->   Operation 2211 'mul' 'r_V_3015' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_3151 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3015, i32 10, i32 23"   --->   Operation 2212 'partselect' 'mult_V_3151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln818_1594 = sext i14 %mult_V_3151"   --->   Operation 2213 'sext' 'sext_ln818_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (1.94ns)   --->   "%r_V_3016 = mul i25 %sext_ln70_698, i25 33554261"   --->   Operation 2214 'mul' 'r_V_3016' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%mult_V_3152 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3016, i32 10, i32 24"   --->   Operation 2215 'partselect' 'mult_V_3152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln818_1595 = sext i15 %mult_V_3152"   --->   Operation 2216 'sext' 'sext_ln818_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (1.94ns)   --->   "%r_V_3017 = mul i26 %sext_ln1270_5, i26 67108523"   --->   Operation 2217 'mul' 'r_V_3017' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%mult_V_3153 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3017, i32 10, i32 25"   --->   Operation 2218 'partselect' 'mult_V_3153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (1.94ns)   --->   "%r_V_3018 = mul i24 %sext_ln70_700, i24 16777122"   --->   Operation 2219 'mul' 'r_V_3018' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%mult_V_3154 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3018, i32 10, i32 23"   --->   Operation 2220 'partselect' 'mult_V_3154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln818_1596 = sext i14 %mult_V_3154"   --->   Operation 2221 'sext' 'sext_ln818_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (1.94ns)   --->   "%r_V_3019 = mul i21 %sext_ln70_696, i21 13"   --->   Operation 2222 'mul' 'r_V_3019' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%mult_V_3155 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3019, i32 10, i32 20"   --->   Operation 2223 'partselect' 'mult_V_3155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln818_1597 = sext i11 %mult_V_3155"   --->   Operation 2224 'sext' 'sext_ln818_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (1.94ns)   --->   "%r_V_3020 = mul i25 %sext_ln70_698, i25 202"   --->   Operation 2225 'mul' 'r_V_3020' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%mult_V_3156 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3020, i32 10, i32 24"   --->   Operation 2226 'partselect' 'mult_V_3156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln818_1598 = sext i15 %mult_V_3156"   --->   Operation 2227 'sext' 'sext_ln818_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.80ns)   --->   "%r_V_3021 = sub i20 %sext_ln1273_875, i20 %sext_ln1273_878"   --->   Operation 2228 'sub' 'r_V_3021' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%mult_V_3157 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3021, i32 10, i32 19"   --->   Operation 2229 'partselect' 'mult_V_3157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln17_1107 = sext i10 %mult_V_3157" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2230 'sext' 'sext_ln17_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (1.94ns)   --->   "%r_V_3022 = mul i25 %sext_ln70_698, i25 33554181"   --->   Operation 2231 'mul' 'r_V_3022' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%mult_V_3158 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3022, i32 10, i32 24"   --->   Operation 2232 'partselect' 'mult_V_3158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln818_1599 = sext i15 %mult_V_3158"   --->   Operation 2233 'sext' 'sext_ln818_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (1.94ns)   --->   "%r_V_3023 = mul i24 %sext_ln70_700, i24 119"   --->   Operation 2234 'mul' 'r_V_3023' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%mult_V_3159 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3023, i32 10, i32 23"   --->   Operation 2235 'partselect' 'mult_V_3159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln17_1108 = sext i14 %mult_V_3159" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2236 'sext' 'sext_ln17_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (1.94ns)   --->   "%r_V_3024 = mul i25 %sext_ln70_698, i25 33554293"   --->   Operation 2237 'mul' 'r_V_3024' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%mult_V_3160 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3024, i32 10, i32 24"   --->   Operation 2238 'partselect' 'mult_V_3160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln818_1600 = sext i15 %mult_V_3160"   --->   Operation 2239 'sext' 'sext_ln818_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (1.94ns)   --->   "%r_V_3025 = mul i26 %sext_ln1270_5, i26 67108461"   --->   Operation 2240 'mul' 'r_V_3025' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%mult_V_3161 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3025, i32 10, i32 25"   --->   Operation 2241 'partselect' 'mult_V_3161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.80ns)   --->   "%r_V_3026 = sub i20 %r_V_3001, i20 %sext_ln70_697"   --->   Operation 2242 'sub' 'r_V_3026' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%mult_V_3162 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3026, i32 10, i32 19"   --->   Operation 2243 'partselect' 'mult_V_3162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln818_1601 = sext i10 %mult_V_3162"   --->   Operation 2244 'sext' 'sext_ln818_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (1.94ns)   --->   "%r_V_3027 = mul i24 %sext_ln70_700, i24 16777111"   --->   Operation 2245 'mul' 'r_V_3027' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%mult_V_3163 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3027, i32 10, i32 23"   --->   Operation 2246 'partselect' 'mult_V_3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln17_1109 = sext i14 %mult_V_3163" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2247 'sext' 'sext_ln17_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (1.94ns)   --->   "%r_V_3028 = mul i23 %sext_ln70_701, i23 8388557"   --->   Operation 2248 'mul' 'r_V_3028' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_3164 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3028, i32 10, i32 22"   --->   Operation 2249 'partselect' 'mult_V_3164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln17_1110 = sext i13 %mult_V_3164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2250 'sext' 'sext_ln17_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (1.94ns)   --->   "%r_V_3029 = mul i25 %sext_ln70_698, i25 135"   --->   Operation 2251 'mul' 'r_V_3029' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%mult_V_3165 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3029, i32 10, i32 24"   --->   Operation 2252 'partselect' 'mult_V_3165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln818_1602 = sext i15 %mult_V_3165"   --->   Operation 2253 'sext' 'sext_ln818_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (1.94ns)   --->   "%r_V_3030 = mul i25 %sext_ln70_698, i25 33554182"   --->   Operation 2254 'mul' 'r_V_3030' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%mult_V_3166 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3030, i32 10, i32 24"   --->   Operation 2255 'partselect' 'mult_V_3166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln818_1603 = sext i15 %mult_V_3166"   --->   Operation 2256 'sext' 'sext_ln818_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_765 = sub i24 0, i24 %sext_ln1273_870"   --->   Operation 2257 'sub' 'sub_ln1273_765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2258 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3031 = sub i24 %sub_ln1273_765, i24 %sext_ln1273_874"   --->   Operation 2258 'sub' 'r_V_3031' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%mult_V_3167 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3031, i32 10, i32 23"   --->   Operation 2259 'partselect' 'mult_V_3167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln818_1604 = sext i14 %mult_V_3167"   --->   Operation 2260 'sext' 'sext_ln818_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.80ns)   --->   "%r_V_3032 = add i20 %sext_ln1273_878, i20 %sext_ln70_697"   --->   Operation 2261 'add' 'r_V_3032' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_3168 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3032, i32 10, i32 19"   --->   Operation 2262 'partselect' 'mult_V_3168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln818_1605 = sext i10 %mult_V_3168"   --->   Operation 2263 'sext' 'sext_ln818_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (1.94ns)   --->   "%r_V_3033 = mul i24 %sext_ln70_700, i24 109"   --->   Operation 2264 'mul' 'r_V_3033' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%mult_V_3169 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3033, i32 10, i32 23"   --->   Operation 2265 'partselect' 'mult_V_3169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln17_1111 = sext i14 %mult_V_3169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2266 'sext' 'sext_ln17_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (1.94ns)   --->   "%r_V_3034 = mul i22 %sext_ln70_699, i22 23"   --->   Operation 2267 'mul' 'r_V_3034' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%mult_V_3170 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3034, i32 10, i32 21"   --->   Operation 2268 'partselect' 'mult_V_3170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln17_1112 = sext i12 %mult_V_3170" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2269 'sext' 'sext_ln17_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (1.94ns)   --->   "%r_V_3035 = mul i26 %sext_ln1270_5, i26 344"   --->   Operation 2270 'mul' 'r_V_3035' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%mult_V_3171 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3035, i32 10, i32 25"   --->   Operation 2271 'partselect' 'mult_V_3171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%a_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 192, i32 207"   --->   Operation 2272 'partselect' 'a_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln70_702 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2273 'sext' 'sext_ln70_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln70_703 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2274 'sext' 'sext_ln70_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln70_704 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2275 'sext' 'sext_ln70_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln70_705 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2276 'sext' 'sext_ln70_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln70_706 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2277 'sext' 'sext_ln70_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln70_707 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2278 'sext' 'sext_ln70_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln70_708 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2279 'sext' 'sext_ln70_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln70_709 = sext i16 %a_V_12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2280 'sext' 'sext_ln70_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (1.94ns)   --->   "%r_V_3037 = mul i26 %sext_ln70_709, i26 327"   --->   Operation 2281 'mul' 'r_V_3037' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%mult_V_3172 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3037, i32 10, i32 25"   --->   Operation 2282 'partselect' 'mult_V_3172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (1.94ns)   --->   "%r_V_3038 = mul i25 %sext_ln70_708, i25 33554247"   --->   Operation 2283 'mul' 'r_V_3038' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%mult_V_3173 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3038, i32 10, i32 24"   --->   Operation 2284 'partselect' 'mult_V_3173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln818_1606 = sext i15 %mult_V_3173"   --->   Operation 2285 'sext' 'sext_ln818_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (1.94ns)   --->   "%r_V_3039 = mul i25 %sext_ln70_708, i25 150"   --->   Operation 2286 'mul' 'r_V_3039' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_3174 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3039, i32 10, i32 24"   --->   Operation 2287 'partselect' 'mult_V_3174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (1.94ns)   --->   "%r_V_3040 = mul i23 %sext_ln70_707, i23 55"   --->   Operation 2288 'mul' 'r_V_3040' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%mult_V_3175 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3040, i32 10, i32 22"   --->   Operation 2289 'partselect' 'mult_V_3175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln17_1113 = sext i13 %mult_V_3175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2290 'sext' 'sext_ln17_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (1.94ns)   --->   "%r_V_3041 = mul i24 %sext_ln70_706, i24 114"   --->   Operation 2291 'mul' 'r_V_3041' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_3176 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3041, i32 10, i32 23"   --->   Operation 2292 'partselect' 'mult_V_3176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln818_1608 = sext i14 %mult_V_3176"   --->   Operation 2293 'sext' 'sext_ln818_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 192, i32 207"   --->   Operation 2294 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%shl_ln1273_601 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_33, i6 0"   --->   Operation 2295 'bitconcatenate' 'shl_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1273_881 = sext i22 %shl_ln1273_601"   --->   Operation 2296 'sext' 'sext_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln1273_602 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_33, i4 0"   --->   Operation 2297 'bitconcatenate' 'shl_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1273_882 = sext i20 %shl_ln1273_602"   --->   Operation 2298 'sext' 'sext_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln1273_883 = sext i20 %shl_ln1273_602"   --->   Operation 2299 'sext' 'sext_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.82ns)   --->   "%r_V_3042 = sub i23 %sext_ln1273_881, i23 %sext_ln1273_883"   --->   Operation 2300 'sub' 'r_V_3042' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%mult_V_3177 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3042, i32 10, i32 22"   --->   Operation 2301 'partselect' 'mult_V_3177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln17_1114 = sext i13 %mult_V_3177" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2302 'sext' 'sext_ln17_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0"   --->   Operation 2303 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1273_884 = sext i24 %tmp_34"   --->   Operation 2304 'sext' 'sext_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.83ns)   --->   "%r_V_3043 = sub i25 %sext_ln70_708, i25 %sext_ln1273_884"   --->   Operation 2305 'sub' 'r_V_3043' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%mult_V_3178 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3043, i32 10, i32 24"   --->   Operation 2306 'partselect' 'mult_V_3178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln818_1609 = sext i15 %mult_V_3178"   --->   Operation 2307 'sext' 'sext_ln818_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (1.94ns)   --->   "%r_V_3044 = mul i26 %sext_ln70_709, i26 268"   --->   Operation 2308 'mul' 'r_V_3044' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_3179 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3044, i32 10, i32 25"   --->   Operation 2309 'partselect' 'mult_V_3179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (1.94ns)   --->   "%r_V_3045 = mul i26 %sext_ln70_709, i26 67108532"   --->   Operation 2310 'mul' 'r_V_3045' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%mult_V_3180 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3045, i32 10, i32 25"   --->   Operation 2311 'partselect' 'mult_V_3180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (1.94ns)   --->   "%r_V_3046 = mul i25 %sext_ln70_708, i25 33554251"   --->   Operation 2312 'mul' 'r_V_3046' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_3181 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3046, i32 10, i32 24"   --->   Operation 2313 'partselect' 'mult_V_3181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln818_1610 = sext i15 %mult_V_3181"   --->   Operation 2314 'sext' 'sext_ln818_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (1.94ns)   --->   "%r_V_3047 = mul i24 %sext_ln70_706, i24 102"   --->   Operation 2315 'mul' 'r_V_3047' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%mult_V_3182 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3047, i32 10, i32 23"   --->   Operation 2316 'partselect' 'mult_V_3182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln17_1115 = sext i14 %mult_V_3182" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2317 'sext' 'sext_ln17_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (1.94ns)   --->   "%r_V_3048 = mul i25 %sext_ln70_708, i25 33554197"   --->   Operation 2318 'mul' 'r_V_3048' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%mult_V_3183 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3048, i32 10, i32 24"   --->   Operation 2319 'partselect' 'mult_V_3183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln818_1611 = sext i15 %mult_V_3183"   --->   Operation 2320 'sext' 'sext_ln818_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (1.94ns)   --->   "%r_V_3049 = mul i26 %sext_ln70_709, i26 413"   --->   Operation 2321 'mul' 'r_V_3049' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_3184 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3049, i32 10, i32 25"   --->   Operation 2322 'partselect' 'mult_V_3184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (1.94ns)   --->   "%r_V_3050 = mul i24 %sext_ln70_706, i24 69"   --->   Operation 2323 'mul' 'r_V_3050' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%mult_V_3185 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3050, i32 10, i32 23"   --->   Operation 2324 'partselect' 'mult_V_3185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln17_1116 = sext i14 %mult_V_3185" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2325 'sext' 'sext_ln17_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%shl_ln1273_603 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_33, i5 0"   --->   Operation 2326 'bitconcatenate' 'shl_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln1273_885 = sext i21 %shl_ln1273_603"   --->   Operation 2327 'sext' 'sext_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_768 = sub i22 0, i22 %sext_ln1273_885"   --->   Operation 2328 'sub' 'sub_ln1273_768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2329 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3051 = sub i22 %sub_ln1273_768, i22 %sext_ln70_705"   --->   Operation 2329 'sub' 'r_V_3051' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%mult_V_3186 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3051, i32 10, i32 21"   --->   Operation 2330 'partselect' 'mult_V_3186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln17_1117 = sext i12 %mult_V_3186" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2331 'sext' 'sext_ln17_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.80ns)   --->   "%r_V_3052 = sub i21 %sext_ln70_703, i21 %sext_ln1273_882"   --->   Operation 2332 'sub' 'r_V_3052' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_3187 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3052, i32 10, i32 20"   --->   Operation 2333 'partselect' 'mult_V_3187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln17_1118 = sext i11 %mult_V_3187" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2334 'sext' 'sext_ln17_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (1.94ns)   --->   "%r_V_3053 = mul i25 %sext_ln70_708, i25 217"   --->   Operation 2335 'mul' 'r_V_3053' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%mult_V_3188 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3053, i32 10, i32 24"   --->   Operation 2336 'partselect' 'mult_V_3188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln818_1612 = sext i15 %mult_V_3188"   --->   Operation 2337 'sext' 'sext_ln818_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (1.94ns)   --->   "%r_V_3054 = mul i25 %sext_ln70_708, i25 33554225"   --->   Operation 2338 'mul' 'r_V_3054' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_3189 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3054, i32 10, i32 24"   --->   Operation 2339 'partselect' 'mult_V_3189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln818_1613 = sext i15 %mult_V_3189"   --->   Operation 2340 'sext' 'sext_ln818_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (1.94ns)   --->   "%r_V_3055 = mul i25 %sext_ln70_708, i25 202"   --->   Operation 2341 'mul' 'r_V_3055' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_3190 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3055, i32 10, i32 24"   --->   Operation 2342 'partselect' 'mult_V_3190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (1.94ns)   --->   "%r_V_3056 = mul i24 %sext_ln70_706, i24 16777095"   --->   Operation 2343 'mul' 'r_V_3056' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_3191 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3056, i32 10, i32 23"   --->   Operation 2344 'partselect' 'mult_V_3191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_1119 = sext i14 %mult_V_3191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2345 'sext' 'sext_ln17_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (1.94ns)   --->   "%r_V_3057 = mul i24 %sext_ln70_706, i24 16777134"   --->   Operation 2346 'mul' 'r_V_3057' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%mult_V_3192 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3057, i32 10, i32 23"   --->   Operation 2347 'partselect' 'mult_V_3192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln17_1120 = sext i14 %mult_V_3192" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2348 'sext' 'sext_ln17_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (1.94ns)   --->   "%r_V_3058 = mul i24 %sext_ln70_706, i24 111"   --->   Operation 2349 'mul' 'r_V_3058' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%mult_V_3193 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3058, i32 10, i32 23"   --->   Operation 2350 'partselect' 'mult_V_3193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln818_1615 = sext i14 %mult_V_3193"   --->   Operation 2351 'sext' 'sext_ln818_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (1.94ns)   --->   "%r_V_3059 = mul i26 %sext_ln70_709, i26 67108518"   --->   Operation 2352 'mul' 'r_V_3059' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%mult_V_3194 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3059, i32 10, i32 25"   --->   Operation 2353 'partselect' 'mult_V_3194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (1.94ns)   --->   "%r_V_3060 = mul i25 %sext_ln70_708, i25 33554214"   --->   Operation 2354 'mul' 'r_V_3060' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%mult_V_3195 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3060, i32 10, i32 24"   --->   Operation 2355 'partselect' 'mult_V_3195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (1.94ns)   --->   "%r_V_3061 = mul i24 %sext_ln70_706, i24 16777125"   --->   Operation 2356 'mul' 'r_V_3061' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%mult_V_3196 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3061, i32 10, i32 23"   --->   Operation 2357 'partselect' 'mult_V_3196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln818_1617 = sext i14 %mult_V_3196"   --->   Operation 2358 'sext' 'sext_ln818_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (1.94ns)   --->   "%r_V_3062 = mul i25 %sext_ln70_708, i25 33554298"   --->   Operation 2359 'mul' 'r_V_3062' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%mult_V_3197 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3062, i32 10, i32 24"   --->   Operation 2360 'partselect' 'mult_V_3197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln818_1618 = sext i15 %mult_V_3197"   --->   Operation 2361 'sext' 'sext_ln818_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (1.94ns)   --->   "%r_V_3063 = mul i26 %sext_ln70_709, i26 67108581"   --->   Operation 2362 'mul' 'r_V_3063' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%mult_V_3198 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3063, i32 10, i32 25"   --->   Operation 2363 'partselect' 'mult_V_3198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%shl_ln1273_604 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_33, i3 0"   --->   Operation 2364 'bitconcatenate' 'shl_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1273_886 = sext i19 %shl_ln1273_604"   --->   Operation 2365 'sext' 'sext_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1273_887 = sext i19 %shl_ln1273_604"   --->   Operation 2366 'sext' 'sext_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_770 = sub i20 0, i20 %sext_ln1273_887"   --->   Operation 2367 'sub' 'sub_ln1273_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2368 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3064 = sub i20 %sub_ln1273_770, i20 %sext_ln70_704"   --->   Operation 2368 'sub' 'r_V_3064' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%mult_V_3199 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3064, i32 10, i32 19"   --->   Operation 2369 'partselect' 'mult_V_3199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln818_1619 = sext i10 %mult_V_3199"   --->   Operation 2370 'sext' 'sext_ln818_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (1.94ns)   --->   "%r_V_3065 = mul i25 %sext_ln70_708, i25 33554222"   --->   Operation 2371 'mul' 'r_V_3065' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%mult_V_3200 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3065, i32 10, i32 24"   --->   Operation 2372 'partselect' 'mult_V_3200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln818_1620 = sext i15 %mult_V_3200"   --->   Operation 2373 'sext' 'sext_ln818_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (1.94ns)   --->   "%r_V_3066 = mul i24 %sext_ln70_706, i24 16777141"   --->   Operation 2374 'mul' 'r_V_3066' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%mult_V_3201 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3066, i32 10, i32 23"   --->   Operation 2375 'partselect' 'mult_V_3201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln818_1621 = sext i14 %mult_V_3201"   --->   Operation 2376 'sext' 'sext_ln818_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.78ns)   --->   "%r_V_3067 = sub i17 0, i17 %sext_ln70_702"   --->   Operation 2377 'sub' 'r_V_3067' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%mult_V_3202 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3067, i32 10, i32 16"   --->   Operation 2378 'partselect' 'mult_V_3202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln818_1622 = sext i7 %mult_V_3202"   --->   Operation 2379 'sext' 'sext_ln818_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln17_1121 = sext i7 %mult_V_3202" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2380 'sext' 'sext_ln17_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln17_1122 = sext i7 %mult_V_3202" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2381 'sext' 'sext_ln17_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_3203 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read306, i32 200, i32 207"   --->   Operation 2382 'partselect' 'mult_V_3203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i8 %mult_V_3203" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2383 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (1.94ns)   --->   "%r_V_3068 = mul i25 %sext_ln70_708, i25 33554227"   --->   Operation 2384 'mul' 'r_V_3068' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%mult_V_3204 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3068, i32 10, i32 24"   --->   Operation 2385 'partselect' 'mult_V_3204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln818_1623 = sext i15 %mult_V_3204"   --->   Operation 2386 'sext' 'sext_ln818_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln1273_605 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_33, i2 0"   --->   Operation 2387 'bitconcatenate' 'shl_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln1273_888 = sext i18 %shl_ln1273_605"   --->   Operation 2388 'sext' 'sext_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln1273_889 = sext i18 %shl_ln1273_605"   --->   Operation 2389 'sext' 'sext_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.83ns)   --->   "%r_V_3069 = sub i25 %sext_ln1273_889, i25 %sext_ln1273_884"   --->   Operation 2390 'sub' 'r_V_3069' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_3205 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3069, i32 10, i32 24"   --->   Operation 2391 'partselect' 'mult_V_3205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (1.94ns)   --->   "%r_V_3070 = mul i25 %sext_ln70_708, i25 236"   --->   Operation 2392 'mul' 'r_V_3070' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_3206 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3070, i32 10, i32 24"   --->   Operation 2393 'partselect' 'mult_V_3206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln818_1625 = sext i15 %mult_V_3206"   --->   Operation 2394 'sext' 'sext_ln818_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (1.94ns)   --->   "%r_V_3071 = mul i25 %sext_ln70_708, i25 162"   --->   Operation 2395 'mul' 'r_V_3071' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%mult_V_3207 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3071, i32 10, i32 24"   --->   Operation 2396 'partselect' 'mult_V_3207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln818_1626 = sext i15 %mult_V_3207"   --->   Operation 2397 'sext' 'sext_ln818_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_774 = sub i21 0, i21 %sext_ln1273_882"   --->   Operation 2398 'sub' 'sub_ln1273_774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln1273_606 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_33, i1 0"   --->   Operation 2399 'bitconcatenate' 'shl_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln1273_890 = sext i17 %shl_ln1273_606"   --->   Operation 2400 'sext' 'sext_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1273_891 = sext i17 %shl_ln1273_606"   --->   Operation 2401 'sext' 'sext_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln1273_892 = sext i17 %shl_ln1273_606"   --->   Operation 2402 'sext' 'sext_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3072 = sub i21 %sub_ln1273_774, i21 %sext_ln1273_892"   --->   Operation 2403 'sub' 'r_V_3072' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%mult_V_3208 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3072, i32 10, i32 20"   --->   Operation 2404 'partselect' 'mult_V_3208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln17_1123 = sext i11 %mult_V_3208" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2405 'sext' 'sext_ln17_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (1.94ns)   --->   "%r_V_3073 = mul i25 %sext_ln70_708, i25 155"   --->   Operation 2406 'mul' 'r_V_3073' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%mult_V_3209 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3073, i32 10, i32 24"   --->   Operation 2407 'partselect' 'mult_V_3209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln818_1627 = sext i15 %mult_V_3209"   --->   Operation 2408 'sext' 'sext_ln818_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (1.94ns)   --->   "%r_V_3074 = mul i24 %sext_ln70_706, i24 16777099"   --->   Operation 2409 'mul' 'r_V_3074' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_3210 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3074, i32 10, i32 23"   --->   Operation 2410 'partselect' 'mult_V_3210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln818_1628 = sext i14 %mult_V_3210"   --->   Operation 2411 'sext' 'sext_ln818_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.80ns)   --->   "%r_V_3075 = sub i20 %sext_ln1273_887, i20 %sext_ln70_704"   --->   Operation 2412 'sub' 'r_V_3075' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%mult_V_3211 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3075, i32 10, i32 19"   --->   Operation 2413 'partselect' 'mult_V_3211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln818_1629 = sext i10 %mult_V_3211"   --->   Operation 2414 'sext' 'sext_ln818_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (1.94ns)   --->   "%r_V_3076 = mul i26 %sext_ln70_709, i26 67108557"   --->   Operation 2415 'mul' 'r_V_3076' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%mult_V_3212 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3076, i32 10, i32 25"   --->   Operation 2416 'partselect' 'mult_V_3212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%shl_ln1273_607 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_33, i7 0"   --->   Operation 2417 'bitconcatenate' 'shl_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln1273_893 = sext i23 %shl_ln1273_607"   --->   Operation 2418 'sext' 'sext_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.82ns)   --->   "%r_V_3077 = sub i24 %sext_ln1273_893, i24 %sext_ln1273_891"   --->   Operation 2419 'sub' 'r_V_3077' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_3213 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3077, i32 10, i32 23"   --->   Operation 2420 'partselect' 'mult_V_3213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln17_1124 = sext i14 %mult_V_3213" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2421 'sext' 'sext_ln17_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (1.94ns)   --->   "%r_V_3078 = mul i23 %sext_ln70_707, i23 8388561"   --->   Operation 2422 'mul' 'r_V_3078' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%mult_V_3214 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3078, i32 10, i32 22"   --->   Operation 2423 'partselect' 'mult_V_3214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln17_1125 = sext i13 %mult_V_3214" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2424 'sext' 'sext_ln17_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (1.94ns)   --->   "%r_V_3079 = mul i25 %sext_ln70_708, i25 251"   --->   Operation 2425 'mul' 'r_V_3079' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%mult_V_3215 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3079, i32 10, i32 24"   --->   Operation 2426 'partselect' 'mult_V_3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln818_1630 = sext i15 %mult_V_3215"   --->   Operation 2427 'sext' 'sext_ln818_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (1.94ns)   --->   "%r_V_3080 = mul i25 %sext_ln70_708, i25 33554279"   --->   Operation 2428 'mul' 'r_V_3080' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_3216 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3080, i32 10, i32 24"   --->   Operation 2429 'partselect' 'mult_V_3216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln818_1631 = sext i15 %mult_V_3216"   --->   Operation 2430 'sext' 'sext_ln818_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.79ns)   --->   "%r_V_3081 = sub i18 0, i18 %sext_ln1273_890"   --->   Operation 2431 'sub' 'r_V_3081' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%mult_V_3217 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_3081, i32 10, i32 17"   --->   Operation 2432 'partselect' 'mult_V_3217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln818_1632 = sext i8 %mult_V_3217"   --->   Operation 2433 'sext' 'sext_ln818_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (1.94ns)   --->   "%r_V_3082 = mul i25 %sext_ln70_708, i25 209"   --->   Operation 2434 'mul' 'r_V_3082' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%mult_V_3218 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3082, i32 10, i32 24"   --->   Operation 2435 'partselect' 'mult_V_3218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln818_1633 = sext i15 %mult_V_3218"   --->   Operation 2436 'sext' 'sext_ln818_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (1.94ns)   --->   "%r_V_3083 = mul i26 %sext_ln70_709, i26 67108516"   --->   Operation 2437 'mul' 'r_V_3083' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%mult_V_3219 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3083, i32 10, i32 25"   --->   Operation 2438 'partselect' 'mult_V_3219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.79ns)   --->   "%r_V_3084 = sub i19 0, i19 %sext_ln1273_888"   --->   Operation 2439 'sub' 'r_V_3084' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_3220 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_3084, i32 10, i32 18"   --->   Operation 2440 'partselect' 'mult_V_3220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln17_1126 = sext i9 %mult_V_3220" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2441 'sext' 'sext_ln17_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (1.94ns)   --->   "%r_V_3085 = mul i26 %sext_ln70_709, i26 67108597"   --->   Operation 2442 'mul' 'r_V_3085' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%mult_V_3221 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3085, i32 10, i32 25"   --->   Operation 2443 'partselect' 'mult_V_3221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (1.94ns)   --->   "%r_V_3086 = mul i26 %sext_ln70_709, i26 67108578"   --->   Operation 2444 'mul' 'r_V_3086' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%mult_V_3222 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3086, i32 10, i32 25"   --->   Operation 2445 'partselect' 'mult_V_3222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_780 = sub i25 0, i25 %sext_ln1273_884"   --->   Operation 2446 'sub' 'sub_ln1273_780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2447 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3087 = sub i25 %sub_ln1273_780, i25 %sext_ln1273_886"   --->   Operation 2447 'sub' 'r_V_3087' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%mult_V_3223 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3087, i32 10, i32 24"   --->   Operation 2448 'partselect' 'mult_V_3223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln818_1634 = sext i15 %mult_V_3223"   --->   Operation 2449 'sext' 'sext_ln818_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (1.94ns)   --->   "%r_V_3088 = mul i25 %sext_ln70_708, i25 212"   --->   Operation 2450 'mul' 'r_V_3088' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%mult_V_3224 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3088, i32 10, i32 24"   --->   Operation 2451 'partselect' 'mult_V_3224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln818_1635 = sext i15 %mult_V_3224"   --->   Operation 2452 'sext' 'sext_ln818_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (1.94ns)   --->   "%r_V_3089 = mul i25 %sext_ln70_708, i25 133"   --->   Operation 2453 'mul' 'r_V_3089' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%mult_V_3225 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3089, i32 10, i32 24"   --->   Operation 2454 'partselect' 'mult_V_3225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (1.94ns)   --->   "%r_V_3090 = mul i25 %sext_ln70_708, i25 33554253"   --->   Operation 2455 'mul' 'r_V_3090' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%mult_V_3226 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3090, i32 10, i32 24"   --->   Operation 2456 'partselect' 'mult_V_3226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln818_1637 = sext i15 %mult_V_3226"   --->   Operation 2457 'sext' 'sext_ln818_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (1.94ns)   --->   "%r_V_3091 = mul i26 %sext_ln70_709, i26 67108415"   --->   Operation 2458 'mul' 'r_V_3091' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%mult_V_3227 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3091, i32 10, i32 25"   --->   Operation 2459 'partselect' 'mult_V_3227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (1.94ns)   --->   "%r_V_3092 = mul i26 %sext_ln70_709, i26 330"   --->   Operation 2460 'mul' 'r_V_3092' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%mult_V_3228 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3092, i32 10, i32 25"   --->   Operation 2461 'partselect' 'mult_V_3228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (1.94ns)   --->   "%r_V_3093 = mul i25 %sext_ln70_708, i25 33554210"   --->   Operation 2462 'mul' 'r_V_3093' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_3229 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3093, i32 10, i32 24"   --->   Operation 2463 'partselect' 'mult_V_3229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln818_1638 = sext i15 %mult_V_3229"   --->   Operation 2464 'sext' 'sext_ln818_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.80ns)   --->   "%r_V_3094 = add i20 %sext_ln1273_887, i20 %sext_ln70_704"   --->   Operation 2465 'add' 'r_V_3094' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%mult_V_3230 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3094, i32 10, i32 19"   --->   Operation 2466 'partselect' 'mult_V_3230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln17_1127 = sext i10 %mult_V_3230" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2467 'sext' 'sext_ln17_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (1.94ns)   --->   "%r_V_3095 = mul i24 %sext_ln70_706, i24 74"   --->   Operation 2468 'mul' 'r_V_3095' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%mult_V_3231 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3095, i32 10, i32 23"   --->   Operation 2469 'partselect' 'mult_V_3231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln17_1128 = sext i14 %mult_V_3231" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2470 'sext' 'sext_ln17_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (1.94ns)   --->   "%r_V_3096 = mul i26 %sext_ln70_709, i26 67108458"   --->   Operation 2471 'mul' 'r_V_3096' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%mult_V_3232 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3096, i32 10, i32 25"   --->   Operation 2472 'partselect' 'mult_V_3232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%a_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 208, i32 223"   --->   Operation 2473 'partselect' 'a_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln70_710 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2474 'sext' 'sext_ln70_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln70_711 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2475 'sext' 'sext_ln70_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln70_712 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2476 'sext' 'sext_ln70_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln70_713 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2477 'sext' 'sext_ln70_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln70_714 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2478 'sext' 'sext_ln70_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln70_715 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2479 'sext' 'sext_ln70_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln70_716 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2480 'sext' 'sext_ln70_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln70_717 = sext i16 %a_V_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2481 'sext' 'sext_ln70_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 208, i32 223"   --->   Operation 2482 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%shl_ln1273_608 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_35, i7 0"   --->   Operation 2483 'bitconcatenate' 'shl_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln1273_894 = sext i23 %shl_ln1273_608"   --->   Operation 2484 'sext' 'sext_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%shl_ln1273_609 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_35, i5 0"   --->   Operation 2485 'bitconcatenate' 'shl_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1273_895 = sext i21 %shl_ln1273_609"   --->   Operation 2486 'sext' 'sext_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1273_896 = sext i21 %shl_ln1273_609"   --->   Operation 2487 'sext' 'sext_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.82ns)   --->   "%r_V_3098 = sub i24 %sext_ln1273_896, i24 %sext_ln1273_894"   --->   Operation 2488 'sub' 'r_V_3098' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%mult_V_3233 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3098, i32 10, i32 23"   --->   Operation 2489 'partselect' 'mult_V_3233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln818_1639 = sext i14 %mult_V_3233"   --->   Operation 2490 'sext' 'sext_ln818_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (1.94ns)   --->   "%r_V_3099 = mul i21 %sext_ln70_716, i21 2097141"   --->   Operation 2491 'mul' 'r_V_3099' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%mult_V_3234 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3099, i32 10, i32 20"   --->   Operation 2492 'partselect' 'mult_V_3234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln818_1640 = sext i11 %mult_V_3234"   --->   Operation 2493 'sext' 'sext_ln818_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (1.94ns)   --->   "%r_V_3100 = mul i25 %sext_ln70_715, i25 33554273"   --->   Operation 2494 'mul' 'r_V_3100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_3235 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3100, i32 10, i32 24"   --->   Operation 2495 'partselect' 'mult_V_3235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (1.94ns)   --->   "%r_V_3101 = mul i23 %sext_ln70_717, i23 8388567"   --->   Operation 2496 'mul' 'r_V_3101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%mult_V_3236 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3101, i32 10, i32 22"   --->   Operation 2497 'partselect' 'mult_V_3236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln818_1642 = sext i13 %mult_V_3236"   --->   Operation 2498 'sext' 'sext_ln818_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (1.94ns)   --->   "%r_V_3102 = mul i23 %sext_ln70_717, i23 59"   --->   Operation 2499 'mul' 'r_V_3102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%mult_V_3237 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3102, i32 10, i32 22"   --->   Operation 2500 'partselect' 'mult_V_3237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln818_1643 = sext i13 %mult_V_3237"   --->   Operation 2501 'sext' 'sext_ln818_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (1.94ns)   --->   "%r_V_3103 = mul i24 %sext_ln70_714, i24 87"   --->   Operation 2502 'mul' 'r_V_3103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%mult_V_3238 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3103, i32 10, i32 23"   --->   Operation 2503 'partselect' 'mult_V_3238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln17_1129 = sext i14 %mult_V_3238" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2504 'sext' 'sext_ln17_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (1.94ns)   --->   "%r_V_3104 = mul i23 %sext_ln70_717, i23 8388561"   --->   Operation 2505 'mul' 'r_V_3104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%mult_V_3239 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3104, i32 10, i32 22"   --->   Operation 2506 'partselect' 'mult_V_3239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln818_1644 = sext i13 %mult_V_3239"   --->   Operation 2507 'sext' 'sext_ln818_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (1.94ns)   --->   "%r_V_3105 = mul i25 %sext_ln70_715, i25 33554194"   --->   Operation 2508 'mul' 'r_V_3105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_3240 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3105, i32 10, i32 24"   --->   Operation 2509 'partselect' 'mult_V_3240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln818_1645 = sext i15 %mult_V_3240"   --->   Operation 2510 'sext' 'sext_ln818_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_783 = sub i22 0, i22 %sext_ln1273_895"   --->   Operation 2511 'sub' 'sub_ln1273_783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%shl_ln1273_610 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_35, i2 0"   --->   Operation 2512 'bitconcatenate' 'shl_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1273_897 = sext i18 %shl_ln1273_610"   --->   Operation 2513 'sext' 'sext_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3106 = sub i22 %sub_ln1273_783, i22 %sext_ln1273_897"   --->   Operation 2514 'sub' 'r_V_3106' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%mult_V_3241 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3106, i32 10, i32 21"   --->   Operation 2515 'partselect' 'mult_V_3241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln818_1646 = sext i12 %mult_V_3241"   --->   Operation 2516 'sext' 'sext_ln818_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (1.94ns)   --->   "%r_V_3107 = mul i25 %sext_ln70_715, i25 159"   --->   Operation 2517 'mul' 'r_V_3107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_3242 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3107, i32 10, i32 24"   --->   Operation 2518 'partselect' 'mult_V_3242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln818_1647 = sext i15 %mult_V_3242"   --->   Operation 2519 'sext' 'sext_ln818_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%mult_V_3243 = partselect i9 @_ssdm_op_PartSelect.i9.i256.i32.i32, i256 %p_read306, i32 215, i32 223"   --->   Operation 2520 'partselect' 'mult_V_3243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i9 %mult_V_3243" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2521 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (1.94ns)   --->   "%r_V_3108 = mul i25 %sext_ln70_715, i25 193"   --->   Operation 2522 'mul' 'r_V_3108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%mult_V_3244 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3108, i32 10, i32 24"   --->   Operation 2523 'partselect' 'mult_V_3244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln818_1648 = sext i15 %mult_V_3244"   --->   Operation 2524 'sext' 'sext_ln818_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (1.94ns)   --->   "%r_V_3109 = mul i25 %sext_ln70_715, i25 33554294"   --->   Operation 2525 'mul' 'r_V_3109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%mult_V_3245 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3109, i32 10, i32 24"   --->   Operation 2526 'partselect' 'mult_V_3245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln818_1649 = sext i15 %mult_V_3245"   --->   Operation 2527 'sext' 'sext_ln818_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (1.94ns)   --->   "%r_V_3110 = mul i24 %sext_ln70_714, i24 16777097"   --->   Operation 2528 'mul' 'r_V_3110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%mult_V_3246 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3110, i32 10, i32 23"   --->   Operation 2529 'partselect' 'mult_V_3246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln17_1130 = sext i14 %mult_V_3246" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2530 'sext' 'sext_ln17_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.78ns)   --->   "%r_V_3111 = sub i17 0, i17 %sext_ln70_713"   --->   Operation 2531 'sub' 'r_V_3111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_3247 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3111, i32 10, i32 16"   --->   Operation 2532 'partselect' 'mult_V_3247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln818_1650 = sext i7 %mult_V_3247"   --->   Operation 2533 'sext' 'sext_ln818_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln17_1131 = sext i7 %mult_V_3247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2534 'sext' 'sext_ln17_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln17_1132 = sext i7 %mult_V_3247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2535 'sext' 'sext_ln17_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%shl_ln1273_611 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_35, i6 0"   --->   Operation 2536 'bitconcatenate' 'shl_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln1273_898 = sext i22 %shl_ln1273_611"   --->   Operation 2537 'sext' 'sext_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%shl_ln1273_612 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_35, i1 0"   --->   Operation 2538 'bitconcatenate' 'shl_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln1273_899 = sext i17 %shl_ln1273_612"   --->   Operation 2539 'sext' 'sext_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.82ns)   --->   "%r_V_3112 = sub i23 %sext_ln1273_899, i23 %sext_ln1273_898"   --->   Operation 2540 'sub' 'r_V_3112' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%mult_V_3248 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3112, i32 10, i32 22"   --->   Operation 2541 'partselect' 'mult_V_3248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (1.94ns)   --->   "%r_V_3113 = mul i25 %sext_ln70_715, i25 246"   --->   Operation 2542 'mul' 'r_V_3113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%mult_V_3249 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3113, i32 10, i32 24"   --->   Operation 2543 'partselect' 'mult_V_3249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln818_1652 = sext i15 %mult_V_3249"   --->   Operation 2544 'sext' 'sext_ln818_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (1.94ns)   --->   "%r_V_3114 = mul i25 %sext_ln70_715, i25 33554193"   --->   Operation 2545 'mul' 'r_V_3114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%mult_V_3250 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3114, i32 10, i32 24"   --->   Operation 2546 'partselect' 'mult_V_3250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln818_1653 = sext i15 %mult_V_3250"   --->   Operation 2547 'sext' 'sext_ln818_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (1.94ns)   --->   "%r_V_3115 = mul i25 %sext_ln70_715, i25 249"   --->   Operation 2548 'mul' 'r_V_3115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%mult_V_3251 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3115, i32 10, i32 24"   --->   Operation 2549 'partselect' 'mult_V_3251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln818_1654 = sext i15 %mult_V_3251"   --->   Operation 2550 'sext' 'sext_ln818_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%shl_ln1273_613 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_35, i3 0"   --->   Operation 2551 'bitconcatenate' 'shl_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln1273_900 = sext i19 %shl_ln1273_613"   --->   Operation 2552 'sext' 'sext_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln1273_901 = sext i19 %shl_ln1273_613"   --->   Operation 2553 'sext' 'sext_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.80ns)   --->   "%r_V_3116 = add i20 %sext_ln1273_901, i20 %sext_ln70_711"   --->   Operation 2554 'add' 'r_V_3116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%mult_V_3252 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3116, i32 10, i32 19"   --->   Operation 2555 'partselect' 'mult_V_3252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln818_1655 = sext i10 %mult_V_3252"   --->   Operation 2556 'sext' 'sext_ln818_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (1.94ns)   --->   "%r_V_3117 = mul i24 %sext_ln70_714, i24 95"   --->   Operation 2557 'mul' 'r_V_3117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%mult_V_3253 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3117, i32 10, i32 23"   --->   Operation 2558 'partselect' 'mult_V_3253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (1.94ns)   --->   "%r_V_3118 = mul i25 %sext_ln70_715, i25 141"   --->   Operation 2559 'mul' 'r_V_3118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_3254 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3118, i32 10, i32 24"   --->   Operation 2560 'partselect' 'mult_V_3254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln818_1657 = sext i15 %mult_V_3254"   --->   Operation 2561 'sext' 'sext_ln818_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (1.94ns)   --->   "%r_V_3119 = mul i24 %sext_ln70_714, i24 16777128"   --->   Operation 2562 'mul' 'r_V_3119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%mult_V_3255 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3119, i32 10, i32 23"   --->   Operation 2563 'partselect' 'mult_V_3255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln818_1658 = sext i14 %mult_V_3255"   --->   Operation 2564 'sext' 'sext_ln818_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (1.94ns)   --->   "%r_V_3120 = mul i22 %sext_ln70_712, i22 23"   --->   Operation 2565 'mul' 'r_V_3120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%mult_V_3256 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3120, i32 10, i32 21"   --->   Operation 2566 'partselect' 'mult_V_3256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln818_1659 = sext i12 %mult_V_3256"   --->   Operation 2567 'sext' 'sext_ln818_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (1.94ns)   --->   "%r_V_3121 = mul i24 %sext_ln70_714, i24 113"   --->   Operation 2568 'mul' 'r_V_3121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%mult_V_3257 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3121, i32 10, i32 23"   --->   Operation 2569 'partselect' 'mult_V_3257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln818_1660 = sext i14 %mult_V_3257"   --->   Operation 2570 'sext' 'sext_ln818_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (1.94ns)   --->   "%r_V_3122 = mul i25 %sext_ln70_715, i25 33554266"   --->   Operation 2571 'mul' 'r_V_3122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%mult_V_3258 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3122, i32 10, i32 24"   --->   Operation 2572 'partselect' 'mult_V_3258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln818_1661 = sext i15 %mult_V_3258"   --->   Operation 2573 'sext' 'sext_ln818_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.81ns)   --->   "%r_V_3123 = sub i22 %sext_ln1273_895, i22 %sext_ln1273_900"   --->   Operation 2574 'sub' 'r_V_3123' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%mult_V_3259 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3123, i32 10, i32 21"   --->   Operation 2575 'partselect' 'mult_V_3259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln17_1133 = sext i12 %mult_V_3259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2576 'sext' 'sext_ln17_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (1.94ns)   --->   "%r_V_3124 = mul i25 %sext_ln70_715, i25 156"   --->   Operation 2577 'mul' 'r_V_3124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%mult_V_3260 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3124, i32 10, i32 24"   --->   Operation 2578 'partselect' 'mult_V_3260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln818_1662 = sext i15 %mult_V_3260"   --->   Operation 2579 'sext' 'sext_ln818_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (1.94ns)   --->   "%r_V_3125 = mul i26 %sext_ln70_710, i26 67108514"   --->   Operation 2580 'mul' 'r_V_3125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%mult_V_3261 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3125, i32 10, i32 25"   --->   Operation 2581 'partselect' 'mult_V_3261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (1.94ns)   --->   "%r_V_3126 = mul i25 %sext_ln70_715, i25 167"   --->   Operation 2582 'mul' 'r_V_3126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%mult_V_3262 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3126, i32 10, i32 24"   --->   Operation 2583 'partselect' 'mult_V_3262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln818_1663 = sext i15 %mult_V_3262"   --->   Operation 2584 'sext' 'sext_ln818_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (1.94ns)   --->   "%r_V_3127 = mul i26 %sext_ln70_710, i26 67108545"   --->   Operation 2585 'mul' 'r_V_3127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%mult_V_3263 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3127, i32 10, i32 25"   --->   Operation 2586 'partselect' 'mult_V_3263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (1.94ns)   --->   "%r_V_3128 = mul i21 %sext_ln70_716, i21 2097139"   --->   Operation 2587 'mul' 'r_V_3128' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%mult_V_3264 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3128, i32 10, i32 20"   --->   Operation 2588 'partselect' 'mult_V_3264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln818_1664 = sext i11 %mult_V_3264"   --->   Operation 2589 'sext' 'sext_ln818_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (1.94ns)   --->   "%r_V_3129 = mul i25 %sext_ln70_715, i25 161"   --->   Operation 2590 'mul' 'r_V_3129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%mult_V_3265 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3129, i32 10, i32 24"   --->   Operation 2591 'partselect' 'mult_V_3265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln818_1665 = sext i15 %mult_V_3265"   --->   Operation 2592 'sext' 'sext_ln818_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (1.94ns)   --->   "%r_V_3130 = mul i26 %sext_ln70_710, i26 394"   --->   Operation 2593 'mul' 'r_V_3130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%mult_V_3266 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3130, i32 10, i32 25"   --->   Operation 2594 'partselect' 'mult_V_3266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.81ns)   --->   "%r_V_3131 = add i22 %sext_ln1273_895, i22 %sext_ln1273_900"   --->   Operation 2595 'add' 'r_V_3131' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%mult_V_3267 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3131, i32 10, i32 21"   --->   Operation 2596 'partselect' 'mult_V_3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln818_1666 = sext i12 %mult_V_3267"   --->   Operation 2597 'sext' 'sext_ln818_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (1.94ns)   --->   "%r_V_3132 = mul i25 %sext_ln70_715, i25 33554252"   --->   Operation 2598 'mul' 'r_V_3132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%mult_V_3268 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3132, i32 10, i32 24"   --->   Operation 2599 'partselect' 'mult_V_3268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln818_1667 = sext i15 %mult_V_3268"   --->   Operation 2600 'sext' 'sext_ln818_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (1.94ns)   --->   "%r_V_3133 = mul i23 %sext_ln70_717, i23 57"   --->   Operation 2601 'mul' 'r_V_3133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%mult_V_3269 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3133, i32 10, i32 22"   --->   Operation 2602 'partselect' 'mult_V_3269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln818_1668 = sext i13 %mult_V_3269"   --->   Operation 2603 'sext' 'sext_ln818_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (1.94ns)   --->   "%r_V_3134 = mul i26 %sext_ln70_710, i26 67108575"   --->   Operation 2604 'mul' 'r_V_3134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%mult_V_3270 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3134, i32 10, i32 25"   --->   Operation 2605 'partselect' 'mult_V_3270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.82ns)   --->   "%r_V_3146 = sub i24 0, i24 %sext_ln1273_894"   --->   Operation 2606 'sub' 'r_V_3146' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%shl_ln1273_614 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_35, i4 0"   --->   Operation 2607 'bitconcatenate' 'shl_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln1273_902 = sext i20 %shl_ln1273_614"   --->   Operation 2608 'sext' 'sext_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln1273_903 = sext i20 %shl_ln1273_614"   --->   Operation 2609 'sext' 'sext_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (0.83ns)   --->   "%r_V_3135 = sub i24 %r_V_3146, i24 %sext_ln1273_903"   --->   Operation 2610 'sub' 'r_V_3135' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%mult_V_3271 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3135, i32 10, i32 23"   --->   Operation 2611 'partselect' 'mult_V_3271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln818_1669 = sext i14 %mult_V_3271"   --->   Operation 2612 'sext' 'sext_ln818_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (1.94ns)   --->   "%r_V_3136 = mul i24 %sext_ln70_714, i24 88"   --->   Operation 2613 'mul' 'r_V_3136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%mult_V_3272 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3136, i32 10, i32 23"   --->   Operation 2614 'partselect' 'mult_V_3272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln818_1670 = sext i14 %mult_V_3272"   --->   Operation 2615 'sext' 'sext_ln818_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (1.94ns)   --->   "%r_V_3137 = mul i22 %sext_ln70_712, i22 4194281"   --->   Operation 2616 'mul' 'r_V_3137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%mult_V_3273 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3137, i32 10, i32 21"   --->   Operation 2617 'partselect' 'mult_V_3273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln17_1134 = sext i12 %mult_V_3273" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2618 'sext' 'sext_ln17_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (1.94ns)   --->   "%r_V_3138 = mul i26 %sext_ln70_710, i26 362"   --->   Operation 2619 'mul' 'r_V_3138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_3274 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3138, i32 10, i32 25"   --->   Operation 2620 'partselect' 'mult_V_3274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%mult_V_3275 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read306, i32 211, i32 223"   --->   Operation 2621 'partselect' 'mult_V_3275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i13 %mult_V_3275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2622 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (1.94ns)   --->   "%r_V_3139 = mul i23 %sext_ln70_717, i23 50"   --->   Operation 2623 'mul' 'r_V_3139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_3276 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3139, i32 10, i32 22"   --->   Operation 2624 'partselect' 'mult_V_3276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln818_1671 = sext i13 %mult_V_3276"   --->   Operation 2625 'sext' 'sext_ln818_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (1.94ns)   --->   "%r_V_3140 = mul i25 %sext_ln70_715, i25 33554212"   --->   Operation 2626 'mul' 'r_V_3140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%mult_V_3277 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3140, i32 10, i32 24"   --->   Operation 2627 'partselect' 'mult_V_3277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln818_1672 = sext i15 %mult_V_3277"   --->   Operation 2628 'sext' 'sext_ln818_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.80ns)   --->   "%r_V_3141 = sub i20 %sext_ln70_711, i20 %sext_ln1273_901"   --->   Operation 2629 'sub' 'r_V_3141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%mult_V_3278 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3141, i32 10, i32 19"   --->   Operation 2630 'partselect' 'mult_V_3278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (1.94ns)   --->   "%r_V_3142 = mul i26 %sext_ln70_710, i26 67108533"   --->   Operation 2631 'mul' 'r_V_3142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%mult_V_3279 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3142, i32 10, i32 25"   --->   Operation 2632 'partselect' 'mult_V_3279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (1.94ns)   --->   "%r_V_3143 = mul i26 %sext_ln70_710, i26 361"   --->   Operation 2633 'mul' 'r_V_3143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%mult_V_3280 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3143, i32 10, i32 25"   --->   Operation 2634 'partselect' 'mult_V_3280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (1.94ns)   --->   "%r_V_3144 = mul i26 %sext_ln70_710, i26 267"   --->   Operation 2635 'mul' 'r_V_3144' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%mult_V_3281 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3144, i32 10, i32 25"   --->   Operation 2636 'partselect' 'mult_V_3281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%shl_ln1273_615 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0"   --->   Operation 2637 'bitconcatenate' 'shl_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln1273_904 = sext i24 %shl_ln1273_615"   --->   Operation 2638 'sext' 'sext_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.83ns)   --->   "%r_V_3145 = add i25 %sext_ln1273_904, i25 %sext_ln1273_902"   --->   Operation 2639 'add' 'r_V_3145' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_3282 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3145, i32 10, i32 24"   --->   Operation 2640 'partselect' 'mult_V_3282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln818_1674 = sext i15 %mult_V_3282"   --->   Operation 2641 'sext' 'sext_ln818_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%mult_V_3283 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3146, i32 10, i32 23"   --->   Operation 2642 'partselect' 'mult_V_3283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln818_1675 = sext i14 %mult_V_3283"   --->   Operation 2643 'sext' 'sext_ln818_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (1.94ns)   --->   "%r_V_3147 = mul i24 %sext_ln70_714, i24 79"   --->   Operation 2644 'mul' 'r_V_3147' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%mult_V_3284 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3147, i32 10, i32 23"   --->   Operation 2645 'partselect' 'mult_V_3284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln818_1676 = sext i14 %mult_V_3284"   --->   Operation 2646 'sext' 'sext_ln818_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%a_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 224, i32 239"   --->   Operation 2647 'partselect' 'a_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln70_718 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2648 'sext' 'sext_ln70_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln70_719 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2649 'sext' 'sext_ln70_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln70_720 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2650 'sext' 'sext_ln70_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln70_721 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2651 'sext' 'sext_ln70_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln70_722 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2652 'sext' 'sext_ln70_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln70_723 = sext i16 %a_V_14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2653 'sext' 'sext_ln70_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (1.94ns)   --->   "%r_V_3149 = mul i26 %sext_ln70_723, i26 397"   --->   Operation 2654 'mul' 'r_V_3149' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%mult_V_3285 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3149, i32 10, i32 25"   --->   Operation 2655 'partselect' 'mult_V_3285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (1.94ns)   --->   "%mul_ln1270_68 = mul i26 %sext_ln70_723, i26 846"   --->   Operation 2656 'mul' 'mul_ln1270_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%mult_V_3286 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_68, i32 10, i32 25"   --->   Operation 2657 'partselect' 'mult_V_3286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (1.94ns)   --->   "%mul_ln1270_69 = mul i26 %sext_ln70_723, i26 672"   --->   Operation 2658 'mul' 'mul_ln1270_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%mult_V_3287 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_69, i32 10, i32 25"   --->   Operation 2659 'partselect' 'mult_V_3287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (1.94ns)   --->   "%mul_ln1270_70 = mul i26 %sext_ln70_723, i26 67108205"   --->   Operation 2660 'mul' 'mul_ln1270_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_3288 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_70, i32 10, i32 25"   --->   Operation 2661 'partselect' 'mult_V_3288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (1.94ns)   --->   "%r_V_3150 = mul i26 %sext_ln70_723, i26 67108477"   --->   Operation 2662 'mul' 'r_V_3150' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%mult_V_3289 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3150, i32 10, i32 25"   --->   Operation 2663 'partselect' 'mult_V_3289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (1.94ns)   --->   "%mul_ln1270_71 = mul i26 %sext_ln70_723, i26 67107869"   --->   Operation 2664 'mul' 'mul_ln1270_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%mult_V_3290 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_71, i32 10, i32 25"   --->   Operation 2665 'partselect' 'mult_V_3290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (1.94ns)   --->   "%mul_ln1270_72 = mul i26 %sext_ln70_723, i26 67108079"   --->   Operation 2666 'mul' 'mul_ln1270_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%mult_V_3291 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_72, i32 10, i32 25"   --->   Operation 2667 'partselect' 'mult_V_3291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (1.94ns)   --->   "%r_V_3151 = mul i26 %sext_ln70_723, i26 67108440"   --->   Operation 2668 'mul' 'r_V_3151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_3292 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3151, i32 10, i32 25"   --->   Operation 2669 'partselect' 'mult_V_3292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (1.94ns)   --->   "%mul_ln1270_73 = mul i26 %sext_ln70_723, i26 67107973"   --->   Operation 2670 'mul' 'mul_ln1270_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%mult_V_3293 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_73, i32 10, i32 25"   --->   Operation 2671 'partselect' 'mult_V_3293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (1.94ns)   --->   "%r_V_3152 = mul i26 %sext_ln70_723, i26 424"   --->   Operation 2672 'mul' 'r_V_3152' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%mult_V_3294 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3152, i32 10, i32 25"   --->   Operation 2673 'partselect' 'mult_V_3294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%mult_V_3295 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read306, i32 234, i32 239"   --->   Operation 2674 'partselect' 'mult_V_3295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i6 %mult_V_3295" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2675 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (1.94ns)   --->   "%r_V_3153 = mul i26 %sext_ln70_723, i26 438"   --->   Operation 2676 'mul' 'r_V_3153' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%mult_V_3296 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3153, i32 10, i32 25"   --->   Operation 2677 'partselect' 'mult_V_3296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 224, i32 239"   --->   Operation 2678 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%shl_ln1273_616 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0"   --->   Operation 2679 'bitconcatenate' 'shl_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1273_905 = sext i24 %shl_ln1273_616"   --->   Operation 2680 'sext' 'sext_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%shl_ln1273_617 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_36, i3 0"   --->   Operation 2681 'bitconcatenate' 'shl_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln1273_906 = sext i19 %shl_ln1273_617"   --->   Operation 2682 'sext' 'sext_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.83ns)   --->   "%r_V_3154 = sub i25 %sext_ln1273_905, i25 %sext_ln1273_906"   --->   Operation 2683 'sub' 'r_V_3154' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%mult_V_3297 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3154, i32 10, i32 24"   --->   Operation 2684 'partselect' 'mult_V_3297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln818_1677 = sext i15 %mult_V_3297"   --->   Operation 2685 'sext' 'sext_ln818_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%shl_ln1273_618 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_36, i2 0"   --->   Operation 2686 'bitconcatenate' 'shl_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1273_907 = sext i18 %shl_ln1273_618"   --->   Operation 2687 'sext' 'sext_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.79ns)   --->   "%r_V_3155 = add i19 %sext_ln1273_907, i19 %sext_ln70_721"   --->   Operation 2688 'add' 'r_V_3155' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%mult_V_3298 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_3155, i32 10, i32 18"   --->   Operation 2689 'partselect' 'mult_V_3298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln17_1135 = sext i9 %mult_V_3298" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2690 'sext' 'sext_ln17_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (1.94ns)   --->   "%r_V_3156 = mul i24 %sext_ln70_722, i24 101"   --->   Operation 2691 'mul' 'r_V_3156' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%mult_V_3299 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3156, i32 10, i32 23"   --->   Operation 2692 'partselect' 'mult_V_3299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln818_1678 = sext i14 %mult_V_3299"   --->   Operation 2693 'sext' 'sext_ln818_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (1.94ns)   --->   "%r_V_3157 = mul i22 %sext_ln70_720, i22 23"   --->   Operation 2694 'mul' 'r_V_3157' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%mult_V_3300 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3157, i32 10, i32 21"   --->   Operation 2695 'partselect' 'mult_V_3300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln17_1136 = sext i12 %mult_V_3300" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2696 'sext' 'sext_ln17_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (1.94ns)   --->   "%mul_ln1270_74 = mul i26 %sext_ln70_723, i26 733"   --->   Operation 2697 'mul' 'mul_ln1270_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%mult_V_3301 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_74, i32 10, i32 25"   --->   Operation 2698 'partselect' 'mult_V_3301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (1.94ns)   --->   "%mul_ln1270_75 = mul i26 %sext_ln70_723, i26 630"   --->   Operation 2699 'mul' 'mul_ln1270_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%mult_V_3302 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_75, i32 10, i32 25"   --->   Operation 2700 'partselect' 'mult_V_3302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (1.94ns)   --->   "%r_V_3158 = mul i26 %sext_ln70_723, i26 359"   --->   Operation 2701 'mul' 'r_V_3158' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%mult_V_3303 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3158, i32 10, i32 25"   --->   Operation 2702 'partselect' 'mult_V_3303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (1.94ns)   --->   "%mul_ln1270_76 = mul i26 %sext_ln70_723, i26 67108271"   --->   Operation 2703 'mul' 'mul_ln1270_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_3304 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_76, i32 10, i32 25"   --->   Operation 2704 'partselect' 'mult_V_3304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (1.94ns)   --->   "%r_V_3159 = mul i26 %sext_ln70_723, i26 67108574"   --->   Operation 2705 'mul' 'r_V_3159' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%mult_V_3305 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3159, i32 10, i32 25"   --->   Operation 2706 'partselect' 'mult_V_3305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (1.94ns)   --->   "%mul_ln1270_77 = mul i26 %sext_ln70_723, i26 67108268"   --->   Operation 2707 'mul' 'mul_ln1270_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%mult_V_3306 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_77, i32 10, i32 25"   --->   Operation 2708 'partselect' 'mult_V_3306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (1.94ns)   --->   "%mul_ln1270_78 = mul i26 %sext_ln70_723, i26 580"   --->   Operation 2709 'mul' 'mul_ln1270_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%mult_V_3307 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_78, i32 10, i32 25"   --->   Operation 2710 'partselect' 'mult_V_3307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (1.94ns)   --->   "%mul_ln1270_79 = mul i26 %sext_ln70_723, i26 1039"   --->   Operation 2711 'mul' 'mul_ln1270_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_3308 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_79, i32 10, i32 25"   --->   Operation 2712 'partselect' 'mult_V_3308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (1.94ns)   --->   "%r_V_3160 = mul i26 %sext_ln70_723, i26 67108537"   --->   Operation 2713 'mul' 'r_V_3160' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%mult_V_3309 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3160, i32 10, i32 25"   --->   Operation 2714 'partselect' 'mult_V_3309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%shl_ln1273_619 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_36, i7 0"   --->   Operation 2715 'bitconcatenate' 'shl_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln1273_908 = sext i23 %shl_ln1273_619"   --->   Operation 2716 'sext' 'sext_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln1273_909 = sext i23 %shl_ln1273_619"   --->   Operation 2717 'sext' 'sext_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%shl_ln1273_620 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_36, i5 0"   --->   Operation 2718 'bitconcatenate' 'shl_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln1273_910 = sext i21 %shl_ln1273_620"   --->   Operation 2719 'sext' 'sext_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln1273_911 = sext i21 %shl_ln1273_620"   --->   Operation 2720 'sext' 'sext_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.82ns)   --->   "%r_V_3161 = add i24 %sext_ln1273_909, i24 %sext_ln1273_911"   --->   Operation 2721 'add' 'r_V_3161' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%mult_V_3310 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3161, i32 10, i32 23"   --->   Operation 2722 'partselect' 'mult_V_3310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln818_1679 = sext i14 %mult_V_3310"   --->   Operation 2723 'sext' 'sext_ln818_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (1.94ns)   --->   "%r_V_3162 = mul i25 %sext_ln70_718, i25 33554182"   --->   Operation 2724 'mul' 'r_V_3162' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%mult_V_3311 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3162, i32 10, i32 24"   --->   Operation 2725 'partselect' 'mult_V_3311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln818_1680 = sext i15 %mult_V_3311"   --->   Operation 2726 'sext' 'sext_ln818_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.83ns)   --->   "%r_V_3163 = add i25 %sext_ln1273_905, i25 %sext_ln1273_906"   --->   Operation 2727 'add' 'r_V_3163' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%mult_V_3312 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3163, i32 10, i32 24"   --->   Operation 2728 'partselect' 'mult_V_3312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln818_1681 = sext i15 %mult_V_3312"   --->   Operation 2729 'sext' 'sext_ln818_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln1273_621 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_36, i6 0"   --->   Operation 2730 'bitconcatenate' 'shl_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln1273_912 = sext i22 %shl_ln1273_621"   --->   Operation 2731 'sext' 'sext_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_791 = sub i23 0, i23 %sext_ln1273_912"   --->   Operation 2732 'sub' 'sub_ln1273_791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2733 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3164 = sub i23 %sub_ln1273_791, i23 %sext_ln70_719"   --->   Operation 2733 'sub' 'r_V_3164' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%mult_V_3313 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3164, i32 10, i32 22"   --->   Operation 2734 'partselect' 'mult_V_3313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln818_1682 = sext i13 %mult_V_3313"   --->   Operation 2735 'sext' 'sext_ln818_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (1.94ns)   --->   "%r_V_3165 = mul i26 %sext_ln70_723, i26 67108559"   --->   Operation 2736 'mul' 'r_V_3165' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%mult_V_3314 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3165, i32 10, i32 25"   --->   Operation 2737 'partselect' 'mult_V_3314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%shl_ln1273_622 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_36, i10 0"   --->   Operation 2738 'bitconcatenate' 'shl_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.84ns)   --->   "%r_V_3166 = sub i26 %sext_ln1273_908, i26 %shl_ln1273_622"   --->   Operation 2739 'sub' 'r_V_3166' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%mult_V_3315 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3166, i32 10, i32 25"   --->   Operation 2740 'partselect' 'mult_V_3315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (1.94ns)   --->   "%r_V_3167 = mul i25 %sext_ln70_718, i25 33554276"   --->   Operation 2741 'mul' 'r_V_3167' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%mult_V_3316 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3167, i32 10, i32 24"   --->   Operation 2742 'partselect' 'mult_V_3316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln818_1683 = sext i15 %mult_V_3316"   --->   Operation 2743 'sext' 'sext_ln818_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (1.94ns)   --->   "%r_V_3168 = mul i25 %sext_ln70_718, i25 176"   --->   Operation 2744 'mul' 'r_V_3168' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%mult_V_3317 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3168, i32 10, i32 24"   --->   Operation 2745 'partselect' 'mult_V_3317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln818_1684 = sext i15 %mult_V_3317"   --->   Operation 2746 'sext' 'sext_ln818_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (1.94ns)   --->   "%r_V_3169 = mul i25 %sext_ln70_718, i25 33554206"   --->   Operation 2747 'mul' 'r_V_3169' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%mult_V_3318 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3169, i32 10, i32 24"   --->   Operation 2748 'partselect' 'mult_V_3318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln818_1685 = sext i15 %mult_V_3318"   --->   Operation 2749 'sext' 'sext_ln818_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%shl_ln1273_623 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_36, i9 0"   --->   Operation 2750 'bitconcatenate' 'shl_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln1273_913 = sext i25 %shl_ln1273_623"   --->   Operation 2751 'sext' 'sext_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.83ns)   --->   "%r_V_3170 = sub i26 %sext_ln1273_910, i26 %sext_ln1273_913"   --->   Operation 2752 'sub' 'r_V_3170' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%mult_V_3319 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3170, i32 10, i32 25"   --->   Operation 2753 'partselect' 'mult_V_3319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (1.94ns)   --->   "%mul_ln1270_80 = mul i26 %sext_ln70_723, i26 715"   --->   Operation 2754 'mul' 'mul_ln1270_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%mult_V_3320 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_80, i32 10, i32 25"   --->   Operation 2755 'partselect' 'mult_V_3320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_795 = sub i25 0, i25 %sext_ln1273_905"   --->   Operation 2756 'sub' 'sub_ln1273_795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2757 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3171 = sub i25 %sub_ln1273_795, i25 %sext_ln1273_906"   --->   Operation 2757 'sub' 'r_V_3171' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%mult_V_3321 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3171, i32 10, i32 24"   --->   Operation 2758 'partselect' 'mult_V_3321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln818_1686 = sext i15 %mult_V_3321"   --->   Operation 2759 'sext' 'sext_ln818_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (1.94ns)   --->   "%r_V_3172 = mul i26 %sext_ln70_723, i26 67108494"   --->   Operation 2760 'mul' 'r_V_3172' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%mult_V_3322 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3172, i32 10, i32 25"   --->   Operation 2761 'partselect' 'mult_V_3322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (1.94ns)   --->   "%mul_ln1270_81 = mul i26 %sext_ln70_723, i26 67108241"   --->   Operation 2762 'mul' 'mul_ln1270_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_3323 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_81, i32 10, i32 25"   --->   Operation 2763 'partselect' 'mult_V_3323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (1.94ns)   --->   "%r_V_3173 = mul i25 %sext_ln70_718, i25 219"   --->   Operation 2764 'mul' 'r_V_3173' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%mult_V_3324 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3173, i32 10, i32 24"   --->   Operation 2765 'partselect' 'mult_V_3324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln818_1687 = sext i15 %mult_V_3324"   --->   Operation 2766 'sext' 'sext_ln818_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (1.94ns)   --->   "%mul_ln1270_82 = mul i26 %sext_ln70_723, i26 67108138"   --->   Operation 2767 'mul' 'mul_ln1270_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%mult_V_3325 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_82, i32 10, i32 25"   --->   Operation 2768 'partselect' 'mult_V_3325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (1.94ns)   --->   "%r_V_3174 = mul i23 %sext_ln70_719, i23 8388569"   --->   Operation 2769 'mul' 'r_V_3174' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%mult_V_3326 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3174, i32 10, i32 22"   --->   Operation 2770 'partselect' 'mult_V_3326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln818_1688 = sext i13 %mult_V_3326"   --->   Operation 2771 'sext' 'sext_ln818_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (1.94ns)   --->   "%r_V_3175 = mul i25 %sext_ln70_718, i25 237"   --->   Operation 2772 'mul' 'r_V_3175' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%mult_V_3327 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3175, i32 10, i32 24"   --->   Operation 2773 'partselect' 'mult_V_3327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln818_1689 = sext i15 %mult_V_3327"   --->   Operation 2774 'sext' 'sext_ln818_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (1.94ns)   --->   "%mul_ln1270_83 = mul i26 %sext_ln70_723, i26 777"   --->   Operation 2775 'mul' 'mul_ln1270_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%mult_V_3328 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_83, i32 10, i32 25"   --->   Operation 2776 'partselect' 'mult_V_3328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (1.94ns)   --->   "%r_V_3176 = mul i26 %sext_ln70_723, i26 502"   --->   Operation 2777 'mul' 'r_V_3176' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%mult_V_3329 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3176, i32 10, i32 25"   --->   Operation 2778 'partselect' 'mult_V_3329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%shl_ln1273_624 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_36, i1 0"   --->   Operation 2779 'bitconcatenate' 'shl_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln1273_914 = sext i17 %shl_ln1273_624"   --->   Operation 2780 'sext' 'sext_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.79ns)   --->   "%r_V_3177 = sub i18 0, i18 %sext_ln1273_914"   --->   Operation 2781 'sub' 'r_V_3177' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%mult_V_3330 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_3177, i32 10, i32 17"   --->   Operation 2782 'partselect' 'mult_V_3330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln17_1137 = sext i8 %mult_V_3330" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2783 'sext' 'sext_ln17_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (1.94ns)   --->   "%r_V_3178 = mul i25 %sext_ln70_718, i25 181"   --->   Operation 2784 'mul' 'r_V_3178' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%mult_V_3331 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3178, i32 10, i32 24"   --->   Operation 2785 'partselect' 'mult_V_3331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln818_1690 = sext i15 %mult_V_3331"   --->   Operation 2786 'sext' 'sext_ln818_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (1.94ns)   --->   "%r_V_3179 = mul i26 %sext_ln70_723, i26 67108525"   --->   Operation 2787 'mul' 'r_V_3179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%mult_V_3332 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3179, i32 10, i32 25"   --->   Operation 2788 'partselect' 'mult_V_3332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (1.94ns)   --->   "%mul_ln1270_84 = mul i26 %sext_ln70_723, i26 67107604"   --->   Operation 2789 'mul' 'mul_ln1270_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_3333 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_84, i32 10, i32 25"   --->   Operation 2790 'partselect' 'mult_V_3333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.82ns)   --->   "%r_V_3180 = add i23 %sext_ln1273_912, i23 %sext_ln70_719"   --->   Operation 2791 'add' 'r_V_3180' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%mult_V_3334 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3180, i32 10, i32 22"   --->   Operation 2792 'partselect' 'mult_V_3334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln818_1691 = sext i13 %mult_V_3334"   --->   Operation 2793 'sext' 'sext_ln818_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (1.94ns)   --->   "%mul_ln1270_85 = mul i26 %sext_ln70_723, i26 67108287"   --->   Operation 2794 'mul' 'mul_ln1270_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%mult_V_3335 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_85, i32 10, i32 25"   --->   Operation 2795 'partselect' 'mult_V_3335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (1.94ns)   --->   "%r_V_3181 = mul i25 %sext_ln70_718, i25 135"   --->   Operation 2796 'mul' 'r_V_3181' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%mult_V_3336 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3181, i32 10, i32 24"   --->   Operation 2797 'partselect' 'mult_V_3336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln818_1692 = sext i15 %mult_V_3336"   --->   Operation 2798 'sext' 'sext_ln818_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (1.94ns)   --->   "%mul_ln1270_86 = mul i26 %sext_ln70_723, i26 919"   --->   Operation 2799 'mul' 'mul_ln1270_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%mult_V_3337 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_86, i32 10, i32 25"   --->   Operation 2800 'partselect' 'mult_V_3337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (1.94ns)   --->   "%r_V_3182 = mul i24 %sext_ln70_722, i24 16777103"   --->   Operation 2801 'mul' 'r_V_3182' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%mult_V_3338 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3182, i32 10, i32 23"   --->   Operation 2802 'partselect' 'mult_V_3338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln818_1693 = sext i14 %mult_V_3338"   --->   Operation 2803 'sext' 'sext_ln818_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (1.94ns)   --->   "%mul_ln1270_87 = mul i26 %sext_ln70_723, i26 67108337"   --->   Operation 2804 'mul' 'mul_ln1270_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%mult_V_3339 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_87, i32 10, i32 25"   --->   Operation 2805 'partselect' 'mult_V_3339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (1.94ns)   --->   "%mul_ln1270_88 = mul i26 %sext_ln70_723, i26 67108242"   --->   Operation 2806 'mul' 'mul_ln1270_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_3340 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_88, i32 10, i32 25"   --->   Operation 2807 'partselect' 'mult_V_3340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (1.94ns)   --->   "%r_V_3183 = mul i22 %sext_ln70_720, i22 4194275"   --->   Operation 2808 'mul' 'r_V_3183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%mult_V_3341 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3183, i32 10, i32 21"   --->   Operation 2809 'partselect' 'mult_V_3341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln818_1694 = sext i12 %mult_V_3341"   --->   Operation 2810 'sext' 'sext_ln818_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (1.94ns)   --->   "%r_V_3184 = mul i22 %sext_ln70_720, i22 4194277"   --->   Operation 2811 'mul' 'r_V_3184' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%mult_V_3342 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3184, i32 10, i32 21"   --->   Operation 2812 'partselect' 'mult_V_3342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln17_1138 = sext i12 %mult_V_3342" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2813 'sext' 'sext_ln17_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (1.94ns)   --->   "%r_V_3185 = mul i23 %sext_ln70_719, i23 57"   --->   Operation 2814 'mul' 'r_V_3185' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%mult_V_3343 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3185, i32 10, i32 22"   --->   Operation 2815 'partselect' 'mult_V_3343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln17_1139 = sext i13 %mult_V_3343" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2816 'sext' 'sext_ln17_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%a_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 240, i32 255"   --->   Operation 2817 'partselect' 'a_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln70_724 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2818 'sext' 'sext_ln70_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln70_725 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2819 'sext' 'sext_ln70_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln70_726 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2820 'sext' 'sext_ln70_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln70_727 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2821 'sext' 'sext_ln70_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln70_728 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2822 'sext' 'sext_ln70_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln70_729 = sext i16 %a_V_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2823 'sext' 'sext_ln70_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read306, i32 240, i32 255"   --->   Operation 2824 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%shl_ln1273_625 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_37, i7 0"   --->   Operation 2825 'bitconcatenate' 'shl_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln1273_915 = sext i23 %shl_ln1273_625"   --->   Operation 2826 'sext' 'sext_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln1273_916 = sext i23 %shl_ln1273_625"   --->   Operation 2827 'sext' 'sext_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_798 = sub i24 0, i24 %sext_ln1273_916"   --->   Operation 2828 'sub' 'sub_ln1273_798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln1273_626 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_37, i2 0"   --->   Operation 2829 'bitconcatenate' 'shl_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln1273_917 = sext i18 %shl_ln1273_626"   --->   Operation 2830 'sext' 'sext_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1273_918 = sext i18 %shl_ln1273_626"   --->   Operation 2831 'sext' 'sext_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3187 = sub i24 %sub_ln1273_798, i24 %sext_ln1273_918"   --->   Operation 2832 'sub' 'r_V_3187' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%mult_V_3344 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3187, i32 10, i32 23"   --->   Operation 2833 'partselect' 'mult_V_3344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln17_1140 = sext i14 %mult_V_3344" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2834 'sext' 'sext_ln17_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (1.94ns)   --->   "%r_V_3188 = mul i22 %sext_ln70_728, i22 21"   --->   Operation 2835 'mul' 'r_V_3188' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%mult_V_3345 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3188, i32 10, i32 21"   --->   Operation 2836 'partselect' 'mult_V_3345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln17_1141 = sext i12 %mult_V_3345" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2837 'sext' 'sext_ln17_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (1.94ns)   --->   "%r_V_3189 = mul i25 %sext_ln70_727, i25 33554266"   --->   Operation 2838 'mul' 'r_V_3189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%mult_V_3346 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3189, i32 10, i32 24"   --->   Operation 2839 'partselect' 'mult_V_3346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln818_1695 = sext i15 %mult_V_3346"   --->   Operation 2840 'sext' 'sext_ln818_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (1.94ns)   --->   "%r_V_3190 = mul i21 %sext_ln70_726, i21 13"   --->   Operation 2841 'mul' 'r_V_3190' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%mult_V_3347 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3190, i32 10, i32 20"   --->   Operation 2842 'partselect' 'mult_V_3347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln17_1142 = sext i11 %mult_V_3347" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2843 'sext' 'sext_ln17_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%shl_ln1273_627 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_37, i3 0"   --->   Operation 2844 'bitconcatenate' 'shl_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln1273_919 = sext i19 %shl_ln1273_627"   --->   Operation 2845 'sext' 'sext_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln1273_920 = sext i19 %shl_ln1273_627"   --->   Operation 2846 'sext' 'sext_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%shl_ln1273_628 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_37, i1 0"   --->   Operation 2847 'bitconcatenate' 'shl_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln1273_921 = sext i17 %shl_ln1273_628"   --->   Operation 2848 'sext' 'sext_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln1273_922 = sext i17 %shl_ln1273_628"   --->   Operation 2849 'sext' 'sext_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.80ns)   --->   "%r_V_3191 = add i20 %sext_ln1273_920, i20 %sext_ln1273_922"   --->   Operation 2850 'add' 'r_V_3191' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%mult_V_3348 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3191, i32 10, i32 19"   --->   Operation 2851 'partselect' 'mult_V_3348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln17_1143 = sext i10 %mult_V_3348" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2852 'sext' 'sext_ln17_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (1.94ns)   --->   "%r_V_3192 = mul i26 %sext_ln70_725, i26 337"   --->   Operation 2853 'mul' 'r_V_3192' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%mult_V_3349 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3192, i32 10, i32 25"   --->   Operation 2854 'partselect' 'mult_V_3349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (1.94ns)   --->   "%r_V_3193 = mul i25 %sext_ln70_727, i25 33554212"   --->   Operation 2855 'mul' 'r_V_3193' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%mult_V_3350 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3193, i32 10, i32 24"   --->   Operation 2856 'partselect' 'mult_V_3350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln818_1696 = sext i15 %mult_V_3350"   --->   Operation 2857 'sext' 'sext_ln818_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%shl_ln1273_629 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_37, i9 0"   --->   Operation 2858 'bitconcatenate' 'shl_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln1273_923 = sext i25 %shl_ln1273_629"   --->   Operation 2859 'sext' 'sext_ln1273_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.83ns)   --->   "%r_V_3194 = sub i26 %sext_ln1273_915, i26 %sext_ln1273_923"   --->   Operation 2860 'sub' 'r_V_3194' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%mult_V_3351 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3194, i32 10, i32 25"   --->   Operation 2861 'partselect' 'mult_V_3351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (1.94ns)   --->   "%r_V_3195 = mul i26 %sext_ln70_725, i26 67108543"   --->   Operation 2862 'mul' 'r_V_3195' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%mult_V_3352 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3195, i32 10, i32 25"   --->   Operation 2863 'partselect' 'mult_V_3352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (1.94ns)   --->   "%r_V_3196 = mul i24 %sext_ln70_724, i24 16777123"   --->   Operation 2864 'mul' 'r_V_3196' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%mult_V_3353 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3196, i32 10, i32 23"   --->   Operation 2865 'partselect' 'mult_V_3353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln17_1144 = sext i14 %mult_V_3353" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2866 'sext' 'sext_ln17_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (1.94ns)   --->   "%r_V_3197 = mul i26 %sext_ln70_725, i26 67108553"   --->   Operation 2867 'mul' 'r_V_3197' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%mult_V_3354 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3197, i32 10, i32 25"   --->   Operation 2868 'partselect' 'mult_V_3354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (1.94ns)   --->   "%r_V_3198 = mul i24 %sext_ln70_724, i24 107"   --->   Operation 2869 'mul' 'r_V_3198' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%mult_V_3355 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3198, i32 10, i32 23"   --->   Operation 2870 'partselect' 'mult_V_3355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln17_1145 = sext i14 %mult_V_3355" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2871 'sext' 'sext_ln17_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (1.94ns)   --->   "%r_V_3199 = mul i24 %sext_ln70_724, i24 16777095"   --->   Operation 2872 'mul' 'r_V_3199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%mult_V_3356 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3199, i32 10, i32 23"   --->   Operation 2873 'partselect' 'mult_V_3356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln17_1146 = sext i14 %mult_V_3356" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2874 'sext' 'sext_ln17_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (1.94ns)   --->   "%r_V_3200 = mul i26 %sext_ln70_725, i26 67108568"   --->   Operation 2875 'mul' 'r_V_3200' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_3357 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3200, i32 10, i32 25"   --->   Operation 2876 'partselect' 'mult_V_3357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%mult_V_3358 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read306, i32 249, i32 255"   --->   Operation 2877 'partselect' 'mult_V_3358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i7 %mult_V_3358" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2878 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i7 %mult_V_3358" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2879 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (1.94ns)   --->   "%r_V_3201 = mul i25 %sext_ln70_727, i25 218"   --->   Operation 2880 'mul' 'r_V_3201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%mult_V_3359 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3201, i32 10, i32 24"   --->   Operation 2881 'partselect' 'mult_V_3359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln818_1697 = sext i15 %mult_V_3359"   --->   Operation 2882 'sext' 'sext_ln818_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (1.94ns)   --->   "%r_V_3202 = mul i23 %sext_ln70_729, i23 47"   --->   Operation 2883 'mul' 'r_V_3202' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%mult_V_3360 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3202, i32 10, i32 22"   --->   Operation 2884 'partselect' 'mult_V_3360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln17_1147 = sext i13 %mult_V_3360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2885 'sext' 'sext_ln17_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%shl_ln1273_630 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0"   --->   Operation 2886 'bitconcatenate' 'shl_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln1273_924 = sext i24 %shl_ln1273_630"   --->   Operation 2887 'sext' 'sext_ln1273_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.83ns)   --->   "%r_V_3203 = sub i25 %sext_ln1273_924, i25 %sext_ln1273_921"   --->   Operation 2888 'sub' 'r_V_3203' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%mult_V_3361 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3203, i32 10, i32 24"   --->   Operation 2889 'partselect' 'mult_V_3361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln818_1698 = sext i15 %mult_V_3361"   --->   Operation 2890 'sext' 'sext_ln818_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (1.94ns)   --->   "%r_V_3204 = mul i25 %sext_ln70_727, i25 33554293"   --->   Operation 2891 'mul' 'r_V_3204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%mult_V_3362 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3204, i32 10, i32 24"   --->   Operation 2892 'partselect' 'mult_V_3362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln818_1699 = sext i15 %mult_V_3362"   --->   Operation 2893 'sext' 'sext_ln818_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%shl_ln1273_631 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_37, i5 0"   --->   Operation 2894 'bitconcatenate' 'shl_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln1273_925 = sext i21 %shl_ln1273_631"   --->   Operation 2895 'sext' 'sext_ln1273_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_802 = sub i22 0, i22 %sext_ln1273_925"   --->   Operation 2896 'sub' 'sub_ln1273_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2897 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3205 = sub i22 %sub_ln1273_802, i22 %sext_ln70_728"   --->   Operation 2897 'sub' 'r_V_3205' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%mult_V_3363 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3205, i32 10, i32 21"   --->   Operation 2898 'partselect' 'mult_V_3363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln17_1148 = sext i12 %mult_V_3363" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2899 'sext' 'sext_ln17_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (1.94ns)   --->   "%r_V_3206 = mul i26 %sext_ln70_725, i26 468"   --->   Operation 2900 'mul' 'r_V_3206' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%mult_V_3364 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3206, i32 10, i32 25"   --->   Operation 2901 'partselect' 'mult_V_3364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (1.94ns)   --->   "%r_V_3207 = mul i23 %sext_ln70_729, i23 59"   --->   Operation 2902 'mul' 'r_V_3207' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%mult_V_3365 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3207, i32 10, i32 22"   --->   Operation 2903 'partselect' 'mult_V_3365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln17_1149 = sext i13 %mult_V_3365" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2904 'sext' 'sext_ln17_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (1.94ns)   --->   "%r_V_3208 = mul i25 %sext_ln70_727, i25 205"   --->   Operation 2905 'mul' 'r_V_3208' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%mult_V_3366 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3208, i32 10, i32 24"   --->   Operation 2906 'partselect' 'mult_V_3366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln818_1700 = sext i15 %mult_V_3366"   --->   Operation 2907 'sext' 'sext_ln818_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (1.94ns)   --->   "%r_V_3209 = mul i25 %sext_ln70_727, i25 241"   --->   Operation 2908 'mul' 'r_V_3209' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%mult_V_3367 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3209, i32 10, i32 24"   --->   Operation 2909 'partselect' 'mult_V_3367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln818_1701 = sext i15 %mult_V_3367"   --->   Operation 2910 'sext' 'sext_ln818_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (1.94ns)   --->   "%r_V_3210 = mul i26 %sext_ln70_725, i26 363"   --->   Operation 2911 'mul' 'r_V_3210' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%mult_V_3368 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3210, i32 10, i32 25"   --->   Operation 2912 'partselect' 'mult_V_3368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (1.94ns)   --->   "%r_V_3211 = mul i25 %sext_ln70_727, i25 182"   --->   Operation 2913 'mul' 'r_V_3211' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%mult_V_3369 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3211, i32 10, i32 24"   --->   Operation 2914 'partselect' 'mult_V_3369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln818_1702 = sext i15 %mult_V_3369"   --->   Operation 2915 'sext' 'sext_ln818_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (1.94ns)   --->   "%r_V_3212 = mul i26 %sext_ln70_725, i26 310"   --->   Operation 2916 'mul' 'r_V_3212' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%mult_V_3370 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3212, i32 10, i32 25"   --->   Operation 2917 'partselect' 'mult_V_3370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (1.94ns)   --->   "%r_V_3213 = mul i26 %sext_ln70_725, i26 67108483"   --->   Operation 2918 'mul' 'r_V_3213' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%mult_V_3371 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3213, i32 10, i32 25"   --->   Operation 2919 'partselect' 'mult_V_3371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (1.94ns)   --->   "%r_V_3214 = mul i23 %sext_ln70_729, i23 35"   --->   Operation 2920 'mul' 'r_V_3214' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%mult_V_3372 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3214, i32 10, i32 22"   --->   Operation 2921 'partselect' 'mult_V_3372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln17_1150 = sext i13 %mult_V_3372" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2922 'sext' 'sext_ln17_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (1.94ns)   --->   "%r_V_3215 = mul i22 %sext_ln70_728, i22 4194275"   --->   Operation 2923 'mul' 'r_V_3215' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%mult_V_3373 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3215, i32 10, i32 21"   --->   Operation 2924 'partselect' 'mult_V_3373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln17_1151 = sext i12 %mult_V_3373" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2925 'sext' 'sext_ln17_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (1.94ns)   --->   "%r_V_3216 = mul i26 %sext_ln70_725, i26 67108387"   --->   Operation 2926 'mul' 'r_V_3216' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%mult_V_3374 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3216, i32 10, i32 25"   --->   Operation 2927 'partselect' 'mult_V_3374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (1.94ns)   --->   "%r_V_3217 = mul i25 %sext_ln70_727, i25 33554281"   --->   Operation 2928 'mul' 'r_V_3217' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_3375 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3217, i32 10, i32 24"   --->   Operation 2929 'partselect' 'mult_V_3375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln818_1703 = sext i15 %mult_V_3375"   --->   Operation 2930 'sext' 'sext_ln818_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (1.94ns)   --->   "%r_V_3218 = mul i26 %sext_ln70_725, i26 274"   --->   Operation 2931 'mul' 'r_V_3218' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%mult_V_3376 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3218, i32 10, i32 25"   --->   Operation 2932 'partselect' 'mult_V_3376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (1.94ns)   --->   "%mul_ln1270_89 = mul i26 %sext_ln70_725, i26 608"   --->   Operation 2933 'mul' 'mul_ln1270_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%mult_V_3377 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_89, i32 10, i32 25"   --->   Operation 2934 'partselect' 'mult_V_3377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (1.94ns)   --->   "%mul_ln1270_90 = mul i26 %sext_ln70_725, i26 542"   --->   Operation 2935 'mul' 'mul_ln1270_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%mult_V_3378 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_90, i32 10, i32 25"   --->   Operation 2936 'partselect' 'mult_V_3378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (1.94ns)   --->   "%r_V_3219 = mul i23 %sext_ln70_729, i23 8388547"   --->   Operation 2937 'mul' 'r_V_3219' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%mult_V_3379 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3219, i32 10, i32 22"   --->   Operation 2938 'partselect' 'mult_V_3379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln17_1152 = sext i13 %mult_V_3379" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2939 'sext' 'sext_ln17_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (1.94ns)   --->   "%r_V_3220 = mul i23 %sext_ln70_729, i23 8388557"   --->   Operation 2940 'mul' 'r_V_3220' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%mult_V_3380 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3220, i32 10, i32 22"   --->   Operation 2941 'partselect' 'mult_V_3380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln17_1153 = sext i13 %mult_V_3380" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2942 'sext' 'sext_ln17_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (1.94ns)   --->   "%r_V_3221 = mul i24 %sext_ln70_724, i24 119"   --->   Operation 2943 'mul' 'r_V_3221' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%mult_V_3381 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3221, i32 10, i32 23"   --->   Operation 2944 'partselect' 'mult_V_3381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln17_1154 = sext i14 %mult_V_3381" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2945 'sext' 'sext_ln17_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln1273_632 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_37, i6 0"   --->   Operation 2946 'bitconcatenate' 'shl_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln1273_926 = sext i22 %shl_ln1273_632"   --->   Operation 2947 'sext' 'sext_ln1273_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.82ns)   --->   "%r_V_3222 = add i23 %sext_ln1273_926, i23 %sext_ln1273_919"   --->   Operation 2948 'add' 'r_V_3222' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%mult_V_3382 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3222, i32 10, i32 22"   --->   Operation 2949 'partselect' 'mult_V_3382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln17_1155 = sext i13 %mult_V_3382" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2950 'sext' 'sext_ln17_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (1.94ns)   --->   "%r_V_3223 = mul i25 %sext_ln70_727, i25 213"   --->   Operation 2951 'mul' 'r_V_3223' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%mult_V_3383 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3223, i32 10, i32 24"   --->   Operation 2952 'partselect' 'mult_V_3383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln818_1704 = sext i15 %mult_V_3383"   --->   Operation 2953 'sext' 'sext_ln818_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (1.94ns)   --->   "%r_V_3224 = mul i26 %sext_ln70_725, i26 330"   --->   Operation 2954 'mul' 'r_V_3224' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%mult_V_3384 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3224, i32 10, i32 25"   --->   Operation 2955 'partselect' 'mult_V_3384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (1.94ns)   --->   "%r_V_3225 = mul i25 %sext_ln70_727, i25 33554216"   --->   Operation 2956 'mul' 'r_V_3225' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%mult_V_3385 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3225, i32 10, i32 24"   --->   Operation 2957 'partselect' 'mult_V_3385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln818_1705 = sext i15 %mult_V_3385"   --->   Operation 2958 'sext' 'sext_ln818_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (1.94ns)   --->   "%r_V_3226 = mul i25 %sext_ln70_727, i25 33554221"   --->   Operation 2959 'mul' 'r_V_3226' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%mult_V_3386 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3226, i32 10, i32 24"   --->   Operation 2960 'partselect' 'mult_V_3386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln818_1706 = sext i15 %mult_V_3386"   --->   Operation 2961 'sext' 'sext_ln818_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (1.94ns)   --->   "%r_V_3227 = mul i26 %sext_ln70_725, i26 67108542"   --->   Operation 2962 'mul' 'r_V_3227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%mult_V_3387 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3227, i32 10, i32 25"   --->   Operation 2963 'partselect' 'mult_V_3387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (1.94ns)   --->   "%r_V_3228 = mul i26 %sext_ln70_725, i26 67108440"   --->   Operation 2964 'mul' 'r_V_3228' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%mult_V_3388 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3228, i32 10, i32 25"   --->   Operation 2965 'partselect' 'mult_V_3388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (1.94ns)   --->   "%r_V_3229 = mul i26 %sext_ln70_725, i26 312"   --->   Operation 2966 'mul' 'r_V_3229' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_3389 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3229, i32 10, i32 25"   --->   Operation 2967 'partselect' 'mult_V_3389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (1.94ns)   --->   "%r_V_3230 = mul i24 %sext_ln70_724, i24 111"   --->   Operation 2968 'mul' 'r_V_3230' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%mult_V_3390 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3230, i32 10, i32 23"   --->   Operation 2969 'partselect' 'mult_V_3390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln818_1707 = sext i14 %mult_V_3390"   --->   Operation 2970 'sext' 'sext_ln818_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (1.94ns)   --->   "%r_V_3231 = mul i25 %sext_ln70_727, i25 33554190"   --->   Operation 2971 'mul' 'r_V_3231' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%mult_V_3391 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3231, i32 10, i32 24"   --->   Operation 2972 'partselect' 'mult_V_3391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln818_1708 = sext i15 %mult_V_3391"   --->   Operation 2973 'sext' 'sext_ln818_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (1.94ns)   --->   "%r_V_3232 = mul i26 %sext_ln70_725, i26 374"   --->   Operation 2974 'mul' 'r_V_3232' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%mult_V_3392 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3232, i32 10, i32 25"   --->   Operation 2975 'partselect' 'mult_V_3392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (1.94ns)   --->   "%r_V_3233 = mul i23 %sext_ln70_729, i23 39"   --->   Operation 2976 'mul' 'r_V_3233' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_3393 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3233, i32 10, i32 22"   --->   Operation 2977 'partselect' 'mult_V_3393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln17_1156 = sext i13 %mult_V_3393" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2978 'sext' 'sext_ln17_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (1.94ns)   --->   "%r_V_3234 = mul i23 %sext_ln70_729, i23 8388561"   --->   Operation 2979 'mul' 'r_V_3234' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%mult_V_3394 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3234, i32 10, i32 22"   --->   Operation 2980 'partselect' 'mult_V_3394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln17_1157 = sext i13 %mult_V_3394" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2981 'sext' 'sext_ln17_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (1.94ns)   --->   "%r_V_3235 = mul i25 %sext_ln70_727, i25 145"   --->   Operation 2982 'mul' 'r_V_3235' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%mult_V_3395 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3235, i32 10, i32 24"   --->   Operation 2983 'partselect' 'mult_V_3395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln818_1709 = sext i15 %mult_V_3395"   --->   Operation 2984 'sext' 'sext_ln818_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (1.94ns)   --->   "%r_V_3236 = mul i25 %sext_ln70_727, i25 234"   --->   Operation 2985 'mul' 'r_V_3236' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%mult_V_3396 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3236, i32 10, i32 24"   --->   Operation 2986 'partselect' 'mult_V_3396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln818_1710 = sext i15 %mult_V_3396"   --->   Operation 2987 'sext' 'sext_ln818_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (1.94ns)   --->   "%r_V_3237 = mul i26 %sext_ln70_725, i26 67108484"   --->   Operation 2988 'mul' 'r_V_3237' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%mult_V_3397 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3237, i32 10, i32 25"   --->   Operation 2989 'partselect' 'mult_V_3397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%shl_ln1273_633 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_37, i4 0"   --->   Operation 2990 'bitconcatenate' 'shl_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln1273_927 = sext i20 %shl_ln1273_633"   --->   Operation 2991 'sext' 'sext_ln1273_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.80ns)   --->   "%r_V_3238 = sub i21 %sext_ln1273_927, i21 %sext_ln1273_917"   --->   Operation 2992 'sub' 'r_V_3238' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%mult_V_3398 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3238, i32 10, i32 20"   --->   Operation 2993 'partselect' 'mult_V_3398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln17_1158 = sext i11 %mult_V_3398" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2994 'sext' 'sext_ln17_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%mult_V_3399 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read306, i32 245, i32 255"   --->   Operation 2995 'partselect' 'mult_V_3399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln17_86 = sext i11 %mult_V_3399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2996 'sext' 'sext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V, i16 %mult_V_2528"   --->   Operation 2997 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2998 [1/1] (0.76ns)   --->   "%add_ln813_2725 = add i15 %sext_ln17_1016, i15 %sext_ln17_1027"   --->   Operation 2998 'add' 'add_ln813_2725' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln813_574 = sext i15 %add_ln813_2725"   --->   Operation 2999 'sext' 'sext_ln813_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2726 = add i16 %sext_ln813_574, i16 %add_ln813"   --->   Operation 3000 'add' 'add_ln813_2726' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2727 = add i16 %sext_ln818_1352, i16 %mult_V_2757"   --->   Operation 3001 'add' 'add_ln813_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3002 [1/1] (0.77ns)   --->   "%add_ln813_2728 = add i16 %sext_ln818_1410, i16 %sext_ln818_1446"   --->   Operation 3002 'add' 'add_ln813_2728' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2729 = add i16 %add_ln813_2728, i16 %add_ln813_2727"   --->   Operation 3003 'add' 'add_ln813_2729' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3004 [1/1] (0.77ns)   --->   "%add_ln813_2731 = add i16 %sext_ln818_1477, i16 %sext_ln818_1517"   --->   Operation 3004 'add' 'add_ln813_2731' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3005 [1/1] (0.77ns)   --->   "%add_ln813_2732 = add i16 %sext_ln818_1551, i16 %sext_ln818_1581"   --->   Operation 3005 'add' 'add_ln813_2732' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2734 = add i16 %sext_ln818_1606, i16 %sext_ln818_1640"   --->   Operation 3006 'add' 'add_ln813_2734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3007 [1/1] (0.78ns)   --->   "%add_ln813_2735 = add i16 %mult_V_3286, i16 203"   --->   Operation 3007 'add' 'add_ln813_2735' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2736 = add i16 %add_ln813_2735, i16 %add_ln813_2734"   --->   Operation 3008 'add' 'add_ln813_2736' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3009 [1/1] (0.78ns)   --->   "%add_ln813_2739 = add i16 %mult_V_2540, i16 %sext_ln818_1337"   --->   Operation 3009 'add' 'add_ln813_2739' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2740 = add i16 %sext_ln818_1454, i16 %mult_V_2945"   --->   Operation 3010 'add' 'add_ln813_2740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3011 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2741 = add i16 %add_ln813_2740, i16 %sext_ln818_1414"   --->   Operation 3011 'add' 'add_ln813_2741' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3012 [1/1] (0.75ns)   --->   "%add_ln813_2743 = add i14 %sext_ln17_1088, i14 %sext_ln17_1101"   --->   Operation 3012 'add' 'add_ln813_2743' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln813_575 = sext i14 %add_ln813_2743"   --->   Operation 3013 'sext' 'sext_ln813_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2744 = add i16 %sext_ln813_575, i16 %mult_V_3006"   --->   Operation 3014 'add' 'add_ln813_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3015 [1/1] (0.71ns)   --->   "%add_ln813_2745 = add i10 %sext_ln17_1135, i10 931"   --->   Operation 3015 'add' 'add_ln813_2745' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln813_576 = sext i10 %add_ln813_2745"   --->   Operation 3016 'sext' 'sext_ln813_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.76ns)   --->   "%add_ln813_2746 = add i15 %sext_ln813_576, i15 %sext_ln17_1116"   --->   Operation 3017 'add' 'add_ln813_2746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln813_577 = sext i15 %add_ln813_2746"   --->   Operation 3018 'sext' 'sext_ln813_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2747 = add i16 %sext_ln813_577, i16 %add_ln813_2744"   --->   Operation 3019 'add' 'add_ln813_2747' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2749 = add i16 %sext_ln818_1256, i16 %mult_V_2552"   --->   Operation 3020 'add' 'add_ln813_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3021 [1/1] (0.77ns)   --->   "%add_ln813_2750 = add i16 %sext_ln818_1317, i16 %sext_ln818_1340"   --->   Operation 3021 'add' 'add_ln813_2750' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3022 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2751 = add i16 %add_ln813_2750, i16 %add_ln813_2749"   --->   Operation 3022 'add' 'add_ln813_2751' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2752 = add i16 %sext_ln818_1362, i16 %mult_V_2780"   --->   Operation 3023 'add' 'add_ln813_2752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3024 [1/1] (0.78ns)   --->   "%add_ln813_2753 = add i16 %sext_ln818_1425, i16 %mult_V_2897"   --->   Operation 3024 'add' 'add_ln813_2753' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2754 = add i16 %add_ln813_2753, i16 %add_ln813_2752"   --->   Operation 3025 'add' 'add_ln813_2754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3026 [1/1] (0.77ns)   --->   "%add_ln813_2756 = add i16 %sext_ln818_1491, i16 %sext_ln818_1531"   --->   Operation 3026 'add' 'add_ln813_2756' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3027 [1/1] (0.78ns)   --->   "%add_ln813_2757 = add i16 %sext_ln818_1560, i16 %mult_V_3140"   --->   Operation 3027 'add' 'add_ln813_2757' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2759 = add i16 %sext_ln818_1618, i16 %sext_ln818_1658"   --->   Operation 3028 'add' 'add_ln813_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3029 [1/1] (0.78ns)   --->   "%add_ln813_2760 = add i16 %mult_V_3309, i16 289"   --->   Operation 3029 'add' 'add_ln813_2760' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3030 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2761 = add i16 %add_ln813_2760, i16 %add_ln813_2759"   --->   Operation 3030 'add' 'add_ln813_2761' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2764 = add i16 %sext_ln818_1292, i16 %sext_ln818_1319"   --->   Operation 3031 'add' 'add_ln813_2764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3032 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2765 = add i16 %add_ln813_2764, i16 %sext_ln818_1258"   --->   Operation 3032 'add' 'add_ln813_2765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3033 [1/1] (0.76ns)   --->   "%add_ln813_2766 = add i15 %sext_ln17_1042, i15 %sext_ln17_1050"   --->   Operation 3033 'add' 'add_ln813_2766' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln813_578 = sext i15 %add_ln813_2766"   --->   Operation 3034 'sext' 'sext_ln813_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2767 = add i16 %mult_V_2845, i16 %sext_ln818_1497"   --->   Operation 3035 'add' 'add_ln813_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3036 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2768 = add i16 %add_ln813_2767, i16 %sext_ln813_578"   --->   Operation 3036 'add' 'add_ln813_2768' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3037 [1/1] (0.74ns)   --->   "%add_ln813_2770 = add i13 %sext_ln17_1092, i13 %sext_ln17_1103"   --->   Operation 3037 'add' 'add_ln813_2770' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln813_579 = sext i13 %add_ln813_2770"   --->   Operation 3038 'sext' 'sext_ln813_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2771 = add i16 %sext_ln813_579, i16 %sext_ln818_1535"   --->   Operation 3039 'add' 'add_ln813_2771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2772 = add i16 %sext_ln818_1662, i16 %mult_V_3314"   --->   Operation 3040 'add' 'add_ln813_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3041 [1/1] (0.70ns)   --->   "%add_ln813_2773 = add i9 %sext_ln17_80, i9 103"   --->   Operation 3041 'add' 'add_ln813_2773' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i9 %add_ln813_2773"   --->   Operation 3042 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2774 = add i16 %sext_ln813, i16 %add_ln813_2772"   --->   Operation 3043 'add' 'add_ln813_2774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3044 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2775 = add i16 %add_ln813_2774, i16 %add_ln813_2771"   --->   Operation 3044 'add' 'add_ln813_2775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3045 [1/1] (0.76ns)   --->   "%add_ln813_2777 = add i15 %sext_ln17_1008, i15 %sext_ln17_1015"   --->   Operation 3045 'add' 'add_ln813_2777' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_580 = sext i15 %add_ln813_2777"   --->   Operation 3046 'sext' 'sext_ln813_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2778 = add i16 %sext_ln818_1331, i16 %mult_V_2697"   --->   Operation 3047 'add' 'add_ln813_2778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3048 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2779 = add i16 %add_ln813_2778, i16 %sext_ln813_580"   --->   Operation 3048 'add' 'add_ln813_2779' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2780 = add i16 %sext_ln818_1378, i16 %mult_V_2815"   --->   Operation 3049 'add' 'add_ln813_2780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3050 [1/1] (0.78ns)   --->   "%add_ln813_2781 = add i16 %sext_ln818_1445, i16 %mult_V_2932"   --->   Operation 3050 'add' 'add_ln813_2781' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2782 = add i16 %add_ln813_2781, i16 %add_ln813_2780"   --->   Operation 3051 'add' 'add_ln813_2782' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3052 [1/1] (0.78ns)   --->   "%add_ln813_2784 = add i16 %sext_ln818_1516, i16 %mult_V_3054"   --->   Operation 3052 'add' 'add_ln813_2784' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3053 [1/1] (0.78ns)   --->   "%add_ln813_2785 = add i16 %mult_V_3116, i16 %mult_V_3172"   --->   Operation 3053 'add' 'add_ln813_2785' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2786 = add i16 %add_ln813_2785, i16 %add_ln813_2784"   --->   Operation 3054 'add' 'add_ln813_2786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2787 = add i16 %sext_ln818_1639, i16 %mult_V_3285"   --->   Operation 3055 'add' 'add_ln813_2787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3056 [1/1] (0.72ns)   --->   "%add_ln813_2788 = add i10 %sext_ln17, i10 265"   --->   Operation 3056 'add' 'add_ln813_2788' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i10 %add_ln813_2788"   --->   Operation 3057 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.76ns)   --->   "%add_ln813_2789 = add i15 %zext_ln813, i15 %sext_ln17_1140"   --->   Operation 3058 'add' 'add_ln813_2789' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln813_581 = sext i15 %add_ln813_2789"   --->   Operation 3059 'sext' 'sext_ln813_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2790 = add i16 %sext_ln813_581, i16 %add_ln813_2787"   --->   Operation 3060 'add' 'add_ln813_2790' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3061 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2791 = add i16 %add_ln813_2790, i16 %add_ln813_2786"   --->   Operation 3061 'add' 'add_ln813_2791' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2793 = add i16 %sext_ln818_1247, i16 %mult_V_2529"   --->   Operation 3062 'add' 'add_ln813_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3063 [1/1] (0.77ns)   --->   "%add_ln813_2794 = add i16 %sext_ln818_1306, i16 %sext_ln818_1332"   --->   Operation 3063 'add' 'add_ln813_2794' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2795 = add i16 %add_ln813_2794, i16 %add_ln813_2793"   --->   Operation 3064 'add' 'add_ln813_2795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2796 = add i16 %sext_ln818_1353, i16 %sext_ln818_1379"   --->   Operation 3065 'add' 'add_ln813_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3066 [1/1] (0.78ns)   --->   "%add_ln813_2797 = add i16 %mult_V_2817, i16 %sext_ln818_1447"   --->   Operation 3066 'add' 'add_ln813_2797' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2798 = add i16 %add_ln813_2797, i16 %add_ln813_2796"   --->   Operation 3067 'add' 'add_ln813_2798' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3068 [1/1] (0.78ns)   --->   "%add_ln813_2800 = add i16 %mult_V_2934, i16 %sext_ln818_1518"   --->   Operation 3068 'add' 'add_ln813_2800' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.78ns)   --->   "%add_ln813_2801 = add i16 %mult_V_3056, i16 %sext_ln818_1582"   --->   Operation 3069 'add' 'add_ln813_2801' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3070 [1/1] (0.74ns)   --->   "%add_ln813_2804 = add i13 %sext_ln17_1141, i13 13"   --->   Operation 3070 'add' 'add_ln813_2804' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln813_582 = sext i13 %add_ln813_2804"   --->   Operation 3071 'sext' 'sext_ln813_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.78ns)   --->   "%add_ln813_2805 = add i16 %sext_ln813_582, i16 %mult_V_3287"   --->   Operation 3072 'add' 'add_ln813_2805' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2809 = add i16 %sext_ln818_1277, i16 %mult_V_2589"   --->   Operation 3073 'add' 'add_ln813_2809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3074 [1/1] (0.78ns)   --->   "%add_ln813_2810 = add i16 %sext_ln818_1333, i16 %mult_V_2700"   --->   Operation 3074 'add' 'add_ln813_2810' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2811 = add i16 %add_ln813_2810, i16 %add_ln813_2809"   --->   Operation 3075 'add' 'add_ln813_2811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2812 = add i16 %mult_V_2759, i16 %sext_ln818_1411"   --->   Operation 3076 'add' 'add_ln813_2812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3077 [1/1] (0.77ns)   --->   "%add_ln813_2813 = add i16 %sext_ln818_1448, i16 %sext_ln818_1478"   --->   Operation 3077 'add' 'add_ln813_2813' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2814 = add i16 %add_ln813_2813, i16 %add_ln813_2812"   --->   Operation 3078 'add' 'add_ln813_2814' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3079 [1/1] (0.77ns)   --->   "%add_ln813_2816 = add i16 %sext_ln818_1519, i16 %sext_ln818_1552"   --->   Operation 3079 'add' 'add_ln813_2816' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3080 [1/1] (0.76ns)   --->   "%add_ln813_2817 = add i15 %sext_ln17_1098, i15 %sext_ln17_1113"   --->   Operation 3080 'add' 'add_ln813_2817' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2819 = add i16 %sext_ln818_1642, i16 %mult_V_3288"   --->   Operation 3081 'add' 'add_ln813_2819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3082 [1/1] (0.72ns)   --->   "%add_ln813_2820 = add i11 %sext_ln17_62, i11 161"   --->   Operation 3082 'add' 'add_ln813_2820' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i11 %add_ln813_2820"   --->   Operation 3083 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.77ns)   --->   "%add_ln813_2821 = add i16 %sext_ln813_47, i16 %sext_ln818_1695"   --->   Operation 3084 'add' 'add_ln813_2821' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2822 = add i16 %add_ln813_2821, i16 %add_ln813_2819"   --->   Operation 3085 'add' 'add_ln813_2822' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2825 = add i16 %sext_ln818_1278, i16 %sext_ln818_1307"   --->   Operation 3086 'add' 'add_ln813_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3087 [1/1] (0.78ns)   --->   "%add_ln813_2826 = add i16 %mult_V_2645, i16 %mult_V_2701"   --->   Operation 3087 'add' 'add_ln813_2826' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3088 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2827 = add i16 %add_ln813_2826, i16 %add_ln813_2825"   --->   Operation 3088 'add' 'add_ln813_2827' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2828 = add i16 %sext_ln818_1380, i16 %mult_V_2819"   --->   Operation 3089 'add' 'add_ln813_2828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3090 [1/1] (0.77ns)   --->   "%add_ln813_2829 = add i16 %sext_ln818_1449, i16 %sext_ln818_1479"   --->   Operation 3090 'add' 'add_ln813_2829' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3091 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2830 = add i16 %add_ln813_2829, i16 %add_ln813_2828"   --->   Operation 3091 'add' 'add_ln813_2830' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3092 [1/1] (0.78ns)   --->   "%add_ln813_2832 = add i16 %sext_ln818_1520, i16 %mult_V_3058"   --->   Operation 3092 'add' 'add_ln813_2832' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.78ns)   --->   "%add_ln813_2833 = add i16 %mult_V_3120, i16 %sext_ln818_1608"   --->   Operation 3093 'add' 'add_ln813_2833' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2835 = add i16 %sext_ln818_1643, i16 %mult_V_3289"   --->   Operation 3094 'add' 'add_ln813_2835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3095 [1/1] (0.73ns)   --->   "%add_ln813_2836 = add i12 %sext_ln17_1142, i12 243"   --->   Operation 3095 'add' 'add_ln813_2836' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln813_584 = sext i12 %add_ln813_2836"   --->   Operation 3096 'sext' 'sext_ln813_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2837 = add i16 %sext_ln813_584, i16 %add_ln813_2835"   --->   Operation 3097 'add' 'add_ln813_2837' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2840 = add i16 %mult_V_2471, i16 %sext_ln818_1279"   --->   Operation 3098 'add' 'add_ln813_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3099 [1/1] (0.76ns)   --->   "%add_ln813_2841 = add i15 %sext_ln17_1017, i15 %sext_ln17_1028"   --->   Operation 3099 'add' 'add_ln813_2841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln813_585 = sext i15 %add_ln813_2841"   --->   Operation 3100 'sext' 'sext_ln813_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2842 = add i16 %sext_ln813_585, i16 %add_ln813_2840"   --->   Operation 3101 'add' 'add_ln813_2842' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2843 = add i16 %sext_ln818_1354, i16 %sext_ln818_1381"   --->   Operation 3102 'add' 'add_ln813_2843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3103 [1/1] (0.78ns)   --->   "%add_ln813_2844 = add i16 %sext_ln818_1412, i16 %mult_V_2879"   --->   Operation 3103 'add' 'add_ln813_2844' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2845 = add i16 %add_ln813_2844, i16 %add_ln813_2843"   --->   Operation 3104 'add' 'add_ln813_2845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3105 [1/1] (0.78ns)   --->   "%add_ln813_2847 = add i16 %sext_ln818_1480, i16 %mult_V_2998"   --->   Operation 3105 'add' 'add_ln813_2847' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (0.76ns)   --->   "%add_ln813_2848 = add i15 %sext_ln17_1086, i15 %sext_ln17_1099"   --->   Operation 3106 'add' 'add_ln813_2848' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.76ns)   --->   "%add_ln813_2850 = add i15 %sext_ln17_1114, i15 %sext_ln17_1129"   --->   Operation 3107 'add' 'add_ln813_2850' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln813_587 = sext i15 %add_ln813_2850"   --->   Operation 3108 'sext' 'sext_ln813_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.72ns)   --->   "%add_ln813_2851 = add i11 %sext_ln17_1143, i11 194"   --->   Operation 3109 'add' 'add_ln813_2851' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln813_588 = sext i11 %add_ln813_2851"   --->   Operation 3110 'sext' 'sext_ln813_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2852 = add i16 %sext_ln813_588, i16 %mult_V_3290"   --->   Operation 3111 'add' 'add_ln813_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3112 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2853 = add i16 %add_ln813_2852, i16 %sext_ln813_587"   --->   Operation 3112 'add' 'add_ln813_2853' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2856 = add i16 %sext_ln818_1248, i16 %sext_ln818_1280"   --->   Operation 3113 'add' 'add_ln813_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3114 [1/1] (0.78ns)   --->   "%add_ln813_2857 = add i16 %sext_ln818_1308, i16 %mult_V_2647"   --->   Operation 3114 'add' 'add_ln813_2857' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3115 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2858 = add i16 %add_ln813_2857, i16 %add_ln813_2856"   --->   Operation 3115 'add' 'add_ln813_2858' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2859 = add i16 %mult_V_2703, i16 %mult_V_2762"   --->   Operation 3116 'add' 'add_ln813_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3117 [1/1] (0.78ns)   --->   "%add_ln813_2860 = add i16 %mult_V_2821, i16 %mult_V_2880"   --->   Operation 3117 'add' 'add_ln813_2860' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2861 = add i16 %add_ln813_2860, i16 %add_ln813_2859"   --->   Operation 3118 'add' 'add_ln813_2861' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3119 [1/1] (0.78ns)   --->   "%add_ln813_2863 = add i16 %mult_V_2938, i16 %sext_ln818_1521"   --->   Operation 3119 'add' 'add_ln813_2863' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.78ns)   --->   "%add_ln813_2864 = add i16 %mult_V_3060, i16 %mult_V_3122"   --->   Operation 3120 'add' 'add_ln813_2864' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2866 = add i16 %sext_ln818_1609, i16 %sext_ln818_1644"   --->   Operation 3121 'add' 'add_ln813_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2867 = add i16 %mult_V_3349, i16 280"   --->   Operation 3122 'add' 'add_ln813_2867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3123 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2868 = add i16 %add_ln813_2867, i16 %mult_V_3291"   --->   Operation 3123 'add' 'add_ln813_2868' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3124 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2869 = add i16 %add_ln813_2868, i16 %add_ln813_2866"   --->   Operation 3124 'add' 'add_ln813_2869' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2872 = add i16 %mult_V_2473, i16 %sext_ln818_1281"   --->   Operation 3125 'add' 'add_ln813_2872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3126 [1/1] (0.77ns)   --->   "%add_ln813_2873 = add i16 %sext_ln818_1309, i16 %sext_ln818_1334"   --->   Operation 3126 'add' 'add_ln813_2873' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2874 = add i16 %add_ln813_2873, i16 %add_ln813_2872"   --->   Operation 3127 'add' 'add_ln813_2874' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3128 [1/1] (0.76ns)   --->   "%add_ln813_2875 = add i15 %sext_ln17_1046, i15 %sext_ln17_1054"   --->   Operation 3128 'add' 'add_ln813_2875' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln813_589 = sext i15 %add_ln813_2875"   --->   Operation 3129 'sext' 'sext_ln813_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2876 = add i16 %sext_ln818_1450, i16 %sext_ln818_1481"   --->   Operation 3130 'add' 'add_ln813_2876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3131 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2877 = add i16 %add_ln813_2876, i16 %sext_ln813_589"   --->   Operation 3131 'add' 'add_ln813_2877' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3132 [1/1] (0.78ns)   --->   "%add_ln813_2879 = add i16 %mult_V_3000, i16 %sext_ln818_1553"   --->   Operation 3132 'add' 'add_ln813_2879' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3133 [1/1] (0.78ns)   --->   "%add_ln813_2880 = add i16 %sext_ln818_1584, i16 %mult_V_3179"   --->   Operation 3133 'add' 'add_ln813_2880' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2882 = add i16 %sext_ln818_1645, i16 %mult_V_3292"   --->   Operation 3134 'add' 'add_ln813_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3135 [1/1] (0.77ns)   --->   "%add_ln813_2883 = add i16 %sext_ln818_1696, i16 65452"   --->   Operation 3135 'add' 'add_ln813_2883' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3136 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2884 = add i16 %add_ln813_2883, i16 %add_ln813_2882"   --->   Operation 3136 'add' 'add_ln813_2884' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2887 = add i16 %sext_ln818_1249, i16 %sext_ln818_1282"   --->   Operation 3137 'add' 'add_ln813_2887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3138 [1/1] (0.75ns)   --->   "%add_ln813_2888 = add i14 %sext_ln17_1030, i14 %sext_ln17_1037"   --->   Operation 3138 'add' 'add_ln813_2888' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln813_590 = sext i14 %add_ln813_2888"   --->   Operation 3139 'sext' 'sext_ln813_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2889 = add i16 %sext_ln813_590, i16 %add_ln813_2887"   --->   Operation 3140 'add' 'add_ln813_2889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2890 = add i16 %mult_V_2764, i16 %sext_ln818_1413"   --->   Operation 3141 'add' 'add_ln813_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3142 [1/1] (0.77ns)   --->   "%add_ln813_2891 = add i16 %sext_ln818_1482, i16 %sext_ln818_1522"   --->   Operation 3142 'add' 'add_ln813_2891' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2892 = add i16 %add_ln813_2891, i16 %add_ln813_2890"   --->   Operation 3143 'add' 'add_ln813_2892' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3144 [1/1] (0.77ns)   --->   "%add_ln813_2894 = add i16 %sext_ln818_1554, i16 %sext_ln818_1585"   --->   Operation 3144 'add' 'add_ln813_2894' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.78ns)   --->   "%add_ln813_2895 = add i16 %mult_V_3180, i16 %sext_ln818_1646"   --->   Operation 3145 'add' 'add_ln813_2895' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2896 = add i16 %add_ln813_2895, i16 %add_ln813_2894"   --->   Operation 3146 'add' 'add_ln813_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2897 = add i16 %mult_V_3293, i16 %mult_V_3351"   --->   Operation 3147 'add' 'add_ln813_2897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3148 [1/1] (0.70ns)   --->   "%add_ln813_2898 = add i8 %sext_ln17_74, i8 164"   --->   Operation 3148 'add' 'add_ln813_2898' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i8 %add_ln813_2898"   --->   Operation 3149 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (0.74ns)   --->   "%add_ln813_2899 = add i13 %zext_ln813_14, i13 %sext_ln17_68"   --->   Operation 3150 'add' 'add_ln813_2899' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i13 %add_ln813_2899"   --->   Operation 3151 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2900 = add i16 %sext_ln813_48, i16 %add_ln813_2897"   --->   Operation 3152 'add' 'add_ln813_2900' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2901 = add i16 %add_ln813_2900, i16 %add_ln813_2896"   --->   Operation 3153 'add' 'add_ln813_2901' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2903 = add i16 %mult_V_2475, i16 %sext_ln818_1283"   --->   Operation 3154 'add' 'add_ln813_2903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3155 [1/1] (0.77ns)   --->   "%add_ln813_2904 = add i16 %sext_ln818_1310, i16 %sext_ln818_1335"   --->   Operation 3155 'add' 'add_ln813_2904' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2905 = add i16 %add_ln813_2904, i16 %add_ln813_2903"   --->   Operation 3156 'add' 'add_ln813_2905' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2906 = add i16 %mult_V_2705, i16 %sext_ln818_1382"   --->   Operation 3157 'add' 'add_ln813_2906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3158 [1/1] (0.78ns)   --->   "%add_ln813_2907 = add i16 %mult_V_2824, i16 %sext_ln818_1451"   --->   Operation 3158 'add' 'add_ln813_2907' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2908 = add i16 %add_ln813_2907, i16 %add_ln813_2906"   --->   Operation 3159 'add' 'add_ln813_2908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3160 [1/1] (0.76ns)   --->   "%add_ln813_2910 = add i15 %sext_ln17_1076, i15 %sext_ln17_1082"   --->   Operation 3160 'add' 'add_ln813_2910' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.78ns)   --->   "%add_ln813_2911 = add i16 %sext_ln818_1555, i16 %mult_V_3125"   --->   Operation 3161 'add' 'add_ln813_2911' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2913 = add i16 %sext_ln818_1610, i16 %sext_ln818_1647"   --->   Operation 3162 'add' 'add_ln813_2913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2914 = add i16 %mult_V_3352, i16 184"   --->   Operation 3163 'add' 'add_ln813_2914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2915 = add i16 %add_ln813_2914, i16 %mult_V_3294"   --->   Operation 3164 'add' 'add_ln813_2915' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2916 = add i16 %add_ln813_2915, i16 %add_ln813_2913"   --->   Operation 3165 'add' 'add_ln813_2916' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2919 = add i16 %mult_V_2476, i16 %mult_V_2537"   --->   Operation 3166 'add' 'add_ln813_2919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3167 [1/1] (0.76ns)   --->   "%add_ln813_2920 = add i15 %sext_ln17_1018, i15 %sext_ln17_1031"   --->   Operation 3167 'add' 'add_ln813_2920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln813_592 = sext i15 %add_ln813_2920"   --->   Operation 3168 'sext' 'sext_ln813_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2921 = add i16 %sext_ln813_592, i16 %add_ln813_2919"   --->   Operation 3169 'add' 'add_ln813_2921' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2922 = add i16 %sext_ln818_1355, i16 %mult_V_2766"   --->   Operation 3170 'add' 'add_ln813_2922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3171 [1/1] (0.70ns)   --->   "%add_ln813_2923 = add i8 %sext_ln17_1055, i8 %sext_ln17_1066"   --->   Operation 3171 'add' 'add_ln813_2923' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln813_593 = sext i8 %add_ln813_2923"   --->   Operation 3172 'sext' 'sext_ln813_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2924 = add i16 %sext_ln813_593, i16 %add_ln813_2922"   --->   Operation 3173 'add' 'add_ln813_2924' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3174 [1/1] (0.77ns)   --->   "%add_ln813_2926 = add i16 %sext_ln818_1483, i16 %sext_ln818_1523"   --->   Operation 3174 'add' 'add_ln813_2926' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.76ns)   --->   "%add_ln813_2927 = add i15 %sext_ln17_1087, i15 %sext_ln17_1100"   --->   Operation 3175 'add' 'add_ln813_2927' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.76ns)   --->   "%add_ln813_2929 = add i15 %sext_ln17_1115, i15 %sext_ln17_1144"   --->   Operation 3176 'add' 'add_ln813_2929' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln813_595 = sext i15 %add_ln813_2929"   --->   Operation 3177 'sext' 'sext_ln813_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.70ns)   --->   "%add_ln813_2930 = add i8 %sext_ln17_83, i8 218"   --->   Operation 3178 'add' 'add_ln813_2930' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i8 %add_ln813_2930"   --->   Operation 3179 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.71ns)   --->   "%add_ln813_2931 = add i10 %sext_ln813_49, i10 %sext_ln17_81"   --->   Operation 3180 'add' 'add_ln813_2931' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i10 %add_ln813_2931"   --->   Operation 3181 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.77ns)   --->   "%add_ln813_2932 = add i16 %sext_ln813_50, i16 %sext_ln813_595"   --->   Operation 3182 'add' 'add_ln813_2932' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2935 = add i16 %sext_ln818_1249, i16 %sext_ln818_1284"   --->   Operation 3183 'add' 'add_ln813_2935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3184 [1/1] (0.78ns)   --->   "%add_ln813_2936 = add i16 %sext_ln818_1310, i16 %mult_V_2652"   --->   Operation 3184 'add' 'add_ln813_2936' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2937 = add i16 %add_ln813_2936, i16 %add_ln813_2935"   --->   Operation 3185 'add' 'add_ln813_2937' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2938 = add i16 %sext_ln818_1356, i16 %mult_V_2767"   --->   Operation 3186 'add' 'add_ln813_2938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3187 [1/1] (0.77ns)   --->   "%add_ln813_2939 = add i16 %sext_ln818_1415, i16 %sext_ln818_1453"   --->   Operation 3187 'add' 'add_ln813_2939' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2940 = add i16 %add_ln813_2939, i16 %add_ln813_2938"   --->   Operation 3188 'add' 'add_ln813_2940' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3189 [1/1] (0.77ns)   --->   "%add_ln813_2942 = add i16 %sext_ln818_1484, i16 %sext_ln818_1524"   --->   Operation 3189 'add' 'add_ln813_2942' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (0.77ns)   --->   "%add_ln813_2943 = add i16 %sext_ln818_1556, i16 %sext_ln818_1586"   --->   Operation 3190 'add' 'add_ln813_2943' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2945 = add i16 %sext_ln818_1611, i16 %sext_ln818_1648"   --->   Operation 3191 'add' 'add_ln813_2945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2946 = add i16 %mult_V_3354, i16 157"   --->   Operation 3192 'add' 'add_ln813_2946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3193 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2947 = add i16 %add_ln813_2946, i16 %mult_V_3296"   --->   Operation 3193 'add' 'add_ln813_2947' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2948 = add i16 %add_ln813_2947, i16 %add_ln813_2945"   --->   Operation 3194 'add' 'add_ln813_2948' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2951 = add i16 %sext_ln818_1285, i16 %mult_V_2653"   --->   Operation 3195 'add' 'add_ln813_2951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3196 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2952 = add i16 %add_ln813_2951, i16 %sext_ln818_1250"   --->   Operation 3196 'add' 'add_ln813_2952' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2953 = add i16 %sext_ln818_1357, i16 %mult_V_2768"   --->   Operation 3197 'add' 'add_ln813_2953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3198 [1/1] (0.76ns)   --->   "%add_ln813_2954 = add i15 %sext_ln17_1056, i15 %sext_ln17_1067"   --->   Operation 3198 'add' 'add_ln813_2954' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln813_596 = sext i15 %add_ln813_2954"   --->   Operation 3199 'sext' 'sext_ln813_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2955 = add i16 %sext_ln813_596, i16 %add_ln813_2953"   --->   Operation 3200 'add' 'add_ln813_2955' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3201 [1/1] (0.78ns)   --->   "%add_ln813_2957 = add i16 %sext_ln818_1485, i16 %mult_V_3005"   --->   Operation 3201 'add' 'add_ln813_2957' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3202 [1/1] (0.78ns)   --->   "%add_ln813_2958 = add i16 %mult_V_3066, i16 %mult_V_3128"   --->   Operation 3202 'add' 'add_ln813_2958' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2960 = add i16 %mult_V_3184, i16 %sext_ln818_1677"   --->   Operation 3203 'add' 'add_ln813_2960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3204 [1/1] (0.76ns)   --->   "%add_ln813_2961 = add i15 %sext_ln17_1145, i15 48"   --->   Operation 3204 'add' 'add_ln813_2961' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln813_597 = sext i15 %add_ln813_2961"   --->   Operation 3205 'sext' 'sext_ln813_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2962 = add i16 %sext_ln813_597, i16 %add_ln813_2960"   --->   Operation 3206 'add' 'add_ln813_2962' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2965 = add i16 %mult_V_2541, i16 %mult_V_2597"   --->   Operation 3207 'add' 'add_ln813_2965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3208 [1/1] (0.78ns)   --->   "%add_ln813_2966 = add i16 %mult_V_2655, i16 %mult_V_2709"   --->   Operation 3208 'add' 'add_ln813_2966' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2967 = add i16 %add_ln813_2966, i16 %add_ln813_2965"   --->   Operation 3209 'add' 'add_ln813_2967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2968 = add i16 %sext_ln818_1383, i16 %sext_ln818_1416"   --->   Operation 3210 'add' 'add_ln813_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3211 [1/1] (0.78ns)   --->   "%add_ln813_2969 = add i16 %mult_V_2888, i16 %sext_ln818_1486"   --->   Operation 3211 'add' 'add_ln813_2969' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2970 = add i16 %add_ln813_2969, i16 %add_ln813_2968"   --->   Operation 3212 'add' 'add_ln813_2970' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3213 [1/1] (0.77ns)   --->   "%add_ln813_2972 = add i16 %sext_ln818_1525, i16 %sext_ln818_1557"   --->   Operation 3213 'add' 'add_ln813_2972' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3214 [1/1] (0.74ns)   --->   "%add_ln813_2973 = add i13 %sext_ln17_1103, i13 %sext_ln17_1117"   --->   Operation 3214 'add' 'add_ln813_2973' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2975 = add i16 %sext_ln818_1649, i16 %sext_ln818_1678"   --->   Operation 3215 'add' 'add_ln813_2975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3216 [1/1] (0.71ns)   --->   "%add_ln813_2976 = add i9 %sext_ln17_63, i9 278"   --->   Operation 3216 'add' 'add_ln813_2976' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3217 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i9 %add_ln813_2976"   --->   Operation 3217 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (0.76ns)   --->   "%add_ln813_2977 = add i15 %zext_ln813_15, i15 %sext_ln17_1146"   --->   Operation 3218 'add' 'add_ln813_2977' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln813_599 = sext i15 %add_ln813_2977"   --->   Operation 3219 'sext' 'sext_ln813_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2978 = add i16 %sext_ln813_599, i16 %add_ln813_2975"   --->   Operation 3220 'add' 'add_ln813_2978' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2981 = add i16 %sext_ln818_1251, i16 %sext_ln818_1286"   --->   Operation 3221 'add' 'add_ln813_2981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3222 [1/1] (0.78ns)   --->   "%add_ln813_2982 = add i16 %mult_V_2598, i16 %sext_ln818_1336"   --->   Operation 3222 'add' 'add_ln813_2982' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2983 = add i16 %add_ln813_2982, i16 %add_ln813_2981"   --->   Operation 3223 'add' 'add_ln813_2983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3224 [1/1] (0.76ns)   --->   "%add_ln813_2984 = add i15 %sext_ln17_1038, i15 %sext_ln17_1047"   --->   Operation 3224 'add' 'add_ln813_2984' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln813_600 = sext i15 %add_ln813_2984"   --->   Operation 3225 'sext' 'sext_ln813_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2985 = add i16 %sext_ln818_1417, i16 %mult_V_2889"   --->   Operation 3226 'add' 'add_ln813_2985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2986 = add i16 %add_ln813_2985, i16 %sext_ln813_600"   --->   Operation 3227 'add' 'add_ln813_2986' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3228 [1/1] (0.78ns)   --->   "%add_ln813_2988 = add i16 %sext_ln818_1526, i16 %mult_V_3069"   --->   Operation 3228 'add' 'add_ln813_2988' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.73ns)   --->   "%add_ln813_2989 = add i12 %sext_ln17_1102, i12 %sext_ln17_1118"   --->   Operation 3229 'add' 'add_ln813_2989' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3230 [1/1] (0.76ns)   --->   "%add_ln813_2991 = add i15 %sext_ln17_1130, i15 %sext_ln17_1136"   --->   Operation 3230 'add' 'add_ln813_2991' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln813_602 = sext i15 %add_ln813_2991"   --->   Operation 3231 'sext' 'sext_ln813_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2992 = add i16 %mult_V_3357, i16 52"   --->   Operation 3232 'add' 'add_ln813_2992' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2993 = add i16 %add_ln813_2992, i16 %sext_ln813_602"   --->   Operation 3233 'add' 'add_ln813_2993' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2996 = add i16 %sext_ln818_1252, i16 %sext_ln818_1287"   --->   Operation 3234 'add' 'add_ln813_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3235 [1/1] (0.75ns)   --->   "%add_ln813_2997 = add i14 %sext_ln17_1019, i14 %sext_ln17_1032"   --->   Operation 3235 'add' 'add_ln813_2997' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln813_603 = sext i14 %add_ln813_2997"   --->   Operation 3236 'sext' 'sext_ln813_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2998 = add i16 %sext_ln813_603, i16 %add_ln813_2996"   --->   Operation 3237 'add' 'add_ln813_2998' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3238 [1/1] (0.76ns)   --->   "%add_ln813_2999 = add i15 %sext_ln17_1039, i15 %sext_ln17_1048"   --->   Operation 3238 'add' 'add_ln813_2999' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln813_604 = sext i15 %add_ln813_2999"   --->   Operation 3239 'sext' 'sext_ln813_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3000 = add i16 %sext_ln818_1418, i16 %sext_ln818_1487"   --->   Operation 3240 'add' 'add_ln813_3000' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3001 = add i16 %add_ln813_3000, i16 %sext_ln813_604"   --->   Operation 3241 'add' 'add_ln813_3001' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3242 [1/1] (0.74ns)   --->   "%add_ln813_3003 = add i13 %sext_ln17_1083, i13 %sext_ln17_1089"   --->   Operation 3242 'add' 'add_ln813_3003' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln813_605 = sext i13 %add_ln813_3003"   --->   Operation 3243 'sext' 'sext_ln813_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.77ns)   --->   "%add_ln813_3004 = add i16 %sext_ln818_1588, i16 %sext_ln818_1612"   --->   Operation 3244 'add' 'add_ln813_3004' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3005 = add i16 %add_ln813_3004, i16 %sext_ln813_605"   --->   Operation 3245 'add' 'add_ln813_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3006 = add i16 %sext_ln818_1650, i16 %mult_V_3301"   --->   Operation 3246 'add' 'add_ln813_3006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3247 [1/1] (0.70ns)   --->   "%add_ln813_3007 = add i8 %sext_ln17_85, i8 185"   --->   Operation 3247 'add' 'add_ln813_3007' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i8 %add_ln813_3007"   --->   Operation 3248 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3008 = add i16 %zext_ln813_16, i16 %add_ln813_3006"   --->   Operation 3249 'add' 'add_ln813_3008' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3250 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3009 = add i16 %add_ln813_3008, i16 %add_ln813_3005"   --->   Operation 3250 'add' 'add_ln813_3009' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3011 = add i16 %sext_ln818_1253, i16 %mult_V_2544"   --->   Operation 3251 'add' 'add_ln813_3011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3252 [1/1] (0.78ns)   --->   "%add_ln813_3012 = add i16 %sext_ln818_1311, i16 %mult_V_2657"   --->   Operation 3252 'add' 'add_ln813_3012' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3013 = add i16 %add_ln813_3012, i16 %add_ln813_3011"   --->   Operation 3253 'add' 'add_ln813_3013' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3014 = add i16 %mult_V_2712, i16 %sext_ln818_1419"   --->   Operation 3254 'add' 'add_ln813_3014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3255 [1/1] (0.77ns)   --->   "%add_ln813_3015 = add i16 %sext_ln818_1455, i16 %sext_ln818_1488"   --->   Operation 3255 'add' 'add_ln813_3015' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3256 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3016 = add i16 %add_ln813_3015, i16 %add_ln813_3014"   --->   Operation 3256 'add' 'add_ln813_3016' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3257 [1/1] (0.77ns)   --->   "%add_ln813_3018 = add i16 %sext_ln818_1527, i16 %sext_ln818_1558"   --->   Operation 3257 'add' 'add_ln813_3018' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3258 [1/1] (0.78ns)   --->   "%add_ln813_3019 = add i16 %mult_V_3132, i16 %sext_ln818_1613"   --->   Operation 3258 'add' 'add_ln813_3019' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3020 = add i16 %add_ln813_3019, i16 %add_ln813_3018"   --->   Operation 3259 'add' 'add_ln813_3020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3021 = add i16 %mult_V_3302, i16 %sext_ln818_1697"   --->   Operation 3260 'add' 'add_ln813_3021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3261 [1/1] (0.71ns)   --->   "%add_ln813_3022 = add i9 %sext_ln17_71, i9 295"   --->   Operation 3261 'add' 'add_ln813_3022' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i9 %add_ln813_3022"   --->   Operation 3262 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3023 = add i16 %zext_ln813_17, i16 %add_ln813_3021"   --->   Operation 3263 'add' 'add_ln813_3023' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3024 = add i16 %add_ln813_3023, i16 %add_ln813_3020"   --->   Operation 3264 'add' 'add_ln813_3024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3026 = add i16 %mult_V_2482, i16 %mult_V_2545"   --->   Operation 3265 'add' 'add_ln813_3026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3266 [1/1] (0.78ns)   --->   "%add_ln813_3027 = add i16 %sext_ln818_1312, i16 %mult_V_2658"   --->   Operation 3266 'add' 'add_ln813_3027' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3028 = add i16 %add_ln813_3027, i16 %add_ln813_3026"   --->   Operation 3267 'add' 'add_ln813_3028' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3029 = add i16 %mult_V_2713, i16 %sext_ln818_1384"   --->   Operation 3268 'add' 'add_ln813_3029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3269 [1/1] (0.77ns)   --->   "%add_ln813_3030 = add i16 %sext_ln818_1420, i16 %sext_ln818_1456"   --->   Operation 3269 'add' 'add_ln813_3030' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3270 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3031 = add i16 %add_ln813_3030, i16 %add_ln813_3029"   --->   Operation 3270 'add' 'add_ln813_3031' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3271 [1/1] (0.76ns)   --->   "%add_ln813_3033 = add i15 %sext_ln17_1077, i15 %sext_ln17_1084"   --->   Operation 3271 'add' 'add_ln813_3033' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3272 [1/1] (0.76ns)   --->   "%add_ln813_3034 = add i15 %sext_ln17_1090, i15 %sext_ln17_1104"   --->   Operation 3272 'add' 'add_ln813_3034' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.75ns)   --->   "%add_ln813_3037 = add i14 %sext_ln17_1147, i14 83"   --->   Operation 3273 'add' 'add_ln813_3037' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln813_608 = sext i14 %add_ln813_3037"   --->   Operation 3274 'sext' 'sext_ln813_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.78ns)   --->   "%add_ln813_3038 = add i16 %sext_ln813_608, i16 %mult_V_3296"   --->   Operation 3275 'add' 'add_ln813_3038' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3042 = add i16 %mult_V_2483, i16 %mult_V_2546"   --->   Operation 3276 'add' 'add_ln813_3042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3277 [1/1] (0.78ns)   --->   "%add_ln813_3043 = add i16 %mult_V_2602, i16 %sext_ln818_1338"   --->   Operation 3277 'add' 'add_ln813_3043' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3278 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3044 = add i16 %add_ln813_3043, i16 %add_ln813_3042"   --->   Operation 3278 'add' 'add_ln813_3044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3279 [1/1] (0.76ns)   --->   "%add_ln813_3045 = add i15 %sext_ln17_1040, i15 %sext_ln17_1049"   --->   Operation 3279 'add' 'add_ln813_3045' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln813_609 = sext i15 %add_ln813_3045"   --->   Operation 3280 'sext' 'sext_ln813_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3046 = add i16 %mult_V_2833, i16 %sext_ln818_1457"   --->   Operation 3281 'add' 'add_ln813_3046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3282 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3047 = add i16 %add_ln813_3046, i16 %sext_ln813_609"   --->   Operation 3282 'add' 'add_ln813_3047' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3283 [1/1] (0.78ns)   --->   "%add_ln813_3049 = add i16 %mult_V_2950, i16 %mult_V_3012"   --->   Operation 3283 'add' 'add_ln813_3049' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (0.76ns)   --->   "%add_ln813_3050 = add i15 %sext_ln17_1091, i15 %sext_ln17_1119"   --->   Operation 3284 'add' 'add_ln813_3050' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln813_610 = sext i15 %add_ln813_3050"   --->   Operation 3285 'sext' 'sext_ln813_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3051 = add i16 %sext_ln813_610, i16 %add_ln813_3049"   --->   Operation 3286 'add' 'add_ln813_3051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3052 = add i16 %sext_ln818_1652, i16 %mult_V_3303"   --->   Operation 3287 'add' 'add_ln813_3052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3288 [1/1] (0.71ns)   --->   "%add_ln813_3053 = add i9 %sext_ln17_79, i9 197"   --->   Operation 3288 'add' 'add_ln813_3053' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i9 %add_ln813_3053"   --->   Operation 3289 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.77ns)   --->   "%add_ln813_3054 = add i16 %zext_ln813_18, i16 %sext_ln818_1698"   --->   Operation 3290 'add' 'add_ln813_3054' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3055 = add i16 %add_ln813_3054, i16 %add_ln813_3052"   --->   Operation 3291 'add' 'add_ln813_3055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3292 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3056 = add i16 %add_ln813_3055, i16 %add_ln813_3051"   --->   Operation 3292 'add' 'add_ln813_3056' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3058 = add i16 %sext_ln818_1254, i16 %sext_ln818_1288"   --->   Operation 3293 'add' 'add_ln813_3058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3294 [1/1] (0.78ns)   --->   "%add_ln813_3059 = add i16 %sext_ln818_1313, i16 %mult_V_2660"   --->   Operation 3294 'add' 'add_ln813_3059' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3295 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3060 = add i16 %add_ln813_3059, i16 %add_ln813_3058"   --->   Operation 3295 'add' 'add_ln813_3060' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3061 = add i16 %sext_ln818_1359, i16 %sext_ln818_1385"   --->   Operation 3296 'add' 'add_ln813_3061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3297 [1/1] (0.77ns)   --->   "%add_ln813_3062 = add i16 %sext_ln818_1421, i16 %sext_ln818_1489"   --->   Operation 3297 'add' 'add_ln813_3062' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3063 = add i16 %add_ln813_3062, i16 %add_ln813_3061"   --->   Operation 3298 'add' 'add_ln813_3063' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3299 [1/1] (0.78ns)   --->   "%add_ln813_3065 = add i16 %sext_ln818_1528, i16 %mult_V_3074"   --->   Operation 3299 'add' 'add_ln813_3065' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3300 [1/1] (0.76ns)   --->   "%add_ln813_3066 = add i15 %sext_ln17_1105, i15 %sext_ln17_1120"   --->   Operation 3300 'add' 'add_ln813_3066' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3068 = add i16 %sext_ln818_1653, i16 %mult_V_3304"   --->   Operation 3301 'add' 'add_ln813_3068' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3302 [1/1] (0.77ns)   --->   "%add_ln813_3069 = add i16 %sext_ln818_1699, i16 184"   --->   Operation 3302 'add' 'add_ln813_3069' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3070 = add i16 %add_ln813_3069, i16 %add_ln813_3068"   --->   Operation 3303 'add' 'add_ln813_3070' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3073 = add i16 %mult_V_2485, i16 %mult_V_2548"   --->   Operation 3304 'add' 'add_ln813_3073' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3305 [1/1] (0.77ns)   --->   "%add_ln813_3074 = add i16 %sext_ln818_1314, i16 %sext_ln818_1339"   --->   Operation 3305 'add' 'add_ln813_3074' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3075 = add i16 %add_ln813_3074, i16 %add_ln813_3073"   --->   Operation 3306 'add' 'add_ln813_3075' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3076 = add i16 %sext_ln818_1360, i16 %sext_ln818_1386"   --->   Operation 3307 'add' 'add_ln813_3076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3308 [1/1] (0.78ns)   --->   "%add_ln813_3077 = add i16 %mult_V_2835, i16 %sext_ln818_1458"   --->   Operation 3308 'add' 'add_ln813_3077' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3309 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3078 = add i16 %add_ln813_3077, i16 %add_ln813_3076"   --->   Operation 3309 'add' 'add_ln813_3078' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3310 [1/1] (0.78ns)   --->   "%add_ln813_3080 = add i16 %mult_V_2952, i16 %mult_V_3014"   --->   Operation 3310 'add' 'add_ln813_3080' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3311 [1/1] (0.78ns)   --->   "%add_ln813_3081 = add i16 %mult_V_3075, i16 %sext_ln818_1589"   --->   Operation 3311 'add' 'add_ln813_3081' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3083 = add i16 %sext_ln818_1615, i16 %sext_ln818_1654"   --->   Operation 3312 'add' 'add_ln813_3083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3313 [1/1] (0.74ns)   --->   "%add_ln813_3084 = add i13 %sext_ln17_1148, i13 217"   --->   Operation 3313 'add' 'add_ln813_3084' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln813_612 = sext i13 %add_ln813_3084"   --->   Operation 3314 'sext' 'sext_ln813_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.78ns)   --->   "%add_ln813_3085 = add i16 %sext_ln813_612, i16 %mult_V_3305"   --->   Operation 3315 'add' 'add_ln813_3085' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3086 = add i16 %add_ln813_3085, i16 %add_ln813_3083"   --->   Operation 3316 'add' 'add_ln813_3086' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3317 [1/1] (0.76ns)   --->   "%add_ln813_3089 = add i15 %sext_ln17_1001, i15 %sext_ln17_1009"   --->   Operation 3317 'add' 'add_ln813_3089' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln813_613 = sext i15 %add_ln813_3089"   --->   Operation 3318 'sext' 'sext_ln813_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.76ns)   --->   "%add_ln813_3090 = add i15 %sext_ln17_1020, i15 %sext_ln17_1041"   --->   Operation 3319 'add' 'add_ln813_3090' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln813_614 = sext i15 %add_ln813_3090"   --->   Operation 3320 'sext' 'sext_ln813_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.77ns)   --->   "%add_ln813_3091 = add i16 %sext_ln813_614, i16 %sext_ln813_613"   --->   Operation 3321 'add' 'add_ln813_3091' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3092 = add i16 %sext_ln818_1387, i16 %sext_ln818_1422"   --->   Operation 3322 'add' 'add_ln813_3092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3323 [1/1] (0.78ns)   --->   "%add_ln813_3093 = add i16 %mult_V_2894, i16 %sext_ln818_1490"   --->   Operation 3323 'add' 'add_ln813_3093' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3094 = add i16 %add_ln813_3093, i16 %add_ln813_3092"   --->   Operation 3324 'add' 'add_ln813_3094' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3325 [1/1] (0.78ns)   --->   "%add_ln813_3096 = add i16 %mult_V_3015, i16 %mult_V_3076"   --->   Operation 3325 'add' 'add_ln813_3096' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (0.78ns)   --->   "%add_ln813_3097 = add i16 %sext_ln818_1590, i16 %mult_V_3194"   --->   Operation 3326 'add' 'add_ln813_3097' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3099 = add i16 %sext_ln818_1655, i16 %mult_V_3306"   --->   Operation 3327 'add' 'add_ln813_3099' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3328 [1/1] (0.78ns)   --->   "%add_ln813_3100 = add i16 %mult_V_3364, i16 65464"   --->   Operation 3328 'add' 'add_ln813_3100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3329 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3101 = add i16 %add_ln813_3100, i16 %add_ln813_3099"   --->   Operation 3329 'add' 'add_ln813_3101' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3104 = add i16 %sext_ln818_1255, i16 %sext_ln818_1289"   --->   Operation 3330 'add' 'add_ln813_3104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3331 [1/1] (0.78ns)   --->   "%add_ln813_3105 = add i16 %sext_ln818_1315, i16 %mult_V_2658"   --->   Operation 3331 'add' 'add_ln813_3105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3106 = add i16 %add_ln813_3105, i16 %add_ln813_3104"   --->   Operation 3332 'add' 'add_ln813_3106' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3107 = add i16 %mult_V_2718, i16 %sext_ln818_1388"   --->   Operation 3333 'add' 'add_ln813_3107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3334 [1/1] (0.77ns)   --->   "%add_ln813_3108 = add i16 %sext_ln818_1423, i16 %sext_ln818_1459"   --->   Operation 3334 'add' 'add_ln813_3108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3335 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3109 = add i16 %add_ln813_3108, i16 %add_ln813_3107"   --->   Operation 3335 'add' 'add_ln813_3109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3336 [1/1] (0.78ns)   --->   "%add_ln813_3111 = add i16 %mult_V_2954, i16 %sext_ln818_1529"   --->   Operation 3336 'add' 'add_ln813_3111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3337 [1/1] (0.78ns)   --->   "%add_ln813_3112 = add i16 %mult_V_3077, i16 %sext_ln818_1591"   --->   Operation 3337 'add' 'add_ln813_3112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3338 [1/1] (0.75ns)   --->   "%add_ln813_3115 = add i14 %sext_ln17_1149, i14 373"   --->   Operation 3338 'add' 'add_ln813_3115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln813_615 = sext i14 %add_ln813_3115"   --->   Operation 3339 'sext' 'sext_ln813_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.78ns)   --->   "%add_ln813_3116 = add i16 %sext_ln813_615, i16 %mult_V_3307"   --->   Operation 3340 'add' 'add_ln813_3116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3341 [1/1] (0.76ns)   --->   "%add_ln813_3120 = add i15 %sext_ln17_1002, i15 %sext_ln17_1010"   --->   Operation 3341 'add' 'add_ln813_3120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln813_616 = sext i15 %add_ln813_3120"   --->   Operation 3342 'sext' 'sext_ln813_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3121 = add i16 %sext_ln818_1316, i16 %mult_V_2662"   --->   Operation 3343 'add' 'add_ln813_3121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3344 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3122 = add i16 %add_ln813_3121, i16 %sext_ln813_616"   --->   Operation 3344 'add' 'add_ln813_3122' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3123 = add i16 %sext_ln818_1361, i16 %sext_ln818_1389"   --->   Operation 3345 'add' 'add_ln813_3123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3346 [1/1] (0.78ns)   --->   "%add_ln813_3124 = add i16 %sext_ln818_1424, i16 %mult_V_2896"   --->   Operation 3346 'add' 'add_ln813_3124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3347 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3125 = add i16 %add_ln813_3124, i16 %add_ln813_3123"   --->   Operation 3347 'add' 'add_ln813_3125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3348 [1/1] (0.78ns)   --->   "%add_ln813_3127 = add i16 %mult_V_2955, i16 %sext_ln818_1530"   --->   Operation 3348 'add' 'add_ln813_3127' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3349 [1/1] (0.78ns)   --->   "%add_ln813_3128 = add i16 %sext_ln818_1559, i16 %mult_V_3139"   --->   Operation 3349 'add' 'add_ln813_3128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3130 = add i16 %sext_ln818_1617, i16 %sext_ln818_1657"   --->   Operation 3350 'add' 'add_ln813_3130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3131 = add i16 %sext_ln818_1700, i16 65528"   --->   Operation 3351 'add' 'add_ln813_3131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3352 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3132 = add i16 %add_ln813_3131, i16 %mult_V_3308"   --->   Operation 3352 'add' 'add_ln813_3132' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3353 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3133 = add i16 %add_ln813_3132, i16 %add_ln813_3130"   --->   Operation 3353 'add' 'add_ln813_3133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3136 = add i16 %sext_ln818_1257, i16 %sext_ln818_1290"   --->   Operation 3354 'add' 'add_ln813_3136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3355 [1/1] (0.76ns)   --->   "%add_ln813_3137 = add i15 %sext_ln17_1021, i15 %sext_ln17_1033"   --->   Operation 3355 'add' 'add_ln813_3137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln813_617 = sext i15 %add_ln813_3137"   --->   Operation 3356 'sext' 'sext_ln813_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3138 = add i16 %sext_ln813_617, i16 %add_ln813_3136"   --->   Operation 3357 'add' 'add_ln813_3138' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3139 = add i16 %mult_V_2721, i16 %sext_ln818_1390"   --->   Operation 3358 'add' 'add_ln813_3139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3359 [1/1] (0.78ns)   --->   "%add_ln813_3140 = add i16 %mult_V_2840, i16 %mult_V_2898"   --->   Operation 3359 'add' 'add_ln813_3140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3360 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3141 = add i16 %add_ln813_3140, i16 %add_ln813_3139"   --->   Operation 3360 'add' 'add_ln813_3141' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3361 [1/1] (0.77ns)   --->   "%add_ln813_3143 = add i16 %sext_ln818_1492, i16 %sext_ln818_1532"   --->   Operation 3361 'add' 'add_ln813_3143' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3362 [1/1] (0.78ns)   --->   "%add_ln813_3144 = add i16 %sext_ln818_1561, i16 %mult_V_3139"   --->   Operation 3362 'add' 'add_ln813_3144' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3146 = add i16 %mult_V_3198, i16 %sext_ln818_1659"   --->   Operation 3363 'add' 'add_ln813_3146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3147 = add i16 %sext_ln818_1701, i16 296"   --->   Operation 3364 'add' 'add_ln813_3147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3148 = add i16 %add_ln813_3147, i16 %sext_ln818_1679"   --->   Operation 3365 'add' 'add_ln813_3148' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3149 = add i16 %add_ln813_3148, i16 %add_ln813_3146"   --->   Operation 3366 'add' 'add_ln813_3149' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3152 = add i16 %mult_V_2491, i16 %mult_V_2610"   --->   Operation 3367 'add' 'add_ln813_3152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3368 [1/1] (0.78ns)   --->   "%add_ln813_3153 = add i16 %mult_V_2665, i16 %sext_ln818_1363"   --->   Operation 3368 'add' 'add_ln813_3153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3369 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3154 = add i16 %add_ln813_3153, i16 %add_ln813_3152"   --->   Operation 3369 'add' 'add_ln813_3154' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3155 = add i16 %sext_ln818_1391, i16 %mult_V_2841"   --->   Operation 3370 'add' 'add_ln813_3155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3371 [1/1] (0.77ns)   --->   "%add_ln813_3156 = add i16 %sext_ln818_1460, i16 %sext_ln818_1493"   --->   Operation 3371 'add' 'add_ln813_3156' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3157 = add i16 %add_ln813_3156, i16 %add_ln813_3155"   --->   Operation 3372 'add' 'add_ln813_3157' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3373 [1/1] (0.78ns)   --->   "%add_ln813_3159 = add i16 %mult_V_3020, i16 %mult_V_3081"   --->   Operation 3373 'add' 'add_ln813_3159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3374 [1/1] (0.78ns)   --->   "%add_ln813_3160 = add i16 %mult_V_3141, i16 %sext_ln818_1619"   --->   Operation 3374 'add' 'add_ln813_3160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3161 = add i16 %add_ln813_3160, i16 %add_ln813_3159"   --->   Operation 3375 'add' 'add_ln813_3161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3162 = add i16 %sext_ln818_1660, i16 %mult_V_3368"   --->   Operation 3376 'add' 'add_ln813_3162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3377 [1/1] (0.70ns)   --->   "%add_ln813_3163 = add i8 %sext_ln17_66, i8 185"   --->   Operation 3377 'add' 'add_ln813_3163' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i8 %add_ln813_3163"   --->   Operation 3378 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3164 = add i16 %sext_ln813_51, i16 %add_ln813_3162"   --->   Operation 3379 'add' 'add_ln813_3164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3165 = add i16 %add_ln813_3164, i16 %add_ln813_3161"   --->   Operation 3380 'add' 'add_ln813_3165' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3167 = add i16 %mult_V_2492, i16 %mult_V_2555"   --->   Operation 3381 'add' 'add_ln813_3167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3382 [1/1] (0.78ns)   --->   "%add_ln813_3168 = add i16 %mult_V_2611, i16 %mult_V_2666"   --->   Operation 3382 'add' 'add_ln813_3168' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3383 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3169 = add i16 %add_ln813_3168, i16 %add_ln813_3167"   --->   Operation 3383 'add' 'add_ln813_3169' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3170 = add i16 %mult_V_2723, i16 %sext_ln818_1380"   --->   Operation 3384 'add' 'add_ln813_3170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3385 [1/1] (0.78ns)   --->   "%add_ln813_3171 = add i16 %mult_V_2842, i16 %sext_ln818_1461"   --->   Operation 3385 'add' 'add_ln813_3171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3386 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3172 = add i16 %add_ln813_3171, i16 %add_ln813_3170"   --->   Operation 3386 'add' 'add_ln813_3172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3387 [1/1] (0.78ns)   --->   "%add_ln813_3174 = add i16 %sext_ln818_1494, i16 %mult_V_3021"   --->   Operation 3387 'add' 'add_ln813_3174' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3388 [1/1] (0.77ns)   --->   "%add_ln813_3175 = add i16 %sext_ln818_1562, i16 %sext_ln818_1592"   --->   Operation 3388 'add' 'add_ln813_3175' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3177 = add i16 %sext_ln818_1620, i16 %sext_ln818_1643"   --->   Operation 3389 'add' 'add_ln813_3177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3178 = add i16 %sext_ln818_1702, i16 189"   --->   Operation 3390 'add' 'add_ln813_3178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3391 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3179 = add i16 %add_ln813_3178, i16 %sext_ln818_1680"   --->   Operation 3391 'add' 'add_ln813_3179' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3180 = add i16 %add_ln813_3179, i16 %add_ln813_3177"   --->   Operation 3392 'add' 'add_ln813_3180' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3393 [1/1] (0.76ns)   --->   "%add_ln813_3183 = add i15 %sext_ln17_1003, i15 %sext_ln17_1011"   --->   Operation 3393 'add' 'add_ln813_3183' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln813_618 = sext i15 %add_ln813_3183"   --->   Operation 3394 'sext' 'sext_ln813_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3184 = add i16 %sext_ln818_1318, i16 %mult_V_2667"   --->   Operation 3395 'add' 'add_ln813_3184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3396 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3185 = add i16 %add_ln813_3184, i16 %sext_ln813_618"   --->   Operation 3396 'add' 'add_ln813_3185' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3186 = add i16 %mult_V_2724, i16 %sext_ln818_1392"   --->   Operation 3397 'add' 'add_ln813_3186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3398 [1/1] (0.77ns)   --->   "%add_ln813_3187 = add i16 %sext_ln818_1426, i16 %sext_ln818_1462"   --->   Operation 3398 'add' 'add_ln813_3187' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3399 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3188 = add i16 %add_ln813_3187, i16 %add_ln813_3186"   --->   Operation 3399 'add' 'add_ln813_3188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3400 [1/1] (0.77ns)   --->   "%add_ln813_3190 = add i16 %sext_ln818_1495, i16 %sext_ln818_1533"   --->   Operation 3400 'add' 'add_ln813_3190' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3401 [1/1] (0.78ns)   --->   "%add_ln813_3191 = add i16 %mult_V_3083, i16 %mult_V_3143"   --->   Operation 3401 'add' 'add_ln813_3191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3193 = add i16 %sext_ln818_1621, i16 %sext_ln818_1661"   --->   Operation 3402 'add' 'add_ln813_3193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3194 = add i16 %mult_V_3370, i16 18"   --->   Operation 3403 'add' 'add_ln813_3194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3404 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3195 = add i16 %add_ln813_3194, i16 %sext_ln818_1681"   --->   Operation 3404 'add' 'add_ln813_3195' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3196 = add i16 %add_ln813_3195, i16 %add_ln813_3193"   --->   Operation 3405 'add' 'add_ln813_3196' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3199 = add i16 %mult_V_2494, i16 %sext_ln818_1291"   --->   Operation 3406 'add' 'add_ln813_3199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3407 [1/1] (0.78ns)   --->   "%add_ln813_3200 = add i16 %sext_ln818_1310, i16 %mult_V_2668"   --->   Operation 3407 'add' 'add_ln813_3200' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3408 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3201 = add i16 %add_ln813_3200, i16 %add_ln813_3199"   --->   Operation 3408 'add' 'add_ln813_3201' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3202 = add i16 %sext_ln818_1364, i16 %sext_ln818_1393"   --->   Operation 3409 'add' 'add_ln813_3202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3410 [1/1] (0.78ns)   --->   "%add_ln813_3203 = add i16 %sext_ln818_1427, i16 %mult_V_2902"   --->   Operation 3410 'add' 'add_ln813_3203' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3204 = add i16 %add_ln813_3203, i16 %add_ln813_3202"   --->   Operation 3411 'add' 'add_ln813_3204' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3412 [1/1] (0.77ns)   --->   "%add_ln813_3206 = add i16 %sext_ln818_1496, i16 %sext_ln818_1534"   --->   Operation 3412 'add' 'add_ln813_3206' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3413 [1/1] (0.77ns)   --->   "%add_ln813_3207 = add i16 %sext_ln818_1563, i16 %sext_ln818_1587"   --->   Operation 3413 'add' 'add_ln813_3207' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3414 [1/1] (0.74ns)   --->   "%add_ln813_3209 = add i13 %sext_ln17_1122, i13 %sext_ln17_1133"   --->   Operation 3414 'add' 'add_ln813_3209' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln813_619 = sext i13 %add_ln813_3209"   --->   Operation 3415 'sext' 'sext_ln813_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.78ns)   --->   "%add_ln813_3210 = add i16 %mult_V_3371, i16 298"   --->   Operation 3416 'add' 'add_ln813_3210' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3211 = add i16 %add_ln813_3210, i16 %sext_ln818_1682"   --->   Operation 3417 'add' 'add_ln813_3211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3418 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3212 = add i16 %add_ln813_3211, i16 %sext_ln813_619"   --->   Operation 3418 'add' 'add_ln813_3212' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3419 [1/1] (0.76ns)   --->   "%add_ln813_3215 = add i15 %sext_ln17_1004, i15 %sext_ln17_1012"   --->   Operation 3419 'add' 'add_ln813_3215' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln813_620 = sext i15 %add_ln813_3215"   --->   Operation 3420 'sext' 'sext_ln813_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3216 = add i16 %sext_ln818_1314, i16 %mult_V_2669"   --->   Operation 3421 'add' 'add_ln813_3216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3422 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3217 = add i16 %add_ln813_3216, i16 %sext_ln813_620"   --->   Operation 3422 'add' 'add_ln813_3217' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3423 [1/1] (0.76ns)   --->   "%add_ln813_3218 = add i15 %sext_ln17_1043, i15 %sext_ln17_1051"   --->   Operation 3423 'add' 'add_ln813_3218' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln813_621 = sext i15 %add_ln813_3218"   --->   Operation 3424 'sext' 'sext_ln813_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.76ns)   --->   "%add_ln813_3219 = add i15 %sext_ln17_1068, i15 %sext_ln17_1078"   --->   Operation 3425 'add' 'add_ln813_3219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln813_622 = sext i15 %add_ln813_3219"   --->   Operation 3426 'sext' 'sext_ln813_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.77ns)   --->   "%add_ln813_3220 = add i16 %sext_ln813_622, i16 %sext_ln813_621"   --->   Operation 3427 'add' 'add_ln813_3220' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3428 [1/1] (0.78ns)   --->   "%add_ln813_3222 = add i16 %mult_V_3025, i16 %sext_ln818_1564"   --->   Operation 3428 'add' 'add_ln813_3222' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3429 [1/1] (0.78ns)   --->   "%add_ln813_3223 = add i16 %mult_V_3144, i16 %sext_ln818_1623"   --->   Operation 3429 'add' 'add_ln813_3223' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3225 = add i16 %sext_ln818_1643, i16 %mult_V_3315"   --->   Operation 3430 'add' 'add_ln813_3225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3431 [1/1] (0.73ns)   --->   "%add_ln813_3226 = add i12 %sext_ln17_72, i12 228"   --->   Operation 3431 'add' 'add_ln813_3226' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln813_623 = sext i12 %add_ln813_3226"   --->   Operation 3432 'sext' 'sext_ln813_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.75ns)   --->   "%add_ln813_3227 = add i14 %sext_ln813_623, i14 %sext_ln17_1150"   --->   Operation 3433 'add' 'add_ln813_3227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln813_624 = sext i14 %add_ln813_3227"   --->   Operation 3434 'sext' 'sext_ln813_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3228 = add i16 %sext_ln813_624, i16 %add_ln813_3225"   --->   Operation 3435 'add' 'add_ln813_3228' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3231 = add i16 %mult_V_2497, i16 %sext_ln818_1293"   --->   Operation 3436 'add' 'add_ln813_3231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3437 [1/1] (0.78ns)   --->   "%add_ln813_3232 = add i16 %mult_V_2602, i16 %mult_V_2670"   --->   Operation 3437 'add' 'add_ln813_3232' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3233 = add i16 %add_ln813_3232, i16 %add_ln813_3231"   --->   Operation 3438 'add' 'add_ln813_3233' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3234 = add i16 %mult_V_2728, i16 %sext_ln818_1394"   --->   Operation 3439 'add' 'add_ln813_3234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3440 [1/1] (0.77ns)   --->   "%add_ln813_3235 = add i16 %sext_ln818_1428, i16 %sext_ln818_1463"   --->   Operation 3440 'add' 'add_ln813_3235' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3441 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3236 = add i16 %add_ln813_3235, i16 %add_ln813_3234"   --->   Operation 3441 'add' 'add_ln813_3236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3442 [1/1] (0.77ns)   --->   "%add_ln813_3238 = add i16 %sext_ln818_1498, i16 %sext_ln818_1536"   --->   Operation 3442 'add' 'add_ln813_3238' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3443 [1/1] (0.78ns)   --->   "%add_ln813_3239 = add i16 %sext_ln818_1565, i16 %mult_V_3145"   --->   Operation 3443 'add' 'add_ln813_3239' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3444 [1/1] (0.74ns)   --->   "%add_ln813_3242 = add i13 %sext_ln17_1151, i13 209"   --->   Operation 3444 'add' 'add_ln813_3242' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln813_625 = sext i13 %add_ln813_3242"   --->   Operation 3445 'sext' 'sext_ln813_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.77ns)   --->   "%add_ln813_3243 = add i16 %sext_ln813_625, i16 %sext_ln818_1683"   --->   Operation 3446 'add' 'add_ln813_3243' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3247 = add i16 %mult_V_2498, i16 %sext_ln818_1294"   --->   Operation 3447 'add' 'add_ln813_3247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3448 [1/1] (0.78ns)   --->   "%add_ln813_3248 = add i16 %mult_V_2614, i16 %sext_ln818_1341"   --->   Operation 3448 'add' 'add_ln813_3248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3449 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3249 = add i16 %add_ln813_3248, i16 %add_ln813_3247"   --->   Operation 3449 'add' 'add_ln813_3249' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3250 = add i16 %sext_ln818_1365, i16 %mult_V_2788"   --->   Operation 3450 'add' 'add_ln813_3250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3451 [1/1] (0.75ns)   --->   "%add_ln813_3251 = add i14 %sext_ln17_1057, i14 %sext_ln17_1069"   --->   Operation 3451 'add' 'add_ln813_3251' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln813_626 = sext i14 %add_ln813_3251"   --->   Operation 3452 'sext' 'sext_ln813_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3252 = add i16 %sext_ln813_626, i16 %add_ln813_3250"   --->   Operation 3453 'add' 'add_ln813_3252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3454 [1/1] (0.77ns)   --->   "%add_ln813_3254 = add i16 %sext_ln818_1499, i16 %sext_ln818_1566"   --->   Operation 3454 'add' 'add_ln813_3254' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3455 [1/1] (0.77ns)   --->   "%add_ln813_3255 = add i16 %sext_ln818_1583, i16 %sext_ln818_1625"   --->   Operation 3455 'add' 'add_ln813_3255' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3257 = add i16 %sext_ln818_1663, i16 %sext_ln818_1684"   --->   Operation 3456 'add' 'add_ln813_3257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3457 [1/1] (0.78ns)   --->   "%add_ln813_3258 = add i16 %mult_V_3374, i16 65508"   --->   Operation 3457 'add' 'add_ln813_3258' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3259 = add i16 %add_ln813_3258, i16 %add_ln813_3257"   --->   Operation 3458 'add' 'add_ln813_3259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3262 = add i16 %sext_ln818_1259, i16 %mult_V_2562"   --->   Operation 3459 'add' 'add_ln813_3262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3460 [1/1] (0.78ns)   --->   "%add_ln813_3263 = add i16 %sext_ln818_1320, i16 %mult_V_2672"   --->   Operation 3460 'add' 'add_ln813_3263' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3461 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3264 = add i16 %add_ln813_3263, i16 %add_ln813_3262"   --->   Operation 3461 'add' 'add_ln813_3264' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3265 = add i16 %mult_V_2728, i16 %sext_ln818_1395"   --->   Operation 3462 'add' 'add_ln813_3265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3463 [1/1] (0.78ns)   --->   "%add_ln813_3266 = add i16 %sext_ln818_1429, i16 %mult_V_2906"   --->   Operation 3463 'add' 'add_ln813_3266' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3267 = add i16 %add_ln813_3266, i16 %add_ln813_3265"   --->   Operation 3464 'add' 'add_ln813_3267' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3465 [1/1] (0.78ns)   --->   "%add_ln813_3269 = add i16 %sext_ln818_1500, i16 %mult_V_3027"   --->   Operation 3465 'add' 'add_ln813_3269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.78ns)   --->   "%add_ln813_3270 = add i16 %sext_ln818_1567, i16 %mult_V_3146"   --->   Operation 3466 'add' 'add_ln813_3270' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3272 = add i16 %sext_ln818_1626, i16 %mult_V_3263"   --->   Operation 3467 'add' 'add_ln813_3272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3273 = add i16 %sext_ln818_1703, i16 337"   --->   Operation 3468 'add' 'add_ln813_3273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3469 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3274 = add i16 %add_ln813_3273, i16 %sext_ln818_1685"   --->   Operation 3469 'add' 'add_ln813_3274' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3275 = add i16 %add_ln813_3274, i16 %add_ln813_3272"   --->   Operation 3470 'add' 'add_ln813_3275' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3278 = add i16 %sext_ln818_1260, i16 %sext_ln818_1295"   --->   Operation 3471 'add' 'add_ln813_3278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3472 [1/1] (0.78ns)   --->   "%add_ln813_3279 = add i16 %sext_ln818_1321, i16 %mult_V_2673"   --->   Operation 3472 'add' 'add_ln813_3279' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3473 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3280 = add i16 %add_ln813_3279, i16 %add_ln813_3278"   --->   Operation 3473 'add' 'add_ln813_3280' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3281 = add i16 %sext_ln818_1366, i16 %sext_ln818_1430"   --->   Operation 3474 'add' 'add_ln813_3281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3475 [1/1] (0.75ns)   --->   "%add_ln813_3282 = add i14 %sext_ln17_1070, i14 %sext_ln17_1079"   --->   Operation 3475 'add' 'add_ln813_3282' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln813_627 = sext i14 %add_ln813_3282"   --->   Operation 3476 'sext' 'sext_ln813_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3283 = add i16 %sext_ln813_627, i16 %add_ln813_3281"   --->   Operation 3477 'add' 'add_ln813_3283' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3478 [1/1] (0.77ns)   --->   "%add_ln813_3285 = add i16 %sext_ln818_1537, i16 %sext_ln818_1568"   --->   Operation 3478 'add' 'add_ln813_3285' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3479 [1/1] (0.76ns)   --->   "%add_ln813_3286 = add i15 %sext_ln17_1106, i15 %sext_ln17_1123"   --->   Operation 3479 'add' 'add_ln813_3286' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3288 = add i16 %sext_ln818_1664, i16 %mult_V_3319"   --->   Operation 3480 'add' 'add_ln813_3288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3481 [1/1] (0.78ns)   --->   "%add_ln813_3289 = add i16 %mult_V_3376, i16 17"   --->   Operation 3481 'add' 'add_ln813_3289' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3482 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3290 = add i16 %add_ln813_3289, i16 %add_ln813_3288"   --->   Operation 3482 'add' 'add_ln813_3290' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3293 = add i16 %sext_ln818_1261, i16 %sext_ln818_1296"   --->   Operation 3483 'add' 'add_ln813_3293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3484 [1/1] (0.78ns)   --->   "%add_ln813_3294 = add i16 %mult_V_2617, i16 %mult_V_2674"   --->   Operation 3484 'add' 'add_ln813_3294' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3295 = add i16 %add_ln813_3294, i16 %add_ln813_3293"   --->   Operation 3485 'add' 'add_ln813_3295' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3296 = add i16 %sext_ln818_1367, i16 %mult_V_2790"   --->   Operation 3486 'add' 'add_ln813_3296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3487 [1/1] (0.78ns)   --->   "%add_ln813_3297 = add i16 %sext_ln818_1431, i16 %mult_V_2908"   --->   Operation 3487 'add' 'add_ln813_3297' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3488 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3298 = add i16 %add_ln813_3297, i16 %add_ln813_3296"   --->   Operation 3488 'add' 'add_ln813_3298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3489 [1/1] (0.77ns)   --->   "%add_ln813_3300 = add i16 %sext_ln818_1501, i16 %sext_ln818_1538"   --->   Operation 3489 'add' 'add_ln813_3300' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3490 [1/1] (0.78ns)   --->   "%add_ln813_3301 = add i16 %sext_ln818_1569, i16 %mult_V_3148"   --->   Operation 3490 'add' 'add_ln813_3301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3303 = add i16 %sext_ln818_1627, i16 %sext_ln818_1665"   --->   Operation 3491 'add' 'add_ln813_3303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3304 = add i16 %mult_V_3349, i16 65447"   --->   Operation 3492 'add' 'add_ln813_3304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3493 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3305 = add i16 %add_ln813_3304, i16 %mult_V_3320"   --->   Operation 3493 'add' 'add_ln813_3305' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3306 = add i16 %add_ln813_3305, i16 %add_ln813_3303"   --->   Operation 3494 'add' 'add_ln813_3306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3309 = add i16 %mult_V_2502, i16 %mult_V_2565"   --->   Operation 3495 'add' 'add_ln813_3309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3496 [1/1] (0.77ns)   --->   "%add_ln813_3310 = add i16 %sext_ln818_1322, i16 %sext_ln818_1342"   --->   Operation 3496 'add' 'add_ln813_3310' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3497 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3311 = add i16 %add_ln813_3310, i16 %add_ln813_3309"   --->   Operation 3497 'add' 'add_ln813_3311' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3312 = add i16 %sext_ln818_1368, i16 %sext_ln818_1396"   --->   Operation 3498 'add' 'add_ln813_3312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3499 [1/1] (0.75ns)   --->   "%add_ln813_3313 = add i14 %sext_ln17_1058, i14 %sext_ln17_1071"   --->   Operation 3499 'add' 'add_ln813_3313' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln813_629 = sext i14 %add_ln813_3313"   --->   Operation 3500 'sext' 'sext_ln813_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3314 = add i16 %sext_ln813_629, i16 %add_ln813_3312"   --->   Operation 3501 'add' 'add_ln813_3314' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3502 [1/1] (0.78ns)   --->   "%add_ln813_3316 = add i16 %sext_ln818_1539, i16 %mult_V_3092"   --->   Operation 3502 'add' 'add_ln813_3316' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3503 [1/1] (0.78ns)   --->   "%add_ln813_3317 = add i16 %mult_V_3149, i16 %sext_ln818_1628"   --->   Operation 3503 'add' 'add_ln813_3317' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3319 = add i16 %mult_V_3266, i16 %sext_ln818_1686"   --->   Operation 3504 'add' 'add_ln813_3319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3505 [1/1] (0.72ns)   --->   "%add_ln813_3320 = add i11 %sext_ln17_75, i11 32"   --->   Operation 3505 'add' 'add_ln813_3320' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i11 %add_ln813_3320"   --->   Operation 3506 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.78ns)   --->   "%add_ln813_3321 = add i16 %sext_ln813_53, i16 %mult_V_3377"   --->   Operation 3507 'add' 'add_ln813_3321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3508 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3322 = add i16 %add_ln813_3321, i16 %add_ln813_3319"   --->   Operation 3508 'add' 'add_ln813_3322' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3325 = add i16 %sext_ln818_1262, i16 %mult_V_2566"   --->   Operation 3509 'add' 'add_ln813_3325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3510 [1/1] (0.76ns)   --->   "%add_ln813_3326 = add i15 %sext_ln17_1022, i15 %sext_ln17_1034"   --->   Operation 3510 'add' 'add_ln813_3326' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln813_630 = sext i15 %add_ln813_3326"   --->   Operation 3511 'sext' 'sext_ln813_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3327 = add i16 %sext_ln813_630, i16 %add_ln813_3325"   --->   Operation 3512 'add' 'add_ln813_3327' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3328 = add i16 %mult_V_2733, i16 %sext_ln818_1397"   --->   Operation 3513 'add' 'add_ln813_3328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3514 [1/1] (0.78ns)   --->   "%add_ln813_3329 = add i16 %sext_ln818_1464, i16 %mult_V_2970"   --->   Operation 3514 'add' 'add_ln813_3329' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3330 = add i16 %add_ln813_3329, i16 %add_ln813_3328"   --->   Operation 3515 'add' 'add_ln813_3330' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3516 [1/1] (0.77ns)   --->   "%add_ln813_3332 = add i16 %sext_ln818_1540, i16 %sext_ln818_1570"   --->   Operation 3516 'add' 'add_ln813_3332' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3517 [1/1] (0.77ns)   --->   "%add_ln813_3333 = add i16 %sext_ln818_1593, i16 %sext_ln818_1629"   --->   Operation 3517 'add' 'add_ln813_3333' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3334 = add i16 %add_ln813_3333, i16 %add_ln813_3332"   --->   Operation 3518 'add' 'add_ln813_3334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3335 = add i16 %sext_ln818_1666, i16 %mult_V_3322"   --->   Operation 3519 'add' 'add_ln813_3335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3520 [1/1] (0.71ns)   --->   "%add_ln813_3336 = add i9 %sext_ln17_84, i9 337"   --->   Operation 3520 'add' 'add_ln813_3336' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i9 %add_ln813_3336"   --->   Operation 3521 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3337 = add i16 %zext_ln813_19, i16 %add_ln813_3335"   --->   Operation 3522 'add' 'add_ln813_3337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3523 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3338 = add i16 %add_ln813_3337, i16 %add_ln813_3334"   --->   Operation 3523 'add' 'add_ln813_3338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3340 = add i16 %sext_ln818_1263, i16 %sext_ln818_1297"   --->   Operation 3524 'add' 'add_ln813_3340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3525 [1/1] (0.78ns)   --->   "%add_ln813_3341 = add i16 %mult_V_2620, i16 %sext_ln818_1343"   --->   Operation 3525 'add' 'add_ln813_3341' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3526 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3342 = add i16 %add_ln813_3341, i16 %add_ln813_3340"   --->   Operation 3526 'add' 'add_ln813_3342' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3527 [1/1] (0.73ns)   --->   "%add_ln813_3343 = add i12 %sext_ln17_1052, i12 %sext_ln17_1059"   --->   Operation 3527 'add' 'add_ln813_3343' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln813_631 = sext i12 %add_ln813_3343"   --->   Operation 3528 'sext' 'sext_ln813_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3344 = add i16 %mult_V_2911, i16 %sext_ln818_1502"   --->   Operation 3529 'add' 'add_ln813_3344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3530 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3345 = add i16 %add_ln813_3344, i16 %sext_ln813_631"   --->   Operation 3530 'add' 'add_ln813_3345' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3531 [1/1] (0.78ns)   --->   "%add_ln813_3347 = add i16 %sext_ln818_1541, i16 %mult_V_3094"   --->   Operation 3531 'add' 'add_ln813_3347' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.78ns)   --->   "%add_ln813_3348 = add i16 %sext_ln818_1594, i16 %mult_V_3212"   --->   Operation 3532 'add' 'add_ln813_3348' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3350 = add i16 %sext_ln818_1640, i16 %mult_V_3323"   --->   Operation 3533 'add' 'add_ln813_3350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3534 [1/1] (0.72ns)   --->   "%add_ln813_3351 = add i11 %sext_ln17_70, i11 224"   --->   Operation 3534 'add' 'add_ln813_3351' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i11 %add_ln813_3351"   --->   Operation 3535 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.78ns)   --->   "%add_ln813_3352 = add i16 %sext_ln813_54, i16 %mult_V_3378"   --->   Operation 3536 'add' 'add_ln813_3352' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3537 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3353 = add i16 %add_ln813_3352, i16 %add_ln813_3350"   --->   Operation 3537 'add' 'add_ln813_3353' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3356 = add i16 %sext_ln818_1323, i16 %mult_V_2678"   --->   Operation 3538 'add' 'add_ln813_3356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3539 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3357 = add i16 %add_ln813_3356, i16 %sext_ln818_1264"   --->   Operation 3539 'add' 'add_ln813_3357' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3540 [1/1] (0.76ns)   --->   "%add_ln813_3358 = add i15 %sext_ln17_1044, i15 %sext_ln17_1053"   --->   Operation 3540 'add' 'add_ln813_3358' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln813_632 = sext i15 %add_ln813_3358"   --->   Operation 3541 'sext' 'sext_ln813_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.76ns)   --->   "%add_ln813_3359 = add i15 %sext_ln17_1060, i15 %sext_ln17_1072"   --->   Operation 3542 'add' 'add_ln813_3359' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln813_633 = sext i15 %add_ln813_3359"   --->   Operation 3543 'sext' 'sext_ln813_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.77ns)   --->   "%add_ln813_3360 = add i16 %sext_ln813_633, i16 %sext_ln813_632"   --->   Operation 3544 'add' 'add_ln813_3360' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3545 [1/1] (0.78ns)   --->   "%add_ln813_3362 = add i16 %mult_V_2972, i16 %sext_ln818_1523"   --->   Operation 3545 'add' 'add_ln813_3362' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3546 [1/1] (0.78ns)   --->   "%add_ln813_3363 = add i16 %mult_V_3095, i16 %sext_ln818_1595"   --->   Operation 3546 'add' 'add_ln813_3363' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3364 = add i16 %add_ln813_3363, i16 %add_ln813_3362"   --->   Operation 3547 'add' 'add_ln813_3364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3365 = add i14 %sext_ln17_1121, i14 %sext_ln17_1152"   --->   Operation 3548 'add' 'add_ln813_3365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3549 [1/1] (0.71ns)   --->   "%add_ln813_3366 = add i9 %sext_ln17_67, i9 370"   --->   Operation 3549 'add' 'add_ln813_3366' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln813_634 = sext i9 %add_ln813_3366"   --->   Operation 3550 'sext' 'sext_ln813_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3367 = add i14 %sext_ln813_634, i14 %add_ln813_3365"   --->   Operation 3551 'add' 'add_ln813_3367' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln813_635 = sext i14 %add_ln813_3367"   --->   Operation 3552 'sext' 'sext_ln813_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3368 = add i16 %sext_ln813_635, i16 %add_ln813_3364"   --->   Operation 3553 'add' 'add_ln813_3368' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3370 = add i16 %sext_ln818_1265, i16 %sext_ln818_1298"   --->   Operation 3554 'add' 'add_ln813_3370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3555 [1/1] (0.77ns)   --->   "%add_ln813_3371 = add i16 %sext_ln818_1324, i16 %sext_ln818_1344"   --->   Operation 3555 'add' 'add_ln813_3371' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3556 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3372 = add i16 %add_ln813_3371, i16 %add_ln813_3370"   --->   Operation 3556 'add' 'add_ln813_3372' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3373 = add i16 %mult_V_2736, i16 %sext_ln818_1398"   --->   Operation 3557 'add' 'add_ln813_3373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3558 [1/1] (0.78ns)   --->   "%add_ln813_3374 = add i16 %sext_ln818_1433, i16 %mult_V_2913"   --->   Operation 3558 'add' 'add_ln813_3374' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3559 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3375 = add i16 %add_ln813_3374, i16 %add_ln813_3373"   --->   Operation 3559 'add' 'add_ln813_3375' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3560 [1/1] (0.78ns)   --->   "%add_ln813_3377 = add i16 %mult_V_2973, i16 %mult_V_3033"   --->   Operation 3560 'add' 'add_ln813_3377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3561 [1/1] (0.76ns)   --->   "%add_ln813_3378 = add i15 %sext_ln17_1093, i15 %sext_ln17_1124"   --->   Operation 3561 'add' 'add_ln813_3378' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3380 = add i16 %sext_ln818_1667, i16 %sext_ln818_1687"   --->   Operation 3562 'add' 'add_ln813_3380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3563 [1/1] (0.75ns)   --->   "%add_ln813_3381 = add i14 %sext_ln17_1153, i14 197"   --->   Operation 3563 'add' 'add_ln813_3381' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln813_637 = sext i14 %add_ln813_3381"   --->   Operation 3564 'sext' 'sext_ln813_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3382 = add i16 %sext_ln813_637, i16 %add_ln813_3380"   --->   Operation 3565 'add' 'add_ln813_3382' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3385 = add i16 %mult_V_2570, i16 %sext_ln818_1336"   --->   Operation 3566 'add' 'add_ln813_3385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3567 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3386 = add i16 %add_ln813_3385, i16 %sext_ln818_1266"   --->   Operation 3567 'add' 'add_ln813_3386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3387 = add i16 %sext_ln818_1369, i16 %sext_ln818_1399"   --->   Operation 3568 'add' 'add_ln813_3387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3569 [1/1] (0.77ns)   --->   "%add_ln813_3388 = add i16 %sext_ln818_1434, i16 %sext_ln818_1465"   --->   Operation 3569 'add' 'add_ln813_3388' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3570 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3389 = add i16 %add_ln813_3388, i16 %add_ln813_3387"   --->   Operation 3570 'add' 'add_ln813_3389' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3571 [1/1] (0.78ns)   --->   "%add_ln813_3391 = add i16 %mult_V_3097, i16 %mult_V_3153"   --->   Operation 3571 'add' 'add_ln813_3391' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3572 [1/1] (0.75ns)   --->   "%add_ln813_3393 = add i14 %sext_ln17_1125, i14 %sext_ln17_1132"   --->   Operation 3572 'add' 'add_ln813_3393' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln813_638 = sext i14 %add_ln813_3393"   --->   Operation 3573 'sext' 'sext_ln813_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3394 = add i15 %sext_ln17_1154, i15 53"   --->   Operation 3574 'add' 'add_ln813_3394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3575 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3395 = add i15 %add_ln813_3394, i15 %sext_ln813_638"   --->   Operation 3575 'add' 'add_ln813_3395' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3398 = add i16 %mult_V_2508, i16 %mult_V_2571"   --->   Operation 3576 'add' 'add_ln813_3398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3577 [1/1] (0.78ns)   --->   "%add_ln813_3399 = add i16 %sext_ln818_1325, i16 %mult_V_2680"   --->   Operation 3577 'add' 'add_ln813_3399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3578 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3400 = add i16 %add_ln813_3399, i16 %add_ln813_3398"   --->   Operation 3578 'add' 'add_ln813_3400' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3401 = add i16 %sext_ln818_1370, i16 %sext_ln818_1400"   --->   Operation 3579 'add' 'add_ln813_3401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3580 [1/1] (0.78ns)   --->   "%add_ln813_3402 = add i16 %sext_ln818_1435, i16 %mult_V_2915"   --->   Operation 3580 'add' 'add_ln813_3402' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3581 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3403 = add i16 %add_ln813_3402, i16 %add_ln813_3401"   --->   Operation 3581 'add' 'add_ln813_3403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3582 [1/1] (0.77ns)   --->   "%add_ln813_3405 = add i16 %sext_ln818_1504, i16 %sext_ln818_1542"   --->   Operation 3582 'add' 'add_ln813_3405' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3583 [1/1] (0.77ns)   --->   "%add_ln813_3406 = add i16 %sext_ln818_1571, i16 %sext_ln818_1596"   --->   Operation 3583 'add' 'add_ln813_3406' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3408 = add i16 %sext_ln818_1630, i16 %sext_ln818_1668"   --->   Operation 3584 'add' 'add_ln813_3408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3585 [1/1] (0.75ns)   --->   "%add_ln813_3409 = add i14 %sext_ln17_1155, i14 358"   --->   Operation 3585 'add' 'add_ln813_3409' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln813_640 = sext i14 %add_ln813_3409"   --->   Operation 3586 'sext' 'sext_ln813_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.78ns)   --->   "%add_ln813_3410 = add i16 %sext_ln813_640, i16 %mult_V_3325"   --->   Operation 3587 'add' 'add_ln813_3410' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3588 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3411 = add i16 %add_ln813_3410, i16 %add_ln813_3408"   --->   Operation 3588 'add' 'add_ln813_3411' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3589 [1/1] (0.76ns)   --->   "%add_ln813_3414 = add i15 %sext_ln17_1005, i15 %sext_ln17_1023"   --->   Operation 3589 'add' 'add_ln813_3414' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln813_641 = sext i15 %add_ln813_3414"   --->   Operation 3590 'sext' 'sext_ln813_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3415 = add i16 %mult_V_2681, i16 %mult_V_2739"   --->   Operation 3591 'add' 'add_ln813_3415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3416 = add i16 %add_ln813_3415, i16 %sext_ln813_641"   --->   Operation 3592 'add' 'add_ln813_3416' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3593 [1/1] (0.76ns)   --->   "%add_ln813_3417 = add i15 %sext_ln17_1050, i15 %sext_ln17_1061"   --->   Operation 3593 'add' 'add_ln813_3417' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln813_642 = sext i15 %add_ln813_3417"   --->   Operation 3594 'sext' 'sext_ln813_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3418 = add i16 %sext_ln818_1466, i16 %sext_ln818_1505"   --->   Operation 3595 'add' 'add_ln813_3418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3419 = add i16 %add_ln813_3418, i16 %sext_ln813_642"   --->   Operation 3596 'add' 'add_ln813_3419' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3597 [1/1] (0.78ns)   --->   "%add_ln813_3421 = add i16 %mult_V_3035, i16 %sext_ln818_1597"   --->   Operation 3597 'add' 'add_ln813_3421' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3598 [1/1] (0.78ns)   --->   "%add_ln813_3422 = add i16 %sext_ln818_1631, i16 %mult_V_3270"   --->   Operation 3598 'add' 'add_ln813_3422' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3423 = add i16 %add_ln813_3422, i16 %add_ln813_3421"   --->   Operation 3599 'add' 'add_ln813_3423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3424 = add i16 %sext_ln818_1688, i16 %sext_ln818_1704"   --->   Operation 3600 'add' 'add_ln813_3424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3601 [1/1] (0.70ns)   --->   "%add_ln813_3425 = add i7 %sext_ln17_65, i7 %sext_ln17_78"   --->   Operation 3601 'add' 'add_ln813_3425' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i7 %add_ln813_3425"   --->   Operation 3602 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.70ns)   --->   "%add_ln813_3426 = add i8 %sext_ln813_56, i8 70"   --->   Operation 3603 'add' 'add_ln813_3426' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i8 %add_ln813_3426"   --->   Operation 3604 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3427 = add i16 %zext_ln813_20, i16 %add_ln813_3424"   --->   Operation 3605 'add' 'add_ln813_3427' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3606 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3428 = add i16 %add_ln813_3427, i16 %add_ln813_3423"   --->   Operation 3606 'add' 'add_ln813_3428' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3430 = add i16 %mult_V_2510, i16 %mult_V_2572"   --->   Operation 3607 'add' 'add_ln813_3430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3608 [1/1] (0.78ns)   --->   "%add_ln813_3431 = add i16 %mult_V_2625, i16 %sext_ln818_1345"   --->   Operation 3608 'add' 'add_ln813_3431' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3432 = add i16 %add_ln813_3431, i16 %add_ln813_3430"   --->   Operation 3609 'add' 'add_ln813_3432' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3433 = add i16 %mult_V_2740, i16 %mult_V_2798"   --->   Operation 3610 'add' 'add_ln813_3433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3611 [1/1] (0.77ns)   --->   "%add_ln813_3434 = add i16 %sext_ln818_1436, i16 %sext_ln818_1467"   --->   Operation 3611 'add' 'add_ln813_3434' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3435 = add i16 %add_ln813_3434, i16 %add_ln813_3433"   --->   Operation 3612 'add' 'add_ln813_3435' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3613 [1/1] (0.78ns)   --->   "%add_ln813_3437 = add i16 %mult_V_3036, i16 %mult_V_3100"   --->   Operation 3613 'add' 'add_ln813_3437' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.77ns)   --->   "%add_ln813_3438 = add i16 %sext_ln818_1598, i16 %sext_ln818_1632"   --->   Operation 3614 'add' 'add_ln813_3438' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3440 = add i16 %sext_ln818_1669, i16 %sext_ln818_1689"   --->   Operation 3615 'add' 'add_ln813_3440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3616 [1/1] (0.71ns)   --->   "%add_ln813_3441 = add i10 %sext_ln17_76, i10 122"   --->   Operation 3616 'add' 'add_ln813_3441' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i10 %add_ln813_3441"   --->   Operation 3617 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.78ns)   --->   "%add_ln813_3442 = add i16 %sext_ln813_57, i16 %mult_V_3384"   --->   Operation 3618 'add' 'add_ln813_3442' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3443 = add i16 %add_ln813_3442, i16 %add_ln813_3440"   --->   Operation 3619 'add' 'add_ln813_3443' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3446 = add i16 %sext_ln818_1326, i16 %sext_ln818_1336"   --->   Operation 3620 'add' 'add_ln813_3446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3621 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3447 = add i16 %add_ln813_3446, i16 %sext_ln818_1268"   --->   Operation 3621 'add' 'add_ln813_3447' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3448 = add i16 %mult_V_2741, i16 %sext_ln818_1401"   --->   Operation 3622 'add' 'add_ln813_3448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3623 [1/1] (0.77ns)   --->   "%add_ln813_3449 = add i16 %sext_ln818_1437, i16 %sext_ln818_1468"   --->   Operation 3623 'add' 'add_ln813_3449' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3624 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3450 = add i16 %add_ln813_3449, i16 %add_ln813_3448"   --->   Operation 3624 'add' 'add_ln813_3450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3625 [1/1] (0.78ns)   --->   "%add_ln813_3452 = add i16 %sext_ln818_1506, i16 %mult_V_3037"   --->   Operation 3625 'add' 'add_ln813_3452' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3626 [1/1] (0.76ns)   --->   "%add_ln813_3453 = add i15 %sext_ln17_1094, i15 %sext_ln17_1107"   --->   Operation 3626 'add' 'add_ln813_3453' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3455 = add i16 %sext_ln818_1633, i16 %sext_ln818_1650"   --->   Operation 3627 'add' 'add_ln813_3455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3628 [1/1] (0.77ns)   --->   "%add_ln813_3456 = add i16 %sext_ln818_1705, i16 139"   --->   Operation 3628 'add' 'add_ln813_3456' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3457 = add i16 %add_ln813_3456, i16 %add_ln813_3455"   --->   Operation 3629 'add' 'add_ln813_3457' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3630 [1/1] (0.71ns)   --->   "%add_ln813_3460 = add i10 %sext_ln17_1006, i10 %sext_ln17_1013"   --->   Operation 3630 'add' 'add_ln813_3460' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln813_644 = sext i10 %add_ln813_3460"   --->   Operation 3631 'sext' 'sext_ln813_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3461 = add i16 %sext_ln818_1327, i16 %sext_ln818_1346"   --->   Operation 3632 'add' 'add_ln813_3461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3633 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3462 = add i16 %add_ln813_3461, i16 %sext_ln813_644"   --->   Operation 3633 'add' 'add_ln813_3462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3463 = add i16 %sext_ln818_1371, i16 %mult_V_2800"   --->   Operation 3634 'add' 'add_ln813_3463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3635 [1/1] (0.77ns)   --->   "%add_ln813_3464 = add i16 %sext_ln818_1432, i16 %sext_ln818_1469"   --->   Operation 3635 'add' 'add_ln813_3464' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3636 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3465 = add i16 %add_ln813_3464, i16 %add_ln813_3463"   --->   Operation 3636 'add' 'add_ln813_3465' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3637 [1/1] (0.77ns)   --->   "%add_ln813_3467 = add i16 %sext_ln818_1507, i16 %sext_ln818_1543"   --->   Operation 3637 'add' 'add_ln813_3467' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3638 [1/1] (0.77ns)   --->   "%add_ln813_3468 = add i16 %sext_ln818_1572, i16 %sext_ln818_1599"   --->   Operation 3638 'add' 'add_ln813_3468' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3470 = add i16 %mult_V_3219, i16 %sext_ln818_1670"   --->   Operation 3639 'add' 'add_ln813_3470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3471 = add i16 %sext_ln818_1706, i16 131"   --->   Operation 3640 'add' 'add_ln813_3471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3641 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3472 = add i16 %add_ln813_3471, i16 %mult_V_3328"   --->   Operation 3641 'add' 'add_ln813_3472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3642 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3473 = add i16 %add_ln813_3472, i16 %add_ln813_3470"   --->   Operation 3642 'add' 'add_ln813_3473' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3476 = add i16 %sext_ln818_1276, i16 %mult_V_2628"   --->   Operation 3643 'add' 'add_ln813_3476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3477 = add i16 %add_ln813_3476, i16 %sext_ln818_1269"   --->   Operation 3644 'add' 'add_ln813_3477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3478 = add i16 %mult_V_2684, i16 %sext_ln818_1372"   --->   Operation 3645 'add' 'add_ln813_3478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3646 [1/1] (0.77ns)   --->   "%add_ln813_3479 = add i16 %sext_ln818_1383, i16 %sext_ln818_1465"   --->   Operation 3646 'add' 'add_ln813_3479' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3647 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3480 = add i16 %add_ln813_3479, i16 %add_ln813_3478"   --->   Operation 3647 'add' 'add_ln813_3480' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3648 [1/1] (0.77ns)   --->   "%add_ln813_3482 = add i16 %sext_ln818_1544, i16 %sext_ln818_1573"   --->   Operation 3648 'add' 'add_ln813_3482' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3649 [1/1] (0.76ns)   --->   "%add_ln813_3483 = add i15 %sext_ln17_1108, i15 %sext_ln17_1126"   --->   Operation 3649 'add' 'add_ln813_3483' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3485 = add i16 %sext_ln818_1650, i16 %mult_V_3329"   --->   Operation 3650 'add' 'add_ln813_3485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3651 [1/1] (0.78ns)   --->   "%add_ln813_3486 = add i16 %mult_V_3387, i16 65489"   --->   Operation 3651 'add' 'add_ln813_3486' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3487 = add i16 %add_ln813_3486, i16 %add_ln813_3485"   --->   Operation 3652 'add' 'add_ln813_3487' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3653 [1/1] (0.76ns)   --->   "%add_ln813_3490 = add i15 %sext_ln17_1008, i15 %sext_ln17_1024"   --->   Operation 3653 'add' 'add_ln813_3490' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln813_646 = sext i15 %add_ln813_3490"   --->   Operation 3654 'sext' 'sext_ln813_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.77ns)   --->   "%add_ln813_3491 = add i16 %sext_ln813_646, i16 %sext_ln818_1270"   --->   Operation 3655 'add' 'add_ln813_3491' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3492 = add i16 %mult_V_2685, i16 %sext_ln818_1373"   --->   Operation 3656 'add' 'add_ln813_3492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3657 [1/1] (0.77ns)   --->   "%add_ln813_3493 = add i16 %sext_ln818_1402, i16 %sext_ln818_1470"   --->   Operation 3657 'add' 'add_ln813_3493' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3658 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3494 = add i16 %add_ln813_3493, i16 %add_ln813_3492"   --->   Operation 3658 'add' 'add_ln813_3494' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3659 [1/1] (0.77ns)   --->   "%add_ln813_3496 = add i16 %sext_ln818_1508, i16 %sext_ln818_1545"   --->   Operation 3659 'add' 'add_ln813_3496' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3660 [1/1] (0.77ns)   --->   "%add_ln813_3497 = add i16 %sext_ln818_1574, i16 %sext_ln818_1587"   --->   Operation 3660 'add' 'add_ln813_3497' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3661 [1/1] (0.74ns)   --->   "%add_ln813_3499 = add i13 %sext_ln17_1134, i13 %sext_ln17_1137"   --->   Operation 3661 'add' 'add_ln813_3499' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln813_647 = sext i13 %add_ln813_3499"   --->   Operation 3662 'sext' 'sext_ln813_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3500 = add i16 %mult_V_3388, i16 67"   --->   Operation 3663 'add' 'add_ln813_3500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3664 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3501 = add i16 %add_ln813_3500, i16 %sext_ln813_647"   --->   Operation 3664 'add' 'add_ln813_3501' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3504 = add i16 %mult_V_2515, i16 %sext_ln818_1299"   --->   Operation 3665 'add' 'add_ln813_3504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3666 [1/1] (0.78ns)   --->   "%add_ln813_3505 = add i16 %mult_V_2630, i16 %sext_ln818_1347"   --->   Operation 3666 'add' 'add_ln813_3505' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3667 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3506 = add i16 %add_ln813_3505, i16 %add_ln813_3504"   --->   Operation 3667 'add' 'add_ln813_3506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3507 = add i16 %sext_ln818_1358, i16 %mult_V_2802"   --->   Operation 3668 'add' 'add_ln813_3507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3669 [1/1] (0.77ns)   --->   "%add_ln813_3508 = add i16 %sext_ln818_1438, i16 %sext_ln818_1471"   --->   Operation 3669 'add' 'add_ln813_3508' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3670 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3509 = add i16 %add_ln813_3508, i16 %add_ln813_3507"   --->   Operation 3670 'add' 'add_ln813_3509' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3671 [1/1] (0.78ns)   --->   "%add_ln813_3511 = add i16 %sext_ln818_1509, i16 %mult_V_3041"   --->   Operation 3671 'add' 'add_ln813_3511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3672 [1/1] (0.78ns)   --->   "%add_ln813_3512 = add i16 %sext_ln818_1600, i16 %mult_V_3221"   --->   Operation 3672 'add' 'add_ln813_3512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3514 = add i16 %mult_V_3274, i16 %sext_ln818_1690"   --->   Operation 3673 'add' 'add_ln813_3514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3674 [1/1] (0.78ns)   --->   "%add_ln813_3515 = add i16 %mult_V_3389, i16 21"   --->   Operation 3674 'add' 'add_ln813_3515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3516 = add i16 %add_ln813_3515, i16 %add_ln813_3514"   --->   Operation 3675 'add' 'add_ln813_3516' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3519 = add i16 %sext_ln818_1271, i16 %mult_V_2575"   --->   Operation 3676 'add' 'add_ln813_3519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3677 [1/1] (0.76ns)   --->   "%add_ln813_3520 = add i15 %sext_ln17_1035, i15 %sext_ln17_1045"   --->   Operation 3677 'add' 'add_ln813_3520' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln813_648 = sext i15 %add_ln813_3520"   --->   Operation 3678 'sext' 'sext_ln813_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3521 = add i16 %sext_ln813_648, i16 %add_ln813_3519"   --->   Operation 3679 'add' 'add_ln813_3521' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3522 = add i16 %sext_ln818_1403, i16 %sext_ln818_1439"   --->   Operation 3680 'add' 'add_ln813_3522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3681 [1/1] (0.78ns)   --->   "%add_ln813_3523 = add i16 %mult_V_2922, i16 %mult_V_2982"   --->   Operation 3681 'add' 'add_ln813_3523' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3682 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3524 = add i16 %add_ln813_3523, i16 %add_ln813_3522"   --->   Operation 3682 'add' 'add_ln813_3524' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3683 [1/1] (0.78ns)   --->   "%add_ln813_3526 = add i16 %mult_V_3042, i16 %sext_ln818_1575"   --->   Operation 3683 'add' 'add_ln813_3526' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3684 [1/1] (0.78ns)   --->   "%add_ln813_3527 = add i16 %mult_V_3161, i16 %mult_V_3222"   --->   Operation 3684 'add' 'add_ln813_3527' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3528 = add i16 %add_ln813_3527, i16 %add_ln813_3526"   --->   Operation 3685 'add' 'add_ln813_3528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3529 = add i16 %mult_V_3332, i16 %sext_ln818_1707"   --->   Operation 3686 'add' 'add_ln813_3529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3687 [1/1] (0.70ns)   --->   "%add_ln813_3530 = add i8 %sext_ln17_69, i8 208"   --->   Operation 3687 'add' 'add_ln813_3530' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i8 %add_ln813_3530"   --->   Operation 3688 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.75ns)   --->   "%add_ln813_3531 = add i14 %zext_ln813_21, i14 %sext_ln17_82"   --->   Operation 3689 'add' 'add_ln813_3531' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i14 %add_ln813_3531"   --->   Operation 3690 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3532 = add i16 %sext_ln813_58, i16 %add_ln813_3529"   --->   Operation 3691 'add' 'add_ln813_3532' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3692 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3533 = add i16 %add_ln813_3532, i16 %add_ln813_3528"   --->   Operation 3692 'add' 'add_ln813_3533' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3535 = add i16 %sext_ln818_1272, i16 %sext_ln818_1300"   --->   Operation 3693 'add' 'add_ln813_3535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3694 [1/1] (0.78ns)   --->   "%add_ln813_3536 = add i16 %mult_V_2632, i16 %sext_ln818_1348"   --->   Operation 3694 'add' 'add_ln813_3536' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3537 = add i16 %add_ln813_3536, i16 %add_ln813_3535"   --->   Operation 3695 'add' 'add_ln813_3537' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3538 = add i16 %sext_ln818_1374, i16 %mult_V_2804"   --->   Operation 3696 'add' 'add_ln813_3538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3697 [1/1] (0.78ns)   --->   "%add_ln813_3539 = add i16 %mult_V_2863, i16 %sext_ln818_1472"   --->   Operation 3697 'add' 'add_ln813_3539' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3698 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3540 = add i16 %add_ln813_3539, i16 %add_ln813_3538"   --->   Operation 3698 'add' 'add_ln813_3540' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3699 [1/1] (0.77ns)   --->   "%add_ln813_3542 = add i16 %sext_ln818_1510, i16 %sext_ln818_1546"   --->   Operation 3699 'add' 'add_ln813_3542' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3700 [1/1] (0.77ns)   --->   "%add_ln813_3543 = add i16 %sext_ln818_1576, i16 %sext_ln818_1601"   --->   Operation 3700 'add' 'add_ln813_3543' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3545 = add i16 %sext_ln818_1634, i16 %sext_ln818_1671"   --->   Operation 3701 'add' 'add_ln813_3545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3546 = add i16 %sext_ln818_1708, i16 202"   --->   Operation 3702 'add' 'add_ln813_3546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3703 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3547 = add i16 %add_ln813_3546, i16 %mult_V_3333"   --->   Operation 3703 'add' 'add_ln813_3547' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3548 = add i16 %add_ln813_3547, i16 %add_ln813_3545"   --->   Operation 3704 'add' 'add_ln813_3548' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3551 = add i16 %sext_ln818_1273, i16 %sext_ln818_1301"   --->   Operation 3705 'add' 'add_ln813_3551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3706 [1/1] (0.78ns)   --->   "%add_ln813_3552 = add i16 %mult_V_2633, i16 %sext_ln818_1349"   --->   Operation 3706 'add' 'add_ln813_3552' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3707 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3553 = add i16 %add_ln813_3552, i16 %add_ln813_3551"   --->   Operation 3707 'add' 'add_ln813_3553' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3554 = add i16 %mult_V_2747, i16 %sext_ln818_1404"   --->   Operation 3708 'add' 'add_ln813_3554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3709 [1/1] (0.75ns)   --->   "%add_ln813_3555 = add i14 %sext_ln17_1062, i14 %sext_ln17_1065"   --->   Operation 3709 'add' 'add_ln813_3555' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln813_649 = sext i14 %add_ln813_3555"   --->   Operation 3710 'sext' 'sext_ln813_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3556 = add i16 %sext_ln813_649, i16 %add_ln813_3554"   --->   Operation 3711 'add' 'add_ln813_3556' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3712 [1/1] (0.76ns)   --->   "%add_ln813_3558 = add i15 %sext_ln17_1080, i15 %sext_ln17_1085"   --->   Operation 3712 'add' 'add_ln813_3558' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3713 [1/1] (0.76ns)   --->   "%add_ln813_3559 = add i15 %sext_ln17_1095, i15 %sext_ln17_1109"   --->   Operation 3713 'add' 'add_ln813_3559' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3561 = add i16 %sext_ln818_1635, i16 %sext_ln818_1672"   --->   Operation 3714 'add' 'add_ln813_3561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3562 = add i16 %mult_V_3392, i16 65521"   --->   Operation 3715 'add' 'add_ln813_3562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3716 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3563 = add i16 %add_ln813_3562, i16 %sext_ln818_1691"   --->   Operation 3716 'add' 'add_ln813_3563' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3717 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3564 = add i16 %add_ln813_3563, i16 %add_ln813_3561"   --->   Operation 3717 'add' 'add_ln813_3564' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3567 = add i16 %sext_ln818_1267, i16 %mult_V_2578"   --->   Operation 3718 'add' 'add_ln813_3567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3719 [1/1] (0.76ns)   --->   "%add_ln813_3568 = add i15 %sext_ln17_1025, i15 %sext_ln17_1036"   --->   Operation 3719 'add' 'add_ln813_3568' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln813_652 = sext i15 %add_ln813_3568"   --->   Operation 3720 'sext' 'sext_ln813_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3569 = add i16 %sext_ln813_652, i16 %add_ln813_3567"   --->   Operation 3721 'add' 'add_ln813_3569' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3570 = add i16 %mult_V_2748, i16 %sext_ln818_1405"   --->   Operation 3722 'add' 'add_ln813_3570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3723 [1/1] (0.78ns)   --->   "%add_ln813_3571 = add i16 %mult_V_2865, i16 %sext_ln818_1473"   --->   Operation 3723 'add' 'add_ln813_3571' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3572 = add i16 %add_ln813_3571, i16 %add_ln813_3570"   --->   Operation 3724 'add' 'add_ln813_3572' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3725 [1/1] (0.77ns)   --->   "%add_ln813_3574 = add i16 %sext_ln818_1511, i16 %sext_ln818_1547"   --->   Operation 3725 'add' 'add_ln813_3574' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3726 [1/1] (0.75ns)   --->   "%add_ln813_3575 = add i14 %sext_ln17_1096, i14 %sext_ln17_1110"   --->   Operation 3726 'add' 'add_ln813_3575' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3727 [1/1] (0.75ns)   --->   "%add_ln813_3578 = add i14 %sext_ln17_1156, i14 45"   --->   Operation 3727 'add' 'add_ln813_3578' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln813_654 = sext i14 %add_ln813_3578"   --->   Operation 3728 'sext' 'sext_ln813_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.78ns)   --->   "%add_ln813_3579 = add i16 %sext_ln813_654, i16 %mult_V_3335"   --->   Operation 3729 'add' 'add_ln813_3579' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3583 = add i16 %mult_V_2519, i16 %sext_ln818_1278"   --->   Operation 3730 'add' 'add_ln813_3583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3731 [1/1] (0.76ns)   --->   "%add_ln813_3584 = add i15 %sext_ln17_1026, i15 %sext_ln17_1029"   --->   Operation 3731 'add' 'add_ln813_3584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln813_655 = sext i15 %add_ln813_3584"   --->   Operation 3732 'sext' 'sext_ln813_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3585 = add i16 %sext_ln813_655, i16 %add_ln813_3583"   --->   Operation 3733 'add' 'add_ln813_3585' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3586 = add i16 %sext_ln818_1406, i16 %sext_ln818_1474"   --->   Operation 3734 'add' 'add_ln813_3586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3735 [1/1] (0.78ns)   --->   "%add_ln813_3587 = add i16 %mult_V_3046, i16 %sext_ln818_1577"   --->   Operation 3735 'add' 'add_ln813_3587' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3736 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3588 = add i16 %add_ln813_3587, i16 %add_ln813_3586"   --->   Operation 3736 'add' 'add_ln813_3588' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3737 [1/1] (0.77ns)   --->   "%add_ln813_3590 = add i16 %sext_ln818_1602, i16 %sext_ln818_1637"   --->   Operation 3737 'add' 'add_ln813_3590' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3738 [1/1] (0.78ns)   --->   "%add_ln813_3591 = add i16 %mult_V_3279, i16 %sext_ln818_1692"   --->   Operation 3738 'add' 'add_ln813_3591' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3592 = add i16 %add_ln813_3591, i16 %add_ln813_3590"   --->   Operation 3739 'add' 'add_ln813_3592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3593 = add i16 %sext_ln818_1696, i16 65480"   --->   Operation 3740 'add' 'add_ln813_3593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3741 [1/1] (0.70ns)   --->   "%add_ln813_3594 = add i7 %sext_ln17_73, i7 %sext_ln17_77"   --->   Operation 3741 'add' 'add_ln813_3594' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i7 %add_ln813_3594"   --->   Operation 3742 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3595 = add i16 %sext_ln813_59, i16 %add_ln813_3593"   --->   Operation 3743 'add' 'add_ln813_3595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3744 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3596 = add i16 %add_ln813_3595, i16 %add_ln813_3592"   --->   Operation 3744 'add' 'add_ln813_3596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3745 [1/1] (0.75ns)   --->   "%add_ln813_3598 = add i14 %sext_ln17_1007, i14 %sext_ln17_1014"   --->   Operation 3745 'add' 'add_ln813_3598' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln813_656 = sext i14 %add_ln813_3598"   --->   Operation 3746 'sext' 'sext_ln813_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3599 = add i16 %sext_ln818_1328, i16 %mult_V_2691"   --->   Operation 3747 'add' 'add_ln813_3599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3748 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3600 = add i16 %add_ln813_3599, i16 %sext_ln813_656"   --->   Operation 3748 'add' 'add_ln813_3600' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3601 = add i16 %sext_ln818_1375, i16 %sext_ln818_1407"   --->   Operation 3749 'add' 'add_ln813_3601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3750 [1/1] (0.77ns)   --->   "%add_ln813_3602 = add i16 %sext_ln818_1440, i16 %sext_ln818_1475"   --->   Operation 3750 'add' 'add_ln813_3602' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3751 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3603 = add i16 %add_ln813_3602, i16 %add_ln813_3601"   --->   Operation 3751 'add' 'add_ln813_3603' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3752 [1/1] (0.78ns)   --->   "%add_ln813_3605 = add i16 %mult_V_2987, i16 %mult_V_3047"   --->   Operation 3752 'add' 'add_ln813_3605' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3753 [1/1] (0.77ns)   --->   "%add_ln813_3606 = add i16 %sext_ln818_1578, i16 %sext_ln818_1603"   --->   Operation 3753 'add' 'add_ln813_3606' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3754 [1/1] (0.75ns)   --->   "%add_ln813_3609 = add i14 %sext_ln17_1157, i14 16351"   --->   Operation 3754 'add' 'add_ln813_3609' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln813_657 = sext i14 %add_ln813_3609"   --->   Operation 3755 'sext' 'sext_ln813_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.78ns)   --->   "%add_ln813_3610 = add i16 %sext_ln813_657, i16 %mult_V_3337"   --->   Operation 3756 'add' 'add_ln813_3610' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3614 = add i16 %mult_V_2521, i16 %sext_ln818_1302"   --->   Operation 3757 'add' 'add_ln813_3614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3758 [1/1] (0.78ns)   --->   "%add_ln813_3615 = add i16 %sext_ln818_1329, i16 %mult_V_2692"   --->   Operation 3758 'add' 'add_ln813_3615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3759 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3616 = add i16 %add_ln813_3615, i16 %add_ln813_3614"   --->   Operation 3759 'add' 'add_ln813_3616' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3617 = add i16 %mult_V_2750, i16 %mult_V_2809"   --->   Operation 3760 'add' 'add_ln813_3617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3761 [1/1] (0.74ns)   --->   "%add_ln813_3618 = add i13 %sext_ln17_1063, i13 %sext_ln17_1073"   --->   Operation 3761 'add' 'add_ln813_3618' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln813_658 = sext i13 %add_ln813_3618"   --->   Operation 3762 'sext' 'sext_ln813_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3619 = add i16 %sext_ln813_658, i16 %add_ln813_3617"   --->   Operation 3763 'add' 'add_ln813_3619' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3764 [1/1] (0.77ns)   --->   "%add_ln813_3621 = add i16 %sext_ln818_1512, i16 %sext_ln818_1548"   --->   Operation 3764 'add' 'add_ln813_3621' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3765 [1/1] (0.77ns)   --->   "%add_ln813_3622 = add i16 %sext_ln818_1579, i16 %sext_ln818_1604"   --->   Operation 3765 'add' 'add_ln813_3622' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3624 = add i16 %mult_V_3228, i16 %mult_V_3281"   --->   Operation 3766 'add' 'add_ln813_3624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3625 = add i16 %sext_ln818_1709, i16 287"   --->   Operation 3767 'add' 'add_ln813_3625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3768 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3626 = add i16 %add_ln813_3625, i16 %sext_ln818_1693"   --->   Operation 3768 'add' 'add_ln813_3626' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3769 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3627 = add i16 %add_ln813_3626, i16 %add_ln813_3624"   --->   Operation 3769 'add' 'add_ln813_3627' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3630 = add i16 %mult_V_2522, i16 %mult_V_2581"   --->   Operation 3770 'add' 'add_ln813_3630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3771 [1/1] (0.78ns)   --->   "%add_ln813_3631 = add i16 %mult_V_2638, i16 %mult_V_2693"   --->   Operation 3771 'add' 'add_ln813_3631' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3772 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3632 = add i16 %add_ln813_3631, i16 %add_ln813_3630"   --->   Operation 3772 'add' 'add_ln813_3632' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3633 = add i16 %sext_ln818_1376, i16 %sext_ln818_1408"   --->   Operation 3773 'add' 'add_ln813_3633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3774 [1/1] (0.77ns)   --->   "%add_ln813_3634 = add i16 %sext_ln818_1441, i16 %sext_ln818_1452"   --->   Operation 3774 'add' 'add_ln813_3634' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3775 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3635 = add i16 %add_ln813_3634, i16 %add_ln813_3633"   --->   Operation 3775 'add' 'add_ln813_3635' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3776 [1/1] (0.77ns)   --->   "%add_ln813_3637 = add i16 %sext_ln818_1513, i16 %sext_ln818_1549"   --->   Operation 3776 'add' 'add_ln813_3637' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3777 [1/1] (0.78ns)   --->   "%add_ln813_3638 = add i16 %mult_V_3112, i16 %sext_ln818_1605"   --->   Operation 3777 'add' 'add_ln813_3638' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3640 = add i16 %sext_ln818_1622, i16 %sext_ln818_1674"   --->   Operation 3778 'add' 'add_ln813_3640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3641 = add i16 %sext_ln818_1710, i16 129"   --->   Operation 3779 'add' 'add_ln813_3641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3780 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3642 = add i16 %add_ln813_3641, i16 %mult_V_3339"   --->   Operation 3780 'add' 'add_ln813_3642' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3781 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3643 = add i16 %add_ln813_3642, i16 %add_ln813_3640"   --->   Operation 3781 'add' 'add_ln813_3643' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3646 = add i16 %sext_ln818_1274, i16 %sext_ln818_1303"   --->   Operation 3782 'add' 'add_ln813_3646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3783 [1/1] (0.78ns)   --->   "%add_ln813_3647 = add i16 %sext_ln818_1330, i16 %mult_V_2694"   --->   Operation 3783 'add' 'add_ln813_3647' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3784 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3648 = add i16 %add_ln813_3647, i16 %add_ln813_3646"   --->   Operation 3784 'add' 'add_ln813_3648' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3649 = add i16 %mult_V_2752, i16 %sext_ln818_1442"   --->   Operation 3785 'add' 'add_ln813_3649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3786 [1/1] (0.77ns)   --->   "%add_ln813_3650 = add i16 %sext_ln818_1476, i16 %sext_ln818_1514"   --->   Operation 3786 'add' 'add_ln813_3650' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3651 = add i16 %add_ln813_3650, i16 %add_ln813_3649"   --->   Operation 3787 'add' 'add_ln813_3651' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3788 [1/1] (0.78ns)   --->   "%add_ln813_3653 = add i16 %mult_V_3050, i16 %mult_V_3113"   --->   Operation 3788 'add' 'add_ln813_3653' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.77ns)   --->   "%add_ln813_3654 = add i16 %sext_ln818_1638, i16 %sext_ln818_1675"   --->   Operation 3789 'add' 'add_ln813_3654' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3655 = add i16 %add_ln813_3654, i16 %add_ln813_3653"   --->   Operation 3790 'add' 'add_ln813_3655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3656 = add i16 %mult_V_3340, i16 %sext_ln818"   --->   Operation 3791 'add' 'add_ln813_3656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3792 [1/1] (0.71ns)   --->   "%add_ln813_3657 = add i9 %sext_ln17_84, i9 231"   --->   Operation 3792 'add' 'add_ln813_3657' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i9 %add_ln813_3657"   --->   Operation 3793 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3658 = add i16 %zext_ln813_22, i16 %add_ln813_3656"   --->   Operation 3794 'add' 'add_ln813_3658' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3795 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3659 = add i16 %add_ln813_3658, i16 %add_ln813_3655"   --->   Operation 3795 'add' 'add_ln813_3659' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3661 = add i16 %mult_V_2524, i16 %mult_V_2583"   --->   Operation 3796 'add' 'add_ln813_3661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3797 [1/1] (0.78ns)   --->   "%add_ln813_3662 = add i16 %mult_V_2614, i16 %sext_ln818_1350"   --->   Operation 3797 'add' 'add_ln813_3662' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3798 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3663 = add i16 %add_ln813_3662, i16 %add_ln813_3661"   --->   Operation 3798 'add' 'add_ln813_3663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3664 = add i16 %sext_ln818_1377, i16 %mult_V_2812"   --->   Operation 3799 'add' 'add_ln813_3664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3800 [1/1] (0.73ns)   --->   "%add_ln813_3665 = add i12 %sext_ln17_1064, i12 %sext_ln17_1074"   --->   Operation 3800 'add' 'add_ln813_3665' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln813_659 = sext i12 %add_ln813_3665"   --->   Operation 3801 'sext' 'sext_ln813_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3666 = add i16 %sext_ln813_659, i16 %add_ln813_3664"   --->   Operation 3802 'add' 'add_ln813_3666' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3803 [1/1] (0.78ns)   --->   "%add_ln813_3668 = add i16 %sext_ln818_1502, i16 %mult_V_3051"   --->   Operation 3803 'add' 'add_ln813_3668' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3804 [1/1] (0.76ns)   --->   "%add_ln813_3669 = add i15 %sext_ln17_1097, i15 %sext_ln17_1111"   --->   Operation 3804 'add' 'add_ln813_3669' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.72ns)   --->   "%add_ln813_3671 = add i11 %sext_ln17_1127, i11 %sext_ln17_1131"   --->   Operation 3805 'add' 'add_ln813_3671' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln813_661 = sext i11 %add_ln813_3671"   --->   Operation 3806 'sext' 'sext_ln813_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.78ns)   --->   "%add_ln813_3672 = add i16 %mult_V_3397, i16 220"   --->   Operation 3807 'add' 'add_ln813_3672' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3673 = add i16 %add_ln813_3672, i16 %sext_ln818_1694"   --->   Operation 3808 'add' 'add_ln813_3673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3809 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3674 = add i16 %add_ln813_3673, i16 %sext_ln813_661"   --->   Operation 3809 'add' 'add_ln813_3674' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3677 = add i16 %sext_ln818_1304, i16 %mult_V_2640"   --->   Operation 3810 'add' 'add_ln813_3677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3811 [1/1] (0.78ns)   --->   "%add_ln813_3678 = add i16 %sext_ln818_1342, i16 %mult_V_2754"   --->   Operation 3811 'add' 'add_ln813_3678' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3812 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3679 = add i16 %add_ln813_3678, i16 %add_ln813_3677"   --->   Operation 3812 'add' 'add_ln813_3679' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3680 = add i16 %sext_ln818_1409, i16 %sext_ln818_1443"   --->   Operation 3813 'add' 'add_ln813_3680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3814 [1/1] (0.74ns)   --->   "%add_ln813_3681 = add i13 %sext_ln17_1075, i13 %sext_ln17_1081"   --->   Operation 3814 'add' 'add_ln813_3681' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln813_662 = sext i13 %add_ln813_3681"   --->   Operation 3815 'sext' 'sext_ln813_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3682 = add i16 %sext_ln813_662, i16 %add_ln813_3680"   --->   Operation 3816 'add' 'add_ln813_3682' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3817 [1/1] (0.78ns)   --->   "%add_ln813_3684 = add i16 %mult_V_3052, i16 %sext_ln818_1579"   --->   Operation 3817 'add' 'add_ln813_3684' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3818 [1/1] (0.76ns)   --->   "%add_ln813_3685 = add i15 %sext_ln17_1112, i15 %sext_ln17_1128"   --->   Operation 3818 'add' 'add_ln813_3685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln813_663 = sext i15 %add_ln813_3685"   --->   Operation 3819 'sext' 'sext_ln813_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3686 = add i16 %sext_ln813_663, i16 %add_ln813_3684"   --->   Operation 3820 'add' 'add_ln813_3686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3687 = add i13 %sext_ln17_1138, i13 %sext_ln17_1158"   --->   Operation 3821 'add' 'add_ln813_3687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3822 [1/1] (0.71ns)   --->   "%add_ln813_3688 = add i9 %sext_ln17_64, i9 230"   --->   Operation 3822 'add' 'add_ln813_3688' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i9 %add_ln813_3688"   --->   Operation 3823 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3689 = add i13 %zext_ln813_23, i13 %add_ln813_3687"   --->   Operation 3824 'add' 'add_ln813_3689' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln813_664 = sext i13 %add_ln813_3689"   --->   Operation 3825 'sext' 'sext_ln813_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3690 = add i16 %sext_ln813_664, i16 %add_ln813_3686"   --->   Operation 3826 'add' 'add_ln813_3690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3692 = add i16 %sext_ln818_1275, i16 %sext_ln818_1305"   --->   Operation 3827 'add' 'add_ln813_3692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3828 [1/1] (0.77ns)   --->   "%add_ln813_3693 = add i16 %sext_ln818_1328, i16 %sext_ln818_1351"   --->   Operation 3828 'add' 'add_ln813_3693' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3829 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3694 = add i16 %add_ln813_3693, i16 %add_ln813_3692"   --->   Operation 3829 'add' 'add_ln813_3694' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3695 = add i16 %mult_V_2755, i16 %mult_V_2814"   --->   Operation 3830 'add' 'add_ln813_3695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3831 [1/1] (0.78ns)   --->   "%add_ln813_3696 = add i16 %sext_ln818_1444, i16 %mult_V_2931"   --->   Operation 3831 'add' 'add_ln813_3696' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3832 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3697 = add i16 %add_ln813_3696, i16 %add_ln813_3695"   --->   Operation 3832 'add' 'add_ln813_3697' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3833 [1/1] (0.77ns)   --->   "%add_ln813_3699 = add i16 %sext_ln818_1515, i16 %sext_ln818_1550"   --->   Operation 3833 'add' 'add_ln813_3699' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3834 [1/1] (0.78ns)   --->   "%add_ln813_3700 = add i16 %sext_ln818_1580, i16 %mult_V_3171"   --->   Operation 3834 'add' 'add_ln813_3700' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3702 = add i16 %mult_V_3232, i16 %sext_ln818_1676"   --->   Operation 3835 'add' 'add_ln813_3702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3836 [1/1] (0.73ns)   --->   "%add_ln813_3703 = add i12 %sext_ln17_86, i12 256"   --->   Operation 3836 'add' 'add_ln813_3703' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln813_665 = sext i12 %add_ln813_3703"   --->   Operation 3837 'sext' 'sext_ln813_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.75ns)   --->   "%add_ln813_3704 = add i14 %sext_ln813_665, i14 %sext_ln17_1139"   --->   Operation 3838 'add' 'add_ln813_3704' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln813_666 = sext i14 %add_ln813_3704"   --->   Operation 3839 'sext' 'sext_ln813_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3705 = add i16 %sext_ln813_666, i16 %add_ln813_3702"   --->   Operation 3840 'add' 'add_ln813_3705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 3841 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3841 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1024, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3842 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln818_1503 = sext i14 %mult_V_2974"   --->   Operation 3843 'sext' 'sext_ln818_1503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln818_1607 = sext i15 %mult_V_3174"   --->   Operation 3844 'sext' 'sext_ln818_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln818_1614 = sext i15 %mult_V_3190"   --->   Operation 3845 'sext' 'sext_ln818_1614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln818_1616 = sext i15 %mult_V_3195"   --->   Operation 3846 'sext' 'sext_ln818_1616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln818_1624 = sext i15 %mult_V_3205"   --->   Operation 3847 'sext' 'sext_ln818_1624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln818_1636 = sext i15 %mult_V_3225"   --->   Operation 3848 'sext' 'sext_ln818_1636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln818_1641 = sext i15 %mult_V_3235"   --->   Operation 3849 'sext' 'sext_ln818_1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln818_1651 = sext i13 %mult_V_3248"   --->   Operation 3850 'sext' 'sext_ln818_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln818_1656 = sext i14 %mult_V_3253"   --->   Operation 3851 'sext' 'sext_ln818_1656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln818_1673 = sext i10 %mult_V_3278"   --->   Operation 3852 'sext' 'sext_ln818_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2730 = add i16 %add_ln813_2729, i16 %add_ln813_2726"   --->   Operation 3853 'add' 'add_ln813_2730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2733 = add i16 %add_ln813_2732, i16 %add_ln813_2731"   --->   Operation 3854 'add' 'add_ln813_2733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2737 = add i16 %add_ln813_2736, i16 %add_ln813_2733"   --->   Operation 3855 'add' 'add_ln813_2737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3856 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2738 = add i16 %add_ln813_2737, i16 %add_ln813_2730"   --->   Operation 3856 'add' 'add_ln813_2738' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2742 = add i16 %add_ln813_2741, i16 %add_ln813_2739"   --->   Operation 3857 'add' 'add_ln813_2742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3858 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2748 = add i16 %add_ln813_2747, i16 %add_ln813_2742"   --->   Operation 3858 'add' 'add_ln813_2748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2755 = add i16 %add_ln813_2754, i16 %add_ln813_2751"   --->   Operation 3859 'add' 'add_ln813_2755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2758 = add i16 %add_ln813_2757, i16 %add_ln813_2756"   --->   Operation 3860 'add' 'add_ln813_2758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2762 = add i16 %add_ln813_2761, i16 %add_ln813_2758"   --->   Operation 3861 'add' 'add_ln813_2762' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3862 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2763 = add i16 %add_ln813_2762, i16 %add_ln813_2755"   --->   Operation 3862 'add' 'add_ln813_2763' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2769 = add i16 %add_ln813_2768, i16 %add_ln813_2765"   --->   Operation 3863 'add' 'add_ln813_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3864 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2776 = add i16 %add_ln813_2775, i16 %add_ln813_2769"   --->   Operation 3864 'add' 'add_ln813_2776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2783 = add i16 %add_ln813_2782, i16 %add_ln813_2779"   --->   Operation 3865 'add' 'add_ln813_2783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3866 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2792 = add i16 %add_ln813_2791, i16 %add_ln813_2783"   --->   Operation 3866 'add' 'add_ln813_2792' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2799 = add i16 %add_ln813_2798, i16 %add_ln813_2795"   --->   Operation 3867 'add' 'add_ln813_2799' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2802 = add i16 %add_ln813_2801, i16 %add_ln813_2800"   --->   Operation 3868 'add' 'add_ln813_2802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2803 = add i16 %sext_ln818_1607, i16 %sext_ln818_1641"   --->   Operation 3869 'add' 'add_ln813_2803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3870 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2806 = add i16 %add_ln813_2805, i16 %add_ln813_2803"   --->   Operation 3870 'add' 'add_ln813_2806' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2807 = add i16 %add_ln813_2806, i16 %add_ln813_2802"   --->   Operation 3871 'add' 'add_ln813_2807' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2808 = add i16 %add_ln813_2807, i16 %add_ln813_2799"   --->   Operation 3872 'add' 'add_ln813_2808' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2815 = add i16 %add_ln813_2814, i16 %add_ln813_2811"   --->   Operation 3873 'add' 'add_ln813_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln813_583 = sext i15 %add_ln813_2817"   --->   Operation 3874 'sext' 'sext_ln813_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2818 = add i16 %sext_ln813_583, i16 %add_ln813_2816"   --->   Operation 3875 'add' 'add_ln813_2818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2823 = add i16 %add_ln813_2822, i16 %add_ln813_2818"   --->   Operation 3876 'add' 'add_ln813_2823' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3877 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2824 = add i16 %add_ln813_2823, i16 %add_ln813_2815"   --->   Operation 3877 'add' 'add_ln813_2824' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2831 = add i16 %add_ln813_2830, i16 %add_ln813_2827"   --->   Operation 3878 'add' 'add_ln813_2831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2834 = add i16 %add_ln813_2833, i16 %add_ln813_2832"   --->   Operation 3879 'add' 'add_ln813_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3880 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2838 = add i16 %add_ln813_2837, i16 %add_ln813_2834"   --->   Operation 3880 'add' 'add_ln813_2838' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3881 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2839 = add i16 %add_ln813_2838, i16 %add_ln813_2831"   --->   Operation 3881 'add' 'add_ln813_2839' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2846 = add i16 %add_ln813_2845, i16 %add_ln813_2842"   --->   Operation 3882 'add' 'add_ln813_2846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln813_586 = sext i15 %add_ln813_2848"   --->   Operation 3883 'sext' 'sext_ln813_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2849 = add i16 %sext_ln813_586, i16 %add_ln813_2847"   --->   Operation 3884 'add' 'add_ln813_2849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3885 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2854 = add i16 %add_ln813_2853, i16 %add_ln813_2849"   --->   Operation 3885 'add' 'add_ln813_2854' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3886 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2855 = add i16 %add_ln813_2854, i16 %add_ln813_2846"   --->   Operation 3886 'add' 'add_ln813_2855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2862 = add i16 %add_ln813_2861, i16 %add_ln813_2858"   --->   Operation 3887 'add' 'add_ln813_2862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2865 = add i16 %add_ln813_2864, i16 %add_ln813_2863"   --->   Operation 3888 'add' 'add_ln813_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2870 = add i16 %add_ln813_2869, i16 %add_ln813_2865"   --->   Operation 3889 'add' 'add_ln813_2870' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2871 = add i16 %add_ln813_2870, i16 %add_ln813_2862"   --->   Operation 3890 'add' 'add_ln813_2871' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2878 = add i16 %add_ln813_2877, i16 %add_ln813_2874"   --->   Operation 3891 'add' 'add_ln813_2878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2881 = add i16 %add_ln813_2880, i16 %add_ln813_2879"   --->   Operation 3892 'add' 'add_ln813_2881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3893 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2885 = add i16 %add_ln813_2884, i16 %add_ln813_2881"   --->   Operation 3893 'add' 'add_ln813_2885' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3894 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2886 = add i16 %add_ln813_2885, i16 %add_ln813_2878"   --->   Operation 3894 'add' 'add_ln813_2886' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2893 = add i16 %add_ln813_2892, i16 %add_ln813_2889"   --->   Operation 3895 'add' 'add_ln813_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3896 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2902 = add i16 %add_ln813_2901, i16 %add_ln813_2893"   --->   Operation 3896 'add' 'add_ln813_2902' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2909 = add i16 %add_ln813_2908, i16 %add_ln813_2905"   --->   Operation 3897 'add' 'add_ln813_2909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln813_591 = sext i15 %add_ln813_2910"   --->   Operation 3898 'sext' 'sext_ln813_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2912 = add i16 %add_ln813_2911, i16 %sext_ln813_591"   --->   Operation 3899 'add' 'add_ln813_2912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2917 = add i16 %add_ln813_2916, i16 %add_ln813_2912"   --->   Operation 3900 'add' 'add_ln813_2917' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3901 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2918 = add i16 %add_ln813_2917, i16 %add_ln813_2909"   --->   Operation 3901 'add' 'add_ln813_2918' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2925 = add i16 %add_ln813_2924, i16 %add_ln813_2921"   --->   Operation 3902 'add' 'add_ln813_2925' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln813_594 = sext i15 %add_ln813_2927"   --->   Operation 3903 'sext' 'sext_ln813_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2928 = add i16 %sext_ln813_594, i16 %add_ln813_2926"   --->   Operation 3904 'add' 'add_ln813_2928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3905 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2933 = add i16 %add_ln813_2932, i16 %add_ln813_2928"   --->   Operation 3905 'add' 'add_ln813_2933' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2934 = add i16 %add_ln813_2933, i16 %add_ln813_2925"   --->   Operation 3906 'add' 'add_ln813_2934' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2941 = add i16 %add_ln813_2940, i16 %add_ln813_2937"   --->   Operation 3907 'add' 'add_ln813_2941' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2944 = add i16 %add_ln813_2943, i16 %add_ln813_2942"   --->   Operation 3908 'add' 'add_ln813_2944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3909 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2949 = add i16 %add_ln813_2948, i16 %add_ln813_2944"   --->   Operation 3909 'add' 'add_ln813_2949' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2950 = add i16 %add_ln813_2949, i16 %add_ln813_2941"   --->   Operation 3910 'add' 'add_ln813_2950' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2956 = add i16 %add_ln813_2955, i16 %add_ln813_2952"   --->   Operation 3911 'add' 'add_ln813_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2959 = add i16 %add_ln813_2958, i16 %add_ln813_2957"   --->   Operation 3912 'add' 'add_ln813_2959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3913 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2963 = add i16 %add_ln813_2962, i16 %add_ln813_2959"   --->   Operation 3913 'add' 'add_ln813_2963' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3914 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2964 = add i16 %add_ln813_2963, i16 %add_ln813_2956"   --->   Operation 3914 'add' 'add_ln813_2964' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2971 = add i16 %add_ln813_2970, i16 %add_ln813_2967"   --->   Operation 3915 'add' 'add_ln813_2971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln813_598 = sext i13 %add_ln813_2973"   --->   Operation 3916 'sext' 'sext_ln813_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2974 = add i16 %sext_ln813_598, i16 %add_ln813_2972"   --->   Operation 3917 'add' 'add_ln813_2974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3918 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2979 = add i16 %add_ln813_2978, i16 %add_ln813_2974"   --->   Operation 3918 'add' 'add_ln813_2979' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3919 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2980 = add i16 %add_ln813_2979, i16 %add_ln813_2971"   --->   Operation 3919 'add' 'add_ln813_2980' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2987 = add i16 %add_ln813_2986, i16 %add_ln813_2983"   --->   Operation 3920 'add' 'add_ln813_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln813_601 = sext i12 %add_ln813_2989"   --->   Operation 3921 'sext' 'sext_ln813_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2990 = add i16 %sext_ln813_601, i16 %add_ln813_2988"   --->   Operation 3922 'add' 'add_ln813_2990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2994 = add i16 %add_ln813_2993, i16 %add_ln813_2990"   --->   Operation 3923 'add' 'add_ln813_2994' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3924 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2995 = add i16 %add_ln813_2994, i16 %add_ln813_2987"   --->   Operation 3924 'add' 'add_ln813_2995' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3002 = add i16 %add_ln813_3001, i16 %add_ln813_2998"   --->   Operation 3925 'add' 'add_ln813_3002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3926 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3010 = add i16 %add_ln813_3009, i16 %add_ln813_3002"   --->   Operation 3926 'add' 'add_ln813_3010' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3017 = add i16 %add_ln813_3016, i16 %add_ln813_3013"   --->   Operation 3927 'add' 'add_ln813_3017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3928 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3025 = add i16 %add_ln813_3024, i16 %add_ln813_3017"   --->   Operation 3928 'add' 'add_ln813_3025' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3032 = add i16 %add_ln813_3031, i16 %add_ln813_3028"   --->   Operation 3929 'add' 'add_ln813_3032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln813_606 = sext i15 %add_ln813_3033"   --->   Operation 3930 'sext' 'sext_ln813_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln813_607 = sext i15 %add_ln813_3034"   --->   Operation 3931 'sext' 'sext_ln813_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3035 = add i16 %sext_ln813_607, i16 %sext_ln813_606"   --->   Operation 3932 'add' 'add_ln813_3035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3036 = add i16 %sext_ln818_1614, i16 %sext_ln818_1651"   --->   Operation 3933 'add' 'add_ln813_3036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3934 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3039 = add i16 %add_ln813_3038, i16 %add_ln813_3036"   --->   Operation 3934 'add' 'add_ln813_3039' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3935 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3040 = add i16 %add_ln813_3039, i16 %add_ln813_3035"   --->   Operation 3935 'add' 'add_ln813_3040' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3936 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3041 = add i16 %add_ln813_3040, i16 %add_ln813_3032"   --->   Operation 3936 'add' 'add_ln813_3041' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3048 = add i16 %add_ln813_3047, i16 %add_ln813_3044"   --->   Operation 3937 'add' 'add_ln813_3048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3057 = add i16 %add_ln813_3056, i16 %add_ln813_3048"   --->   Operation 3938 'add' 'add_ln813_3057' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3064 = add i16 %add_ln813_3063, i16 %add_ln813_3060"   --->   Operation 3939 'add' 'add_ln813_3064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln813_611 = sext i15 %add_ln813_3066"   --->   Operation 3940 'sext' 'sext_ln813_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3067 = add i16 %sext_ln813_611, i16 %add_ln813_3065"   --->   Operation 3941 'add' 'add_ln813_3067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3942 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3071 = add i16 %add_ln813_3070, i16 %add_ln813_3067"   --->   Operation 3942 'add' 'add_ln813_3071' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3072 = add i16 %add_ln813_3071, i16 %add_ln813_3064"   --->   Operation 3943 'add' 'add_ln813_3072' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3079 = add i16 %add_ln813_3078, i16 %add_ln813_3075"   --->   Operation 3944 'add' 'add_ln813_3079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3082 = add i16 %add_ln813_3081, i16 %add_ln813_3080"   --->   Operation 3945 'add' 'add_ln813_3082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3087 = add i16 %add_ln813_3086, i16 %add_ln813_3082"   --->   Operation 3946 'add' 'add_ln813_3087' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3947 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3088 = add i16 %add_ln813_3087, i16 %add_ln813_3079"   --->   Operation 3947 'add' 'add_ln813_3088' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3095 = add i16 %add_ln813_3094, i16 %add_ln813_3091"   --->   Operation 3948 'add' 'add_ln813_3095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3098 = add i16 %add_ln813_3097, i16 %add_ln813_3096"   --->   Operation 3949 'add' 'add_ln813_3098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3950 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3102 = add i16 %add_ln813_3101, i16 %add_ln813_3098"   --->   Operation 3950 'add' 'add_ln813_3102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3951 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3103 = add i16 %add_ln813_3102, i16 %add_ln813_3095"   --->   Operation 3951 'add' 'add_ln813_3103' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3110 = add i16 %add_ln813_3109, i16 %add_ln813_3106"   --->   Operation 3952 'add' 'add_ln813_3110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3113 = add i16 %add_ln813_3112, i16 %add_ln813_3111"   --->   Operation 3953 'add' 'add_ln813_3113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3114 = add i16 %sext_ln818_1616, i16 %sext_ln818_1656"   --->   Operation 3954 'add' 'add_ln813_3114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3955 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3117 = add i16 %add_ln813_3116, i16 %add_ln813_3114"   --->   Operation 3955 'add' 'add_ln813_3117' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3956 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3118 = add i16 %add_ln813_3117, i16 %add_ln813_3113"   --->   Operation 3956 'add' 'add_ln813_3118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3957 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3119 = add i16 %add_ln813_3118, i16 %add_ln813_3110"   --->   Operation 3957 'add' 'add_ln813_3119' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3126 = add i16 %add_ln813_3125, i16 %add_ln813_3122"   --->   Operation 3958 'add' 'add_ln813_3126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3129 = add i16 %add_ln813_3128, i16 %add_ln813_3127"   --->   Operation 3959 'add' 'add_ln813_3129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3960 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3134 = add i16 %add_ln813_3133, i16 %add_ln813_3129"   --->   Operation 3960 'add' 'add_ln813_3134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3961 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3135 = add i16 %add_ln813_3134, i16 %add_ln813_3126"   --->   Operation 3961 'add' 'add_ln813_3135' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3142 = add i16 %add_ln813_3141, i16 %add_ln813_3138"   --->   Operation 3962 'add' 'add_ln813_3142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3145 = add i16 %add_ln813_3144, i16 %add_ln813_3143"   --->   Operation 3963 'add' 'add_ln813_3145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3964 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3150 = add i16 %add_ln813_3149, i16 %add_ln813_3145"   --->   Operation 3964 'add' 'add_ln813_3150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3151 = add i16 %add_ln813_3150, i16 %add_ln813_3142"   --->   Operation 3965 'add' 'add_ln813_3151' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3158 = add i16 %add_ln813_3157, i16 %add_ln813_3154"   --->   Operation 3966 'add' 'add_ln813_3158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3967 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3166 = add i16 %add_ln813_3165, i16 %add_ln813_3158"   --->   Operation 3967 'add' 'add_ln813_3166' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3173 = add i16 %add_ln813_3172, i16 %add_ln813_3169"   --->   Operation 3968 'add' 'add_ln813_3173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3176 = add i16 %add_ln813_3175, i16 %add_ln813_3174"   --->   Operation 3969 'add' 'add_ln813_3176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3970 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3181 = add i16 %add_ln813_3180, i16 %add_ln813_3176"   --->   Operation 3970 'add' 'add_ln813_3181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3182 = add i16 %add_ln813_3181, i16 %add_ln813_3173"   --->   Operation 3971 'add' 'add_ln813_3182' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3189 = add i16 %add_ln813_3188, i16 %add_ln813_3185"   --->   Operation 3972 'add' 'add_ln813_3189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3192 = add i16 %add_ln813_3191, i16 %add_ln813_3190"   --->   Operation 3973 'add' 'add_ln813_3192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3974 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3197 = add i16 %add_ln813_3196, i16 %add_ln813_3192"   --->   Operation 3974 'add' 'add_ln813_3197' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3198 = add i16 %add_ln813_3197, i16 %add_ln813_3189"   --->   Operation 3975 'add' 'add_ln813_3198' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3205 = add i16 %add_ln813_3204, i16 %add_ln813_3201"   --->   Operation 3976 'add' 'add_ln813_3205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3208 = add i16 %add_ln813_3207, i16 %add_ln813_3206"   --->   Operation 3977 'add' 'add_ln813_3208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3978 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3213 = add i16 %add_ln813_3212, i16 %add_ln813_3208"   --->   Operation 3978 'add' 'add_ln813_3213' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3979 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3214 = add i16 %add_ln813_3213, i16 %add_ln813_3205"   --->   Operation 3979 'add' 'add_ln813_3214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3221 = add i16 %add_ln813_3220, i16 %add_ln813_3217"   --->   Operation 3980 'add' 'add_ln813_3221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3224 = add i16 %add_ln813_3223, i16 %add_ln813_3222"   --->   Operation 3981 'add' 'add_ln813_3224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3982 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3229 = add i16 %add_ln813_3228, i16 %add_ln813_3224"   --->   Operation 3982 'add' 'add_ln813_3229' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3230 = add i16 %add_ln813_3229, i16 %add_ln813_3221"   --->   Operation 3983 'add' 'add_ln813_3230' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3237 = add i16 %add_ln813_3236, i16 %add_ln813_3233"   --->   Operation 3984 'add' 'add_ln813_3237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3240 = add i16 %add_ln813_3239, i16 %add_ln813_3238"   --->   Operation 3985 'add' 'add_ln813_3240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3241 = add i16 %sext_ln818_1624, i16 %mult_V_3261"   --->   Operation 3986 'add' 'add_ln813_3241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3244 = add i16 %add_ln813_3243, i16 %add_ln813_3241"   --->   Operation 3987 'add' 'add_ln813_3244' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3988 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3245 = add i16 %add_ln813_3244, i16 %add_ln813_3240"   --->   Operation 3988 'add' 'add_ln813_3245' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3989 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3246 = add i16 %add_ln813_3245, i16 %add_ln813_3237"   --->   Operation 3989 'add' 'add_ln813_3246' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3253 = add i16 %add_ln813_3252, i16 %add_ln813_3249"   --->   Operation 3990 'add' 'add_ln813_3253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3256 = add i16 %add_ln813_3255, i16 %add_ln813_3254"   --->   Operation 3991 'add' 'add_ln813_3256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3992 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3260 = add i16 %add_ln813_3259, i16 %add_ln813_3256"   --->   Operation 3992 'add' 'add_ln813_3260' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3993 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3261 = add i16 %add_ln813_3260, i16 %add_ln813_3253"   --->   Operation 3993 'add' 'add_ln813_3261' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3268 = add i16 %add_ln813_3267, i16 %add_ln813_3264"   --->   Operation 3994 'add' 'add_ln813_3268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3271 = add i16 %add_ln813_3270, i16 %add_ln813_3269"   --->   Operation 3995 'add' 'add_ln813_3271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3996 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3276 = add i16 %add_ln813_3275, i16 %add_ln813_3271"   --->   Operation 3996 'add' 'add_ln813_3276' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3997 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3277 = add i16 %add_ln813_3276, i16 %add_ln813_3268"   --->   Operation 3997 'add' 'add_ln813_3277' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3284 = add i16 %add_ln813_3283, i16 %add_ln813_3280"   --->   Operation 3998 'add' 'add_ln813_3284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln813_628 = sext i15 %add_ln813_3286"   --->   Operation 3999 'sext' 'sext_ln813_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3287 = add i16 %sext_ln813_628, i16 %add_ln813_3285"   --->   Operation 4000 'add' 'add_ln813_3287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4001 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3291 = add i16 %add_ln813_3290, i16 %add_ln813_3287"   --->   Operation 4001 'add' 'add_ln813_3291' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4002 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3292 = add i16 %add_ln813_3291, i16 %add_ln813_3284"   --->   Operation 4002 'add' 'add_ln813_3292' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3299 = add i16 %add_ln813_3298, i16 %add_ln813_3295"   --->   Operation 4003 'add' 'add_ln813_3299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3302 = add i16 %add_ln813_3301, i16 %add_ln813_3300"   --->   Operation 4004 'add' 'add_ln813_3302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3307 = add i16 %add_ln813_3306, i16 %add_ln813_3302"   --->   Operation 4005 'add' 'add_ln813_3307' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4006 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3308 = add i16 %add_ln813_3307, i16 %add_ln813_3299"   --->   Operation 4006 'add' 'add_ln813_3308' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3315 = add i16 %add_ln813_3314, i16 %add_ln813_3311"   --->   Operation 4007 'add' 'add_ln813_3315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3318 = add i16 %add_ln813_3317, i16 %add_ln813_3316"   --->   Operation 4008 'add' 'add_ln813_3318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4009 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3323 = add i16 %add_ln813_3322, i16 %add_ln813_3318"   --->   Operation 4009 'add' 'add_ln813_3323' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4010 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3324 = add i16 %add_ln813_3323, i16 %add_ln813_3315"   --->   Operation 4010 'add' 'add_ln813_3324' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3331 = add i16 %add_ln813_3330, i16 %add_ln813_3327"   --->   Operation 4011 'add' 'add_ln813_3331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4012 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3339 = add i16 %add_ln813_3338, i16 %add_ln813_3331"   --->   Operation 4012 'add' 'add_ln813_3339' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3346 = add i16 %add_ln813_3345, i16 %add_ln813_3342"   --->   Operation 4013 'add' 'add_ln813_3346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3349 = add i16 %add_ln813_3348, i16 %add_ln813_3347"   --->   Operation 4014 'add' 'add_ln813_3349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4015 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3354 = add i16 %add_ln813_3353, i16 %add_ln813_3349"   --->   Operation 4015 'add' 'add_ln813_3354' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4016 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3355 = add i16 %add_ln813_3354, i16 %add_ln813_3346"   --->   Operation 4016 'add' 'add_ln813_3355' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3361 = add i16 %add_ln813_3360, i16 %add_ln813_3357"   --->   Operation 4017 'add' 'add_ln813_3361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4018 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3369 = add i16 %add_ln813_3368, i16 %add_ln813_3361"   --->   Operation 4018 'add' 'add_ln813_3369' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3376 = add i16 %add_ln813_3375, i16 %add_ln813_3372"   --->   Operation 4019 'add' 'add_ln813_3376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln813_636 = sext i15 %add_ln813_3378"   --->   Operation 4020 'sext' 'sext_ln813_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3379 = add i16 %sext_ln813_636, i16 %add_ln813_3377"   --->   Operation 4021 'add' 'add_ln813_3379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4022 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3383 = add i16 %add_ln813_3382, i16 %add_ln813_3379"   --->   Operation 4022 'add' 'add_ln813_3383' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4023 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3384 = add i16 %add_ln813_3383, i16 %add_ln813_3376"   --->   Operation 4023 'add' 'add_ln813_3384' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3390 = add i16 %add_ln813_3389, i16 %add_ln813_3386"   --->   Operation 4024 'add' 'add_ln813_3390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3392 = add i16 %add_ln813_3391, i16 %sext_ln818_1503"   --->   Operation 4025 'add' 'add_ln813_3392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln813_639 = sext i15 %add_ln813_3395"   --->   Operation 4026 'sext' 'sext_ln813_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4027 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3396 = add i16 %sext_ln813_639, i16 %add_ln813_3392"   --->   Operation 4027 'add' 'add_ln813_3396' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4028 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3397 = add i16 %add_ln813_3396, i16 %add_ln813_3390"   --->   Operation 4028 'add' 'add_ln813_3397' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3404 = add i16 %add_ln813_3403, i16 %add_ln813_3400"   --->   Operation 4029 'add' 'add_ln813_3404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3407 = add i16 %add_ln813_3406, i16 %add_ln813_3405"   --->   Operation 4030 'add' 'add_ln813_3407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4031 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3412 = add i16 %add_ln813_3411, i16 %add_ln813_3407"   --->   Operation 4031 'add' 'add_ln813_3412' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4032 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3413 = add i16 %add_ln813_3412, i16 %add_ln813_3404"   --->   Operation 4032 'add' 'add_ln813_3413' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3420 = add i16 %add_ln813_3419, i16 %add_ln813_3416"   --->   Operation 4033 'add' 'add_ln813_3420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4034 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3429 = add i16 %add_ln813_3428, i16 %add_ln813_3420"   --->   Operation 4034 'add' 'add_ln813_3429' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3436 = add i16 %add_ln813_3435, i16 %add_ln813_3432"   --->   Operation 4035 'add' 'add_ln813_3436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3439 = add i16 %add_ln813_3438, i16 %add_ln813_3437"   --->   Operation 4036 'add' 'add_ln813_3439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3444 = add i16 %add_ln813_3443, i16 %add_ln813_3439"   --->   Operation 4037 'add' 'add_ln813_3444' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4038 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3445 = add i16 %add_ln813_3444, i16 %add_ln813_3436"   --->   Operation 4038 'add' 'add_ln813_3445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3451 = add i16 %add_ln813_3450, i16 %add_ln813_3447"   --->   Operation 4039 'add' 'add_ln813_3451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln813_643 = sext i15 %add_ln813_3453"   --->   Operation 4040 'sext' 'sext_ln813_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3454 = add i16 %sext_ln813_643, i16 %add_ln813_3452"   --->   Operation 4041 'add' 'add_ln813_3454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4042 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3458 = add i16 %add_ln813_3457, i16 %add_ln813_3454"   --->   Operation 4042 'add' 'add_ln813_3458' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3459 = add i16 %add_ln813_3458, i16 %add_ln813_3451"   --->   Operation 4043 'add' 'add_ln813_3459' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3466 = add i16 %add_ln813_3465, i16 %add_ln813_3462"   --->   Operation 4044 'add' 'add_ln813_3466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3469 = add i16 %add_ln813_3468, i16 %add_ln813_3467"   --->   Operation 4045 'add' 'add_ln813_3469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3474 = add i16 %add_ln813_3473, i16 %add_ln813_3469"   --->   Operation 4046 'add' 'add_ln813_3474' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3475 = add i16 %add_ln813_3474, i16 %add_ln813_3466"   --->   Operation 4047 'add' 'add_ln813_3475' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3481 = add i16 %add_ln813_3480, i16 %add_ln813_3477"   --->   Operation 4048 'add' 'add_ln813_3481' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln813_645 = sext i15 %add_ln813_3483"   --->   Operation 4049 'sext' 'sext_ln813_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3484 = add i16 %sext_ln813_645, i16 %add_ln813_3482"   --->   Operation 4050 'add' 'add_ln813_3484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3488 = add i16 %add_ln813_3487, i16 %add_ln813_3484"   --->   Operation 4051 'add' 'add_ln813_3488' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4052 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3489 = add i16 %add_ln813_3488, i16 %add_ln813_3481"   --->   Operation 4052 'add' 'add_ln813_3489' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3495 = add i16 %add_ln813_3494, i16 %add_ln813_3491"   --->   Operation 4053 'add' 'add_ln813_3495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3498 = add i16 %add_ln813_3497, i16 %add_ln813_3496"   --->   Operation 4054 'add' 'add_ln813_3498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3502 = add i16 %add_ln813_3501, i16 %add_ln813_3498"   --->   Operation 4055 'add' 'add_ln813_3502' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4056 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3503 = add i16 %add_ln813_3502, i16 %add_ln813_3495"   --->   Operation 4056 'add' 'add_ln813_3503' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3510 = add i16 %add_ln813_3509, i16 %add_ln813_3506"   --->   Operation 4057 'add' 'add_ln813_3510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3513 = add i16 %add_ln813_3512, i16 %add_ln813_3511"   --->   Operation 4058 'add' 'add_ln813_3513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4059 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3517 = add i16 %add_ln813_3516, i16 %add_ln813_3513"   --->   Operation 4059 'add' 'add_ln813_3517' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3518 = add i16 %add_ln813_3517, i16 %add_ln813_3510"   --->   Operation 4060 'add' 'add_ln813_3518' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3525 = add i16 %add_ln813_3524, i16 %add_ln813_3521"   --->   Operation 4061 'add' 'add_ln813_3525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4062 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3534 = add i16 %add_ln813_3533, i16 %add_ln813_3525"   --->   Operation 4062 'add' 'add_ln813_3534' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3541 = add i16 %add_ln813_3540, i16 %add_ln813_3537"   --->   Operation 4063 'add' 'add_ln813_3541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3544 = add i16 %add_ln813_3543, i16 %add_ln813_3542"   --->   Operation 4064 'add' 'add_ln813_3544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3549 = add i16 %add_ln813_3548, i16 %add_ln813_3544"   --->   Operation 4065 'add' 'add_ln813_3549' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4066 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3550 = add i16 %add_ln813_3549, i16 %add_ln813_3541"   --->   Operation 4066 'add' 'add_ln813_3550' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3557 = add i16 %add_ln813_3556, i16 %add_ln813_3553"   --->   Operation 4067 'add' 'add_ln813_3557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln813_650 = sext i15 %add_ln813_3558"   --->   Operation 4068 'sext' 'sext_ln813_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln813_651 = sext i15 %add_ln813_3559"   --->   Operation 4069 'sext' 'sext_ln813_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3560 = add i16 %sext_ln813_651, i16 %sext_ln813_650"   --->   Operation 4070 'add' 'add_ln813_3560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4071 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3565 = add i16 %add_ln813_3564, i16 %add_ln813_3560"   --->   Operation 4071 'add' 'add_ln813_3565' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4072 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3566 = add i16 %add_ln813_3565, i16 %add_ln813_3557"   --->   Operation 4072 'add' 'add_ln813_3566' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3573 = add i16 %add_ln813_3572, i16 %add_ln813_3569"   --->   Operation 4073 'add' 'add_ln813_3573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln813_653 = sext i14 %add_ln813_3575"   --->   Operation 4074 'sext' 'sext_ln813_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3576 = add i16 %sext_ln813_653, i16 %add_ln813_3574"   --->   Operation 4075 'add' 'add_ln813_3576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3577 = add i16 %sext_ln818_1636, i16 %sext_ln818_1673"   --->   Operation 4076 'add' 'add_ln813_3577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4077 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3580 = add i16 %add_ln813_3579, i16 %add_ln813_3577"   --->   Operation 4077 'add' 'add_ln813_3580' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4078 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3581 = add i16 %add_ln813_3580, i16 %add_ln813_3576"   --->   Operation 4078 'add' 'add_ln813_3581' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4079 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3582 = add i16 %add_ln813_3581, i16 %add_ln813_3573"   --->   Operation 4079 'add' 'add_ln813_3582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3589 = add i16 %add_ln813_3588, i16 %add_ln813_3585"   --->   Operation 4080 'add' 'add_ln813_3589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4081 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3597 = add i16 %add_ln813_3596, i16 %add_ln813_3589"   --->   Operation 4081 'add' 'add_ln813_3597' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3604 = add i16 %add_ln813_3603, i16 %add_ln813_3600"   --->   Operation 4082 'add' 'add_ln813_3604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3607 = add i16 %add_ln813_3606, i16 %add_ln813_3605"   --->   Operation 4083 'add' 'add_ln813_3607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3608 = add i16 %mult_V_3227, i16 %mult_V_3280"   --->   Operation 4084 'add' 'add_ln813_3608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4085 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3611 = add i16 %add_ln813_3610, i16 %add_ln813_3608"   --->   Operation 4085 'add' 'add_ln813_3611' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4086 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3612 = add i16 %add_ln813_3611, i16 %add_ln813_3607"   --->   Operation 4086 'add' 'add_ln813_3612' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4087 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3613 = add i16 %add_ln813_3612, i16 %add_ln813_3604"   --->   Operation 4087 'add' 'add_ln813_3613' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3620 = add i16 %add_ln813_3619, i16 %add_ln813_3616"   --->   Operation 4088 'add' 'add_ln813_3620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3623 = add i16 %add_ln813_3622, i16 %add_ln813_3621"   --->   Operation 4089 'add' 'add_ln813_3623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4090 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3628 = add i16 %add_ln813_3627, i16 %add_ln813_3623"   --->   Operation 4090 'add' 'add_ln813_3628' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4091 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3629 = add i16 %add_ln813_3628, i16 %add_ln813_3620"   --->   Operation 4091 'add' 'add_ln813_3629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3636 = add i16 %add_ln813_3635, i16 %add_ln813_3632"   --->   Operation 4092 'add' 'add_ln813_3636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3639 = add i16 %add_ln813_3638, i16 %add_ln813_3637"   --->   Operation 4093 'add' 'add_ln813_3639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4094 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3644 = add i16 %add_ln813_3643, i16 %add_ln813_3639"   --->   Operation 4094 'add' 'add_ln813_3644' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4095 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3645 = add i16 %add_ln813_3644, i16 %add_ln813_3636"   --->   Operation 4095 'add' 'add_ln813_3645' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3652 = add i16 %add_ln813_3651, i16 %add_ln813_3648"   --->   Operation 4096 'add' 'add_ln813_3652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3660 = add i16 %add_ln813_3659, i16 %add_ln813_3652"   --->   Operation 4097 'add' 'add_ln813_3660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3667 = add i16 %add_ln813_3666, i16 %add_ln813_3663"   --->   Operation 4098 'add' 'add_ln813_3667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln813_660 = sext i15 %add_ln813_3669"   --->   Operation 4099 'sext' 'sext_ln813_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3670 = add i16 %sext_ln813_660, i16 %add_ln813_3668"   --->   Operation 4100 'add' 'add_ln813_3670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4101 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3675 = add i16 %add_ln813_3674, i16 %add_ln813_3670"   --->   Operation 4101 'add' 'add_ln813_3675' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3676 = add i16 %add_ln813_3675, i16 %add_ln813_3667"   --->   Operation 4102 'add' 'add_ln813_3676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3683 = add i16 %add_ln813_3682, i16 %add_ln813_3679"   --->   Operation 4103 'add' 'add_ln813_3683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4104 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3691 = add i16 %add_ln813_3690, i16 %add_ln813_3683"   --->   Operation 4104 'add' 'add_ln813_3691' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3698 = add i16 %add_ln813_3697, i16 %add_ln813_3694"   --->   Operation 4105 'add' 'add_ln813_3698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3701 = add i16 %add_ln813_3700, i16 %add_ln813_3699"   --->   Operation 4106 'add' 'add_ln813_3701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4107 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3706 = add i16 %add_ln813_3705, i16 %add_ln813_3701"   --->   Operation 4107 'add' 'add_ln813_3706' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4108 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3707 = add i16 %add_ln813_3706, i16 %add_ln813_3698"   --->   Operation 4108 'add' 'add_ln813_3707' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4109 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i16 %add_ln813_2792" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4109 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4110 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i16 %add_ln813_2738" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4110 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4111 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i16 %add_ln813_2808" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4111 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4112 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i16 %add_ln813_2824" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4112 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4113 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i16 %add_ln813_2839" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4113 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4114 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i16 %add_ln813_2855" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4114 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4115 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i16 %add_ln813_2871" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4115 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4116 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i16 %add_ln813_2886" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4116 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4117 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i16 %add_ln813_2902" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4117 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4118 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i16 %add_ln813_2918" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4118 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4119 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i16 %add_ln813_2934" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4119 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4120 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i16 %add_ln813_2950" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4120 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4121 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i16 %add_ln813_2964" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4121 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4122 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i16 %add_ln813_2748" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4122 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4123 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i16 %add_ln813_2980" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4123 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4124 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i16 %add_ln813_2995" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4124 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4125 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i16 %add_ln813_3010" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4125 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4126 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i16 %add_ln813_3025" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4126 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4127 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i16 %add_ln813_3041" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4127 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4128 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i16 %add_ln813_3057" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4128 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4129 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i16 %add_ln813_3072" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4129 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4130 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i16 %add_ln813_3088" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4130 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4131 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i16 %add_ln813_3103" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4131 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4132 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i16 %add_ln813_3119" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4132 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4133 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i16 %add_ln813_3135" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4133 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4134 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i16 %add_ln813_2763" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4134 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4135 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i16 %add_ln813_3151" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4135 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4136 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i16 %add_ln813_3166" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4136 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4137 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i16 %add_ln813_3182" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4137 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4138 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i16 %add_ln813_3198" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4138 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4139 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i16 %add_ln813_3214" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4139 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4140 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i16 %add_ln813_2776" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4140 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4141 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1024 %mrv_31, i16 %add_ln813_3230" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4141 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1024 %mrv_32, i16 %add_ln813_3246" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4142 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4143 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1024 %mrv_33, i16 %add_ln813_3261" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4143 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4144 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1024 %mrv_34, i16 %add_ln813_3277" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4144 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4145 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1024 %mrv_35, i16 %add_ln813_3292" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4145 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4146 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1024 %mrv_36, i16 %add_ln813_3308" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4146 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4147 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1024 %mrv_37, i16 %add_ln813_3324" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4147 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4148 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1024 %mrv_38, i16 %add_ln813_3339" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4148 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4149 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1024 %mrv_39, i16 %add_ln813_3355" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4149 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4150 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1024 %mrv_40, i16 %add_ln813_3369" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4150 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4151 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1024 %mrv_41, i16 %add_ln813_3384" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4151 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1024 %mrv_42, i16 %add_ln813_3397" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4152 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4153 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1024 %mrv_43, i16 %add_ln813_3413" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4153 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4154 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1024 %mrv_44, i16 %add_ln813_3429" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4154 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4155 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1024 %mrv_45, i16 %add_ln813_3445" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4155 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4156 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1024 %mrv_46, i16 %add_ln813_3459" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4156 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4157 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1024 %mrv_47, i16 %add_ln813_3475" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4157 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4158 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1024 %mrv_48, i16 %add_ln813_3489" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4158 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4159 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1024 %mrv_49, i16 %add_ln813_3503" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4159 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4160 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1024 %mrv_50, i16 %add_ln813_3518" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4160 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4161 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1024 %mrv_51, i16 %add_ln813_3534" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4161 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4162 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1024 %mrv_52, i16 %add_ln813_3550" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4162 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4163 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1024 %mrv_53, i16 %add_ln813_3566" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4163 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4164 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1024 %mrv_54, i16 %add_ln813_3582" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4164 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4165 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1024 %mrv_55, i16 %add_ln813_3597" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4165 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4166 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1024 %mrv_56, i16 %add_ln813_3613" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4166 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4167 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1024 %mrv_57, i16 %add_ln813_3629" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4167 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4168 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1024 %mrv_58, i16 %add_ln813_3645" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4168 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4169 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1024 %mrv_59, i16 %add_ln813_3660" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4169 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4170 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1024 %mrv_60, i16 %add_ln813_3676" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4170 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4171 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1024 %mrv_61, i16 %add_ln813_3691" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4171 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4172 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_62, i16 %add_ln813_3707" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4172 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4173 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i1024 %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 4173 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.48ns
The critical path consists of the following:
	wire read operation ('p_read306') on port 'p_read' [4]  (0 ns)
	'mul' operation ('r.V') [2318]  (1.94 ns)
	'add' operation ('add_ln813_2929') [3239]  (0.765 ns)
	'add' operation ('add_ln813_2932') [3245]  (0.775 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln813_2803') [3097]  (0 ns)
	'add' operation ('add_ln813_2806') [3101]  (0.675 ns)
	'add' operation ('add_ln813_2807') [3102]  (0.675 ns)
	'add' operation ('add_ln813_2808') [3103]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
