[{"DBLP title": "A fast and generic hybrid simulation approach using C virtual machine.", "DBLP authors": ["Lei Gao", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289885", "OA papers": [{"PaperId": "https://openalex.org/W2149362903", "PaperTitle": "A fast and generic hybrid simulation approach using C virtual machine", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"RWTH Aachen University": 5.0}, "Authors": ["Lei Gao", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"]}]}, {"DBLP title": "Compiler generation from structural architecture descriptions.", "DBLP authors": ["Florian Brandner", "Dietmar Ebner", "Andreas Krall"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289886", "OA papers": [{"PaperId": "https://openalex.org/W2112085712", "PaperTitle": "Compiler generation from structural architecture descriptions", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Vienna": 3.0}, "Authors": ["Florian Brandner", "Dietmar Ebner", "Andreas Krall"]}]}, {"DBLP title": "Non-transparent debugging for software-pipelined loops.", "DBLP authors": ["Hugo Venturini", "Fr\u00e9d\u00e9ric Riss", "Jean-Claude Fernandez", "Miguel Santana"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289887", "OA papers": [{"PaperId": "https://openalex.org/W2038291601", "PaperTitle": "Non-transparent debugging for software-pipelined loops", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hugo Venturini", "Frederic Riss", "Jean-Claude Fernandez", "Miguel Santana"]}]}, {"DBLP title": "An integrated ARM and multi-core DSP simulator.", "DBLP authors": ["Sharad Singhai", "MingYung Ko", "Sanjay Jinturkar", "Mayan Moudgill", "John Glossner"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289889", "OA papers": [{"PaperId": "https://openalex.org/W2113185708", "PaperTitle": "An integrated ARM and multi-core DSP simulator", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Dimension Technologies (United States)": 5.0}, "Authors": ["Sharad Singhai", "Ming-Yung Ko", "Sanjay Jinturkar", "Mayan Moudgill", "John Glossner"]}]}, {"DBLP title": "SCCP/x: a compilation profile to support testing and verification of optimized code.", "DBLP authors": ["Raimund Kirner"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289890", "OA papers": [{"PaperId": "https://openalex.org/W2145329023", "PaperTitle": "SCCP/x", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 1.0}, "Authors": ["Raimund Kirner"]}]}, {"DBLP title": "Performance-driven syntax-directed synthesis of asynchronous processors.", "DBLP authors": ["Luis A. Plana", "Doug A. Edwards", "Sam Taylor", "Luis A. Tarazona", "Andrew Bardsley"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289891", "OA papers": [{"PaperId": "https://openalex.org/W2110119388", "PaperTitle": "Performance-driven syntax-directed synthesis of asynchronous processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Manchester": 5.0}, "Authors": ["Luis A. Plana", "Doug Edwards", "Samuel J. Taylor", "Luis A. Tarazona", "Andrew Bardsley"]}]}, {"DBLP title": "Stack size reduction of recursive programs.", "DBLP authors": ["Stefan Sch\u00e4ckeler", "Weijia Shang"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289892", "OA papers": [{"PaperId": "https://openalex.org/W2165874960", "PaperTitle": "Stack size reduction of recursive programs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Santa Clara University": 2.0}, "Authors": ["Stefan Schaeckeler", "Weijia Shang"]}]}, {"DBLP title": "Performance evaluation and optimization of dual-port SDRAM architecture for mobile embedded systems.", "DBLP authors": ["Hoeseok Yang", "Sungchan Kim", "Hae-woo Park", "Jinwoo Kim", "Soonhoi Ha"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289893", "OA papers": [{"PaperId": "https://openalex.org/W2116015356", "PaperTitle": "Performance evaluation and optimization of dual-port SDRAM architecture for mobile embedded systems", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Hoeseok Yang", "Sungchan Kim", "Haewoo Park", "Jinwoo Kim", "Soonhoi Ha"]}]}, {"DBLP title": "A hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection.", "DBLP authors": ["Syed Imtiaz Haider", "Leyla Nazhandali"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289894", "OA papers": [{"PaperId": "https://openalex.org/W2167891483", "PaperTitle": "A hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Syed Haider", "Leyla Nazhandali"]}]}, {"DBLP title": "Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms.", "DBLP authors": ["Andrea Marongiu", "Luca Benini", "Mahmut T. Kandemir"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289908", "OA papers": [{"PaperId": "https://openalex.org/W2110200491", "PaperTitle": "Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Bologna": 2.0, "Pennsylvania State University": 1.0}, "Authors": ["Andrea Marongiu", "Luca Benini", "Mahmut Kandemir"]}]}, {"DBLP title": "Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289909", "OA papers": [{"PaperId": "https://openalex.org/W1982624012", "PaperTitle": "Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Unversity of California at San Diego": 2.0}, "Authors": ["Chengmo Yang", "Alex Orailoglu"]}]}, {"DBLP title": "Supporting multithreading in configurable soft processor cores.", "DBLP authors": ["Roger Moussali", "Nabil Ghanem", "Mazen A. R. Saghir"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289910", "OA papers": [{"PaperId": "https://openalex.org/W2164361660", "PaperTitle": "Supporting multithreading in configurable soft processor cores", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"American University of Beirut": 3.0}, "Authors": ["R. Moussali", "Nabil Ghanem", "Mazen A. R. Saghir"]}]}, {"DBLP title": "A group-based wear-leveling algorithm for large-capacity flash memory storage systems.", "DBLP authors": ["Dawoon Jung", "Yoon-Hee Chae", "Heeseung Jo", "Jinsoo Kim", "Joonwon Lee"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289911", "OA papers": [{"PaperId": "https://openalex.org/W2011197827", "PaperTitle": "A group-based wear-leveling algorithm for large-capacity flash memory storage systems", "Year": 2007, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"Korea Adv. Inst. of Sci. and Technol.": 5.0}, "Authors": ["Da-Woon Jung", "Yoon-Hee Chae", "Heeseung Jo", "Jin-Soo Kim", "Joonwon Lee"]}]}, {"DBLP title": "Facilitating compiler optimizations through the dynamic mapping of alternate register structures.", "DBLP authors": ["Christopher Zimmer", "Stephen Roderick Hines", "Prasad A. Kulkarni", "Gary S. Tyson", "David B. Whalley"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289912", "OA papers": [{"PaperId": "https://openalex.org/W2098139685", "PaperTitle": "Facilitating compiler optimizations through the dynamic mapping of alternate register structures", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"FLORIDA STATE UNIV.": 5.0}, "Authors": ["Chris Zimmer", "Stephen A. Hines", "Prasad S. Kulkarni", "Gary Tyson", "David Whalley"]}]}, {"DBLP title": "Recursive function data allocation to scratch-pad memory.", "DBLP authors": ["Angel Dominguez", "Nghi Nguyen", "Rajeev Barua"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289897", "OA papers": [{"PaperId": "https://openalex.org/W2155548817", "PaperTitle": "Recursive function data allocation to scratch-pad memory", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Angel Dom\u00ednguez", "Nghi Nguyen", "Rajeev Barua"]}]}, {"DBLP title": "Fragment cache management for dynamic binary translators in embedded systems with scratchpad.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser", "Jonathan Misurda"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289898", "OA papers": [{"PaperId": "https://openalex.org/W2110252373", "PaperTitle": "Fragment cache management for dynamic binary translators in embedded systems with scratchpad", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Pittsburgh": 3.0, "University of Virginia": 2.0}, "Authors": ["Jos\u00e9 A. Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason D. Hiser", "Jonathan Misurda"]}]}, {"DBLP title": "Scratch-pad memory allocation without compiler support for java applications.", "DBLP authors": ["Nghi Nguyen", "Angel Dominguez", "Rajeev Barua"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289899", "OA papers": [{"PaperId": "https://openalex.org/W2145787376", "PaperTitle": "Scratch-pad memory allocation without compiler support for java applications", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Nghi Nguyen", "Angel Dom\u00ednguez", "Rajeev Barua"]}]}, {"DBLP title": "Towards understanding architectural tradeoffs in MEMS closed-loop feedback control.", "DBLP authors": ["Greg Hoover", "Forrest Brewer", "Timothy Sherwood"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289901", "OA papers": [{"PaperId": "https://openalex.org/W2024937913", "PaperTitle": "Towards understanding architectural tradeoffs in MEMS closed-loop feedback control", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Greg Hoover", "Forrest Brewer", "Timothy Sherwood"]}]}, {"DBLP title": "Application driven embedded system design: a face recognition case study.", "DBLP authors": ["Karthik Ramani", "Al Davis"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289902", "OA papers": [{"PaperId": "https://openalex.org/W2158295019", "PaperTitle": "Application driven embedded system design", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Karthik Ramani", "Al Davis"]}]}, {"DBLP title": "Hierarchical coarse-grained stream compilation for software defined radio.", "DBLP authors": ["Yuan Lin", "Manjunath Kudlur", "Scott A. Mahlke", "Trevor N. Mudge"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289903", "OA papers": [{"PaperId": "https://openalex.org/W2138029242", "PaperTitle": "Hierarchical coarse-grained stream compilation for software defined radio", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Yuan Lin", "Manjunath Kudlur", "Scott Mahlke", "Trevor Mudge"]}]}, {"DBLP title": "Rethinking custom ISE identification: a new processor-agnostic method.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289905", "OA papers": [{"PaperId": "https://openalex.org/W2039538849", "PaperTitle": "Rethinking custom ISE identification", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Ajay Verma", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "An efficient framework for dynamic reconfiguration of instruction-set customization.", "DBLP authors": ["Huynh Phung Huynh", "Joon Edward Sim", "Tulika Mitra"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289906", "OA papers": [{"PaperId": "https://openalex.org/W2158699670", "PaperTitle": "An efficient framework for dynamic reconfiguration of instruction-set customization", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Huynh Huynh", "Joon Seop Sim", "Tulika Mitra"]}]}, {"DBLP title": "Vertical object layout and compression for fixed heaps.", "DBLP authors": ["Ben L. Titzer", "Jens Palsberg"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289914", "OA papers": [{"PaperId": "https://openalex.org/W2017872908", "PaperTitle": "Vertical object layout and compression for fixed heaps", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"UCLA Compilers Group": 2.0}, "Authors": ["Ben L. Titzer", "Jens Palsberg"]}]}, {"DBLP title": "Software controlled memory layout reorganization for irregular array access patterns.", "DBLP authors": ["Doosan Cho", "Ilya Issenin", "Nikil D. Dutt", "Jonghee W. Yoon", "Yunheung Paek"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289915", "OA papers": [{"PaperId": "https://openalex.org/W2148069128", "PaperTitle": "Software controlled memory layout reorganization for irregular array access patterns", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Seoul National University": 3.0, "University of California, Irvine": 2.0}, "Authors": ["Doosan Cho", "Ilya Issenin", "Nikil Dutt", "Jonghee Yoon", "Yunheung Paek"]}]}, {"DBLP title": "A self-maintained memory module supporting DMM.", "DBLP authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289916", "OA papers": [{"PaperId": "https://openalex.org/W2142263367", "PaperTitle": "A self-maintained memory module supporting DMM", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Beijing Institute of Technology": 3.0}, "Authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao"]}]}, {"DBLP title": "Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems.", "DBLP authors": ["Rakesh Reddy", "Peter Petrov"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289917", "OA papers": [{"PaperId": "https://openalex.org/W2133915026", "PaperTitle": "Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Rakesh Reddy", "Peter K. Petrov"]}]}, {"DBLP title": "An optimistic and conservative register assignment heuristic for chordal graphs.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289919", "OA papers": [{"PaperId": "https://openalex.org/W2134202448", "PaperTitle": "An optimistic and conservative register assignment heuristic for chordal graphs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Philip Brisk", "Ajay Verma", "Paolo Ienne"]}]}, {"DBLP title": "A simplified java bytecode compilation system for resource-constrained embedded processors.", "DBLP authors": ["Carmen Badea", "Alexandru Nicolau", "Alexander V. Veidenbaum"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289920", "OA papers": [{"PaperId": "https://openalex.org/W2170320849", "PaperTitle": "A simplified java bytecode compilation system for resource-constrained embedded processors", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Carmen Badea", "Alexandru Nicolau", "Alexander V. Veidenbaum"]}]}, {"DBLP title": "A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots.", "DBLP authors": ["Tom Vander Aa", "Bingfeng Mei", "Bjorn De Sutter"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289921", "OA papers": [{"PaperId": "https://openalex.org/W1999129298", "PaperTitle": "A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"imec": 3.0}, "Authors": ["Tom Vander Aa", "Bingfeng Mei", "Bjorn De Sutter"]}]}, {"DBLP title": "INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations.", "DBLP authors": ["Rahul Nagpal", "Arvind Madan", "Bharadwaj Amrutur", "Y. N. Srikant"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289923", "OA papers": [{"PaperId": "https://openalex.org/W2168095680", "PaperTitle": "INTACTE", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Science Bangalore": 4.0}, "Authors": ["Rahul Nagpal", "A. Madan", "Amrutur Bhardwaj", "Y. N. Srikant"]}]}, {"DBLP title": "Cache leakage control mechanism for hard real-time systems.", "DBLP authors": ["Jaw-Wei Chi", "Chia-Lin Yang", "Yi-Jung Chen", "Jian-Jia Chen"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289924", "OA papers": [{"PaperId": "https://openalex.org/W2100584139", "PaperTitle": "Cache leakage control mechanism for hard real-time systems", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Jaw-Wei Chi", "Chia-Lin Yang", "Yi-Jung Chen", "Jien-Jia Chen"]}]}, {"DBLP title": "Performance optimal processor throttling under thermal constraints.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289925", "OA papers": [{"PaperId": "https://openalex.org/W2118542516", "PaperTitle": "Performance optimal processor throttling under thermal constraints", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Ravishankar Rao", "Sarma Vrudhula"]}]}, {"DBLP title": "A low power front-end for embedded processors using a block-aware instruction set.", "DBLP authors": ["Ahmad Zmily", "Christos Kozyrakis"], "year": 2007, "doi": "https://doi.org/10.1145/1289881.1289926", "OA papers": [{"PaperId": "https://openalex.org/W2141763576", "PaperTitle": "A low power front-end for embedded processors using a block-aware instruction set", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Ahmad Zmily", "Christos Kozyrakis"]}]}]