<map id="lib/Target/AMDGPU/AMDGPUSubtarget.h" name="lib/Target/AMDGPU/AMDGPUSubtarget.h">
<area shape="rect" id="node1" title="Base class for AMDGPU specific classes of TargetSubtarget." alt="" coords="518,5,801,32"/>
<area shape="rect" id="node2" href="$AMDGPULowerIntrinsics_8cpp.html" title=" " alt="" coords="5,80,252,121"/>
<area shape="rect" id="node3" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="276,80,539,121"/>
<area shape="rect" id="node4" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="478,266,777,293"/>
<area shape="rect" id="node5" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6413,87,6666,114"/>
<area shape="rect" id="node27" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="11725,259,11941,300"/>
<area shape="rect" id="node50" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="615,87,872,114"/>
<area shape="rect" id="node6" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="10797,169,11063,211"/>
<area shape="rect" id="node7" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="11087,169,11325,211"/>
<area shape="rect" id="node8" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="11349,169,11604,211"/>
<area shape="rect" id="node9" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="665,177,961,203"/>
<area shape="rect" id="node10" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="985,169,1256,211"/>
<area shape="rect" id="node11" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1281,169,1579,211"/>
<area shape="rect" id="node12" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1603,169,1835,211"/>
<area shape="rect" id="node13" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1859,169,2091,211"/>
<area shape="rect" id="node14" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="2115,169,2347,211"/>
<area shape="rect" id="node15" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="2371,169,2598,211"/>
<area shape="rect" id="node16" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="2623,169,2869,211"/>
<area shape="rect" id="node17" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2893,169,3156,211"/>
<area shape="rect" id="node18" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="3181,177,3503,203"/>
<area shape="rect" id="node19" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="3528,169,3764,211"/>
<area shape="rect" id="node20" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="3789,169,4018,211"/>
<area shape="rect" id="node21" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4043,169,4305,211"/>
<area shape="rect" id="node22" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4329,169,4563,211"/>
<area shape="rect" id="node23" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4587,169,4849,211"/>
<area shape="rect" id="node24" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="4873,169,5133,211"/>
<area shape="rect" id="node25" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="5157,169,5425,211"/>
<area shape="rect" id="node26" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="11629,169,11877,211"/>
<area shape="rect" id="node28" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="5449,177,5739,203"/>
<area shape="rect" id="node29" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5763,169,5987,211"/>
<area shape="rect" id="node30" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6012,177,6304,203"/>
<area shape="rect" id="node31" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="6328,169,6527,211"/>
<area shape="rect" id="node32" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="6551,169,6754,211"/>
<area shape="rect" id="node33" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="6779,169,6999,211"/>
<area shape="rect" id="node34" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="7023,177,7309,203"/>
<area shape="rect" id="node35" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="7333,177,7620,203"/>
<area shape="rect" id="node36" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7644,169,7832,211"/>
<area shape="rect" id="node37" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7857,169,8059,211"/>
<area shape="rect" id="node38" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="8084,169,8283,211"/>
<area shape="rect" id="node39" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8307,169,8505,211"/>
<area shape="rect" id="node40" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8529,169,8720,211"/>
<area shape="rect" id="node41" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8745,169,8934,211"/>
<area shape="rect" id="node42" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="8958,169,9150,211"/>
<area shape="rect" id="node43" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="9174,169,9374,211"/>
<area shape="rect" id="node44" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="9398,169,9598,211"/>
<area shape="rect" id="node45" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="9622,169,9822,211"/>
<area shape="rect" id="node46" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="9847,169,10061,211"/>
<area shape="rect" id="node47" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="10086,169,10283,211"/>
<area shape="rect" id="node48" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="10308,169,10528,211"/>
<area shape="rect" id="node49" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="10552,169,10772,211"/>
</map>
