# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  # BSG utilities
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_misc/bsg_dff_reset.v",
  "${bsg_root}/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v",
  "${bsg_root}/bsg_dataflow/bsg_fifo_tracker.v",
  "${bsg_root}/bsg_misc/bsg_dff_en.v",
  "${bsg_root}/bsg_misc/bsg_circular_ptr.v",
  "${bsg_root}/bsg_mem/bsg_mem_1r1w_sync.v",
  "${bsg_root}/bsg_mem/bsg_mem_1r1w_sync_synth.v",
  # TODO: list verilog files
  "v/rom_sbox.sv",
  "v/round_key.sv",
  "v/key_expansion.sv",
  "v/add_round_key.sv",
  "v/sub_bytes.sv",
  "v/shift_rows.sv",
  "v/mix_columns.sv",
  "v/aes_encryption.sv",
  "v/encryption_rounds.sv",
  "v/buffer.sv",
  "v/bsg_aes_encrypt.sv",
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]