<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Combined_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Combined_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Combined_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ProjLab01.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ProjLab01.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ProjLab01.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ProjLab01.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProjLab01.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProjLab01.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ProjLab01.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ProjLab01.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProjLab01_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProjLab01_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProjLab01_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461507606" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461507606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461509695" xil_pn:in_ck="-6955286204963745431" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461509695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADR_LATCH.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="BranchPredictor.vhd"/>
      <outfile xil_pn:name="Combined_tb.vhd"/>
      <outfile xil_pn:name="DATAMEM.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DCCTL_tb.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="EX_MEM_CTL.vhd"/>
      <outfile xil_pn:name="Fetch_tb.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="IM_tb.vhd"/>
      <outfile xil_pn:name="Instr_Mem.vhd"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PCStack.vhd"/>
      <outfile xil_pn:name="PC_INC.vhd"/>
      <outfile xil_pn:name="PC_OFFSET.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="ProgramCounter_tb.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="SH_PCREG.vhd"/>
      <outfile xil_pn:name="SH_tb.vhd"/>
      <outfile xil_pn:name="Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="TopLevel_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="fetch_tb.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461510466" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-334261234970173524" xil_pn:start_ts="1461510466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461510466" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5308349804892717230" xil_pn:start_ts="1461510466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461507606" xil_pn:in_ck="7735336694325939106" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6634281375464242574" xil_pn:start_ts="1461507606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.ngc"/>
      <outfile xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461509695" xil_pn:in_ck="2890956291012387139" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461509695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADR_LATCH.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="BranchPredictor.vhd"/>
      <outfile xil_pn:name="Combined_tb.vhd"/>
      <outfile xil_pn:name="DATAMEM.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DCCTL_tb.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="EX_MEM_CTL.vhd"/>
      <outfile xil_pn:name="Fetch_tb.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="IM_tb.vhd"/>
      <outfile xil_pn:name="Instr_Mem.vhd"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PCStack.vhd"/>
      <outfile xil_pn:name="PC_INC.vhd"/>
      <outfile xil_pn:name="PC_OFFSET.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="ProgramCounter_tb.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="SH_PCREG.vhd"/>
      <outfile xil_pn:name="SH_tb.vhd"/>
      <outfile xil_pn:name="Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="TopLevel_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="fetch_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461510469" xil_pn:in_ck="3775122742773955963" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="381692905061671226" xil_pn:start_ts="1461510466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Combined_tb_beh.prj"/>
      <outfile xil_pn:name="Combined_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461510469" xil_pn:in_ck="-8706304716932248693" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1964502948829245287" xil_pn:start_ts="1461510469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Combined_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6005694687550753868" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:in_ck="7735336694325939106" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6634281375464242574" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.ngc"/>
      <outfile xil_pn:name="ipcore_dir/EXTERNAL_MEMORY.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:in_ck="2518881020020775648" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7012787883844169398" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:in_ck="2518881020020775648" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461448855" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2946544059057522116" xil_pn:start_ts="1461448855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461509278" xil_pn:in_ck="5690184634611582873" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7553164486162047395" xil_pn:start_ts="1461509267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ProjLab01.lso"/>
      <outfile xil_pn:name="ProjLab01.ngc"/>
      <outfile xil_pn:name="ProjLab01.ngr"/>
      <outfile xil_pn:name="ProjLab01.prj"/>
      <outfile xil_pn:name="ProjLab01.stx"/>
      <outfile xil_pn:name="ProjLab01.syr"/>
      <outfile xil_pn:name="ProjLab01.xst"/>
      <outfile xil_pn:name="ProjLab01_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
