<module HW_revision="" XML_version="1" description="Port E" id="Port E">
<register acronym="PEIN" description="Port E Input" id="PEIN" offset=" 0x0280" width="16">
<bitfield begin="0" description="PEIN0" end="0" id="PEIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PEIN1" end="1" id="PEIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PEIN2" end="2" id="PEIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PEIN3" end="3" id="PEIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PEIN4" end="4" id="PEIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PEIN5" end="5" id="PEIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PEIN6" end="6" id="PEIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PEIN7" end="7" id="PEIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PEIN8" end="8" id="PEIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PEIN9" end="9" id="PEIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PEIN10" end="10" id="PEIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PEIN11" end="11" id="PEIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PEIN12" end="12" id="PEIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PEIN13" end="13" id="PEIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PEIN14" end="14" id="PEIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PEIN15" end="15" id="PEIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PEOUT" description="Port E Output" id="PEOUT" offset=" 0x0282" width="16">
<bitfield begin="0" description="PEOUT0" end="0" id="PEOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PEOUT1" end="1" id="PEOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PEOUT2" end="2" id="PEOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PEOUT3" end="3" id="PEOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PEOUT4" end="4" id="PEOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PEOUT5" end="5" id="PEOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PEOUT6" end="6" id="PEOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PEOUT7" end="7" id="PEOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PEOUT8" end="8" id="PEOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PEOUT9" end="9" id="PEOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PEOUT10" end="10" id="PEOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PEOUT11" end="11" id="PEOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PEOUT12" end="12" id="PEOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PEOUT13" end="13" id="PEOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PEOUT14" end="14" id="PEOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PEOUT15" end="15" id="PEOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PEDIR" description="Port E Direction" id="PEDIR" offset=" 0x0284" width="16">
<bitfield begin="0" description="PEDIR0" end="0" id="PEDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PEDIR1" end="1" id="PEDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PEDIR2" end="2" id="PEDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PEDIR3" end="3" id="PEDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PEDIR4" end="4" id="PEDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PEDIR5" end="5" id="PEDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PEDIR6" end="6" id="PEDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PEDIR7" end="7" id="PEDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PEDIR8" end="8" id="PEDIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PEDIR9" end="9" id="PEDIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PEDIR10" end="10" id="PEDIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PEDIR11" end="11" id="PEDIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PEDIR12" end="12" id="PEDIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PEDIR13" end="13" id="PEDIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PEDIR14" end="14" id="PEDIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PEDIR15" end="15" id="PEDIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PEREN" description="Port E Resistor Enable" id="PEREN" offset=" 0x0286" width="16">
<bitfield begin="0" description="PEREN0" end="0" id="PEREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PEREN1" end="1" id="PEREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PEREN2" end="2" id="PEREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PEREN3" end="3" id="PEREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PEREN4" end="4" id="PEREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PEREN5" end="5" id="PEREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PEREN6" end="6" id="PEREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PEREN7" end="7" id="PEREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PEREN8" end="8" id="PEREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PEREN9" end="9" id="PEREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PEREN10" end="10" id="PEREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PEREN11" end="11" id="PEREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PEREN12" end="12" id="PEREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PEREN13" end="13" id="PEREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PEREN14" end="14" id="PEREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PEREN15" end="15" id="PEREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PESEL0" description="Port E Selection 0" id="PESEL0" offset=" 0x028A" width="16">
<bitfield begin="0" description="PESEL0_0" end="0" id="PESEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PESEL0_1" end="1" id="PESEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PESEL0_2" end="2" id="PESEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PESEL0_3" end="3" id="PESEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PESEL0_4" end="4" id="PESEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PESEL0_5" end="5" id="PESEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PESEL0_6" end="6" id="PESEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PESEL0_7" end="7" id="PESEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PESEL0_8" end="8" id="PESEL0_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PESEL0_9" end="9" id="PESEL0_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PESEL0_10" end="10" id="PESEL0_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PESEL0_11" end="11" id="PESEL0_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PESEL0_12" end="12" id="PESEL0_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PESEL0_13" end="13" id="PESEL0_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PESEL0_14" end="14" id="PESEL0_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PESEL0_15" end="15" id="PESEL0_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PESEL1" description="Port E Selection 1" id="PESEL1" offset=" 0x028C" width="16">
<bitfield begin="0" description="PESEL1_0" end="0" id="PESEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PESEL1_1" end="1" id="PESEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PESEL1_2" end="2" id="PESEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PESEL1_3" end="3" id="PESEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PESEL1_4" end="4" id="PESEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PESEL1_5" end="5" id="PESEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PESEL1_6" end="6" id="PESEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PESEL1_7" end="7" id="PESEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PESEL1_8" end="8" id="PESEL1_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PESEL1_9" end="9" id="PESEL1_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PESEL1_10" end="10" id="PESEL1_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PESEL1_11" end="11" id="PESEL1_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PESEL1_12" end="12" id="PESEL1_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PESEL1_13" end="13" id="PESEL1_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PESEL1_14" end="14" id="PESEL1_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PESEL1_15" end="15" id="PESEL1_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PESELC" description="Port E Complement Selection" id="PESELC" offset=" 0x0296" width="16">
<bitfield begin="0" description="PESELC_0" end="0" id="PESELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PESELC_1" end="1" id="PESELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PESELC_2" end="2" id="PESELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PESELC_3" end="3" id="PESELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PESELC_4" end="4" id="PESELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PESELC_5" end="5" id="PESELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PESELC_6" end="6" id="PESELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PESELC_7" end="7" id="PESELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PESELC_8" end="8" id="PESELC_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PESELC_9" end="9" id="PESELC_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PESELC_10" end="10" id="PESELC_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PESELC_11" end="11" id="PESELC_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PESELC_12" end="12" id="PESELC_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PESELC_13" end="13" id="PESELC_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PESELC_14" end="14" id="PESELC_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PESELC_15" end="15" id="PESELC_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>