Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57372433353408,catapult,CLB,387,catapult_fpga_latency
Throughput,2.57372433353408,catapult,LUT,2204,catapult_fpga_latency
Throughput,2.57372433353408,catapult,FF,513,catapult_fpga_latency
Throughput,2.57372433353408,catapult,DSP,10,catapult_fpga_latency
Throughput,2.57372433353408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77390202023284,catapult,CLB,475,catapult_fpga_latency
Throughput,2.77390202023284,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.77390202023284,catapult,FF,670,catapult_fpga_latency
Throughput,2.77390202023284,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77390202023284,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.799340475384,catapult,CLB,1072,catapult_fpga_latency
Throughput,2.799340475384,catapult,LUT,6097,catapult_fpga_latency
Throughput,2.799340475384,catapult,FF,1006,catapult_fpga_latency
Throughput,2.799340475384,catapult,DSP,9,catapult_fpga_latency
Throughput,2.799340475384,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49910656940144,catapult,CLB,782,catapult_fpga_latency
Throughput,2.49910656940144,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.49910656940144,catapult,FF,934,catapult_fpga_latency
Throughput,2.49910656940144,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49910656940144,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83151361391746,catapult,CLB,2146,catapult_fpga_latency
Throughput,2.83151361391746,catapult,LUT,13019,catapult_fpga_latency
Throughput,2.83151361391746,catapult,FF,1374,catapult_fpga_latency
Throughput,2.83151361391746,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83151361391746,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96566941089943,catapult,CLB,728,catapult_fpga_latency
Throughput,2.96566941089943,catapult,LUT,4264,catapult_fpga_latency
Throughput,2.96566941089943,catapult,FF,910,catapult_fpga_latency
Throughput,2.96566941089943,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96566941089943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00422093040722,catapult,CLB,2287,catapult_fpga_latency
Throughput,3.00422093040722,catapult,LUT,13716,catapult_fpga_latency
Throughput,3.00422093040722,catapult,FF,1823,catapult_fpga_latency
Throughput,3.00422093040722,catapult,DSP,34,catapult_fpga_latency
Throughput,3.00422093040722,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21529968200686,catapult,CLB,650,catapult_fpga_latency
Throughput,3.21529968200686,catapult,LUT,3560,catapult_fpga_latency
Throughput,3.21529968200686,catapult,FF,828,catapult_fpga_latency
Throughput,3.21529968200686,catapult,DSP,18,catapult_fpga_latency
Throughput,3.21529968200686,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15114465329531,catapult,CLB,845,catapult_fpga_latency
Throughput,3.15114465329531,catapult,LUT,4158,catapult_fpga_latency
Throughput,3.15114465329531,catapult,FF,995,catapult_fpga_latency
Throughput,3.15114465329531,catapult,DSP,41,catapult_fpga_latency
Throughput,3.15114465329531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96462315192804,catapult,CLB,1091,catapult_fpga_latency
Throughput,2.96462315192804,catapult,LUT,5919,catapult_fpga_latency
Throughput,2.96462315192804,catapult,FF,1361,catapult_fpga_latency
Throughput,2.96462315192804,catapult,DSP,41,catapult_fpga_latency
Throughput,2.96462315192804,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90665566013057,catapult,CLB,961,catapult_fpga_latency
Throughput,2.90665566013057,catapult,LUT,4781,catapult_fpga_latency
Throughput,2.90665566013057,catapult,FF,1510,catapult_fpga_latency
Throughput,2.90665566013057,catapult,DSP,51,catapult_fpga_latency
Throughput,2.90665566013057,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98522611595215,catapult,CLB,661,catapult_fpga_latency
Throughput,2.98522611595215,catapult,LUT,3885,catapult_fpga_latency
Throughput,2.98522611595215,catapult,FF,1069,catapult_fpga_latency
Throughput,2.98522611595215,catapult,DSP,10,catapult_fpga_latency
Throughput,2.98522611595215,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1729713607605,catapult,CLB,1012,catapult_fpga_latency
Throughput,3.1729713607605,catapult,LUT,5427,catapult_fpga_latency
Throughput,3.1729713607605,catapult,FF,1601,catapult_fpga_latency
Throughput,3.1729713607605,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1729713607605,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13661527845302,catapult,CLB,3065,catapult_fpga_latency
Throughput,3.13661527845302,catapult,LUT,18561,catapult_fpga_latency
Throughput,3.13661527845302,catapult,FF,1991,catapult_fpga_latency
Throughput,3.13661527845302,catapult,DSP,41,catapult_fpga_latency
Throughput,3.13661527845302,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0137366114751,catapult,CLB,2854,catapult_fpga_latency
Throughput,3.0137366114751,catapult,LUT,16470,catapult_fpga_latency
Throughput,3.0137366114751,catapult,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0137366114751,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57258966306907,catapult,CLB,1515,catapult_fpga_latency
Throughput,3.57258966306907,catapult,LUT,7289,catapult_fpga_latency
Throughput,3.57258966306907,catapult,FF,829,catapult_fpga_latency
Throughput,3.57258966306907,catapult,DSP,125,catapult_fpga_latency
Throughput,3.57258966306907,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.67293268983553,catapult,CLB,1686,catapult_fpga_latency
Throughput,3.67293268983553,catapult,LUT,7528,catapult_fpga_latency
Throughput,3.67293268983553,catapult,FF,1252,catapult_fpga_latency
Throughput,3.67293268983553,catapult,DSP,125,catapult_fpga_latency
Throughput,3.67293268983553,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47566167909216,catapult,CLB,761,catapult_fpga_latency
Throughput,3.47566167909216,catapult,LUT,4306,catapult_fpga_latency
Throughput,3.47566167909216,catapult,FF,1095,catapult_fpga_latency
Throughput,3.47566167909216,catapult,DSP,28,catapult_fpga_latency
Throughput,3.47566167909216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3941796607178,catapult,CLB,1511,catapult_fpga_latency
Throughput,3.3941796607178,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.3941796607178,catapult,FF,1320,catapult_fpga_latency
Throughput,3.3941796607178,catapult,DSP,52,catapult_fpga_latency
Throughput,3.3941796607178,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49884013449542,catapult,CLB,2421,catapult_fpga_latency
Throughput,3.49884013449542,catapult,LUT,11632,catapult_fpga_latency
Throughput,3.49884013449542,catapult,FF,1224,catapult_fpga_latency
Throughput,3.49884013449542,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49884013449542,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.74573922163539,catapult,CLB,878,catapult_fpga_latency
Throughput,3.74573922163539,catapult,LUT,5177,catapult_fpga_latency
Throughput,3.74573922163539,catapult,FF,1253,catapult_fpga_latency
Throughput,3.74573922163539,catapult,DSP,14,catapult_fpga_latency
Throughput,3.74573922163539,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.67997468177419,catapult,CLB,3065,catapult_fpga_latency
Throughput,3.67997468177419,catapult,LUT,18739,catapult_fpga_latency
Throughput,3.67997468177419,catapult,FF,2064,catapult_fpga_latency
Throughput,3.67997468177419,catapult,DSP,53,catapult_fpga_latency
Throughput,3.67997468177419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88116352907958,catapult,CLB,1630,catapult_fpga_latency
Throughput,2.88116352907958,catapult,LUT,7796,catapult_fpga_latency
Throughput,2.88116352907958,catapult,FF,796,catapult_fpga_latency
Throughput,2.88116352907958,catapult,DSP,125,catapult_fpga_latency
Throughput,2.88116352907958,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05698214722426,catapult,CLB,2224,catapult_fpga_latency
Throughput,3.05698214722426,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.05698214722426,catapult,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05698214722426,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9948727778044,catapult,CLB,961,catapult_fpga_latency
Throughput,2.9948727778044,catapult,LUT,5157,catapult_fpga_latency
Throughput,2.9948727778044,catapult,FF,1244,catapult_fpga_latency
Throughput,2.9948727778044,catapult,DSP,34,catapult_fpga_latency
Throughput,2.9948727778044,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97882354342976,catapult,CLB,2020,catapult_fpga_latency
Throughput,2.97882354342976,catapult,LUT,8444,catapult_fpga_latency
Throughput,2.97882354342976,catapult,FF,1234,catapult_fpga_latency
Throughput,2.97882354342976,catapult,DSP,155,catapult_fpga_latency
Throughput,2.97882354342976,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81107338025952,catapult,CLB,2771,catapult_fpga_latency
Throughput,2.81107338025952,catapult,LUT,13613,catapult_fpga_latency
Throughput,2.81107338025952,catapult,FF,1645,catapult_fpga_latency
Throughput,2.81107338025952,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81107338025952,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00830593268013,catapult,CLB,3497,catapult_fpga_latency
Throughput,3.00830593268013,catapult,LUT,18536,catapult_fpga_latency
Throughput,3.00830593268013,catapult,FF,1913,catapult_fpga_latency
Throughput,3.00830593268013,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00830593268013,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8057259254687,catapult,CLB,387,catapult_fpga_latency
Throughput,2.8057259254687,catapult,LUT,2206,catapult_fpga_latency
Throughput,2.8057259254687,catapult,FF,513,catapult_fpga_latency
Throughput,2.8057259254687,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8057259254687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7166973653469,catapult,CLB,1415,catapult_fpga_latency
Throughput,2.7166973653469,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.7166973653469,catapult,FF,968,catapult_fpga_latency
Throughput,2.7166973653469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.7166973653469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83151361391746,catapult,CLB,2146,catapult_fpga_latency
Throughput,2.83151361391746,catapult,LUT,13019,catapult_fpga_latency
Throughput,2.83151361391746,catapult,FF,1374,catapult_fpga_latency
Throughput,2.83151361391746,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83151361391746,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20349565445814,catapult,CLB,544,catapult_fpga_latency
Throughput,3.20349565445814,catapult,LUT,3043,catapult_fpga_latency
Throughput,3.20349565445814,catapult,FF,734,catapult_fpga_latency
Throughput,3.20349565445814,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20349565445814,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87522390806184,catapult,CLB,1172,catapult_fpga_latency
Throughput,2.87522390806184,catapult,LUT,6777,catapult_fpga_latency
Throughput,2.87522390806184,catapult,FF,949,catapult_fpga_latency
Throughput,2.87522390806184,catapult,DSP,18,catapult_fpga_latency
Throughput,2.87522390806184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74986663146837,catapult,CLB,1175,catapult_fpga_latency
Throughput,2.74986663146837,catapult,LUT,7037,catapult_fpga_latency
Throughput,2.74986663146837,catapult,FF,999,catapult_fpga_latency
Throughput,2.74986663146837,catapult,DSP,28,catapult_fpga_latency
Throughput,2.74986663146837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06328439225969,catapult,CLB,834,catapult_fpga_latency
Throughput,3.06328439225969,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.06328439225969,catapult,FF,1066,catapult_fpga_latency
Throughput,3.06328439225969,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06328439225969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00422093040722,catapult,CLB,2287,catapult_fpga_latency
Throughput,3.00422093040722,catapult,LUT,13716,catapult_fpga_latency
Throughput,3.00422093040722,catapult,FF,1823,catapult_fpga_latency
Throughput,3.00422093040722,catapult,DSP,34,catapult_fpga_latency
Throughput,3.00422093040722,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.220694897131,catapult,CLB,415,catapult_fpga_latency
Throughput,3.220694897131,catapult,LUT,2500,catapult_fpga_latency
Throughput,3.220694897131,catapult,FF,710,catapult_fpga_latency
Throughput,3.220694897131,catapult,DSP,10,catapult_fpga_latency
Throughput,3.220694897131,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07377364116152,catapult,CLB,842,catapult_fpga_latency
Throughput,3.07377364116152,catapult,LUT,4636,catapult_fpga_latency
Throughput,3.07377364116152,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07377364116152,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07377364116152,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13661527845302,catapult,CLB,3065,catapult_fpga_latency
Throughput,3.13661527845302,catapult,LUT,18561,catapult_fpga_latency
Throughput,3.13661527845302,catapult,FF,1991,catapult_fpga_latency
Throughput,3.13661527845302,catapult,DSP,41,catapult_fpga_latency
Throughput,3.13661527845302,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.65876860483836,catapult,CLB,1706,catapult_fpga_latency
Throughput,3.65876860483836,catapult,LUT,7512,catapult_fpga_latency
Throughput,3.65876860483836,catapult,FF,1106,catapult_fpga_latency
Throughput,3.65876860483836,catapult,DSP,125,catapult_fpga_latency
Throughput,3.65876860483836,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.82992087383475,catapult,CLB,829,catapult_fpga_latency
Throughput,3.82992087383475,catapult,LUT,4477,catapult_fpga_latency
Throughput,3.82992087383475,catapult,FF,872,catapult_fpga_latency
Throughput,3.82992087383475,catapult,DSP,13,catapult_fpga_latency
Throughput,3.82992087383475,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57258966306907,catapult,CLB,1515,catapult_fpga_latency
Throughput,3.57258966306907,catapult,LUT,7289,catapult_fpga_latency
Throughput,3.57258966306907,catapult,FF,829,catapult_fpga_latency
Throughput,3.57258966306907,catapult,DSP,125,catapult_fpga_latency
Throughput,3.57258966306907,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49884013449542,catapult,CLB,2421,catapult_fpga_latency
Throughput,3.49884013449542,catapult,LUT,11632,catapult_fpga_latency
Throughput,3.49884013449542,catapult,FF,1224,catapult_fpga_latency
Throughput,3.49884013449542,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49884013449542,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48203963953926,catapult,CLB,1866,catapult_fpga_latency
Throughput,3.48203963953926,catapult,LUT,8358,catapult_fpga_latency
Throughput,3.48203963953926,catapult,FF,1446,catapult_fpga_latency
Throughput,3.48203963953926,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48203963953926,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.35981991365263,catapult,CLB,3389,catapult_fpga_latency
Throughput,3.35981991365263,catapult,LUT,18453,catapult_fpga_latency
Throughput,3.35981991365263,catapult,FF,1769,catapult_fpga_latency
Throughput,3.35981991365263,catapult,DSP,125,catapult_fpga_latency
Throughput,3.35981991365263,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91234426239057,catapult,CLB,994,catapult_fpga_latency
Throughput,2.91234426239057,catapult,LUT,4963,catapult_fpga_latency
Throughput,2.91234426239057,catapult,FF,1145,catapult_fpga_latency
Throughput,2.91234426239057,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91234426239057,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10601448645156,catapult,CLB,601,catapult_fpga_latency
Throughput,3.10601448645156,catapult,LUT,3373,catapult_fpga_latency
Throughput,3.10601448645156,catapult,FF,874,catapult_fpga_latency
Throughput,3.10601448645156,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10601448645156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90029931088888,catapult,CLB,854,catapult_fpga_latency
Throughput,2.90029931088888,catapult,LUT,4835,catapult_fpga_latency
Throughput,2.90029931088888,catapult,FF,992,catapult_fpga_latency
Throughput,2.90029931088888,catapult,DSP,17,catapult_fpga_latency
Throughput,2.90029931088888,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9948727778044,catapult,CLB,961,catapult_fpga_latency
Throughput,2.9948727778044,catapult,LUT,5157,catapult_fpga_latency
Throughput,2.9948727778044,catapult,FF,1244,catapult_fpga_latency
Throughput,2.9948727778044,catapult,DSP,34,catapult_fpga_latency
Throughput,2.9948727778044,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09820056511178,catapult,CLB,2417,catapult_fpga_latency
Throughput,3.09820056511178,catapult,LUT,11536,catapult_fpga_latency
Throughput,3.09820056511178,catapult,FF,1310,catapult_fpga_latency
Throughput,3.09820056511178,catapult,DSP,155,catapult_fpga_latency
Throughput,3.09820056511178,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03761170817057,catapult,CLB,2592,catapult_fpga_latency
Throughput,3.03761170817057,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.03761170817057,catapult,FF,2062,catapult_fpga_latency
Throughput,3.03761170817057,catapult,DSP,52,catapult_fpga_latency
Throughput,3.03761170817057,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93260291969947,catapult,CLB,3439,catapult_fpga_latency
Throughput,2.93260291969947,catapult,LUT,19823,catapult_fpga_latency
Throughput,2.93260291969947,catapult,FF,1922,catapult_fpga_latency
Throughput,2.93260291969947,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93260291969947,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00830593268013,catapult,CLB,3497,catapult_fpga_latency
Throughput,3.00830593268013,catapult,LUT,18536,catapult_fpga_latency
Throughput,3.00830593268013,catapult,FF,1913,catapult_fpga_latency
Throughput,3.00830593268013,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00830593268013,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73242707835235,catapult,CLB,381,catapult_fpga_latency
Throughput,2.73242707835235,catapult,LUT,2157,catapult_fpga_latency
Throughput,2.73242707835235,catapult,FF,541,catapult_fpga_latency
Throughput,2.73242707835235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73242707835235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8057259254687,catapult,CLB,387,catapult_fpga_latency
Throughput,2.8057259254687,catapult,LUT,2206,catapult_fpga_latency
Throughput,2.8057259254687,catapult,FF,513,catapult_fpga_latency
Throughput,2.8057259254687,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8057259254687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56767096837143,catapult,CLB,884,catapult_fpga_latency
Throughput,2.56767096837143,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.56767096837143,catapult,FF,933,catapult_fpga_latency
Throughput,2.56767096837143,catapult,DSP,14,catapult_fpga_latency
Throughput,2.56767096837143,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60208635283771,catapult,CLB,1021,catapult_fpga_latency
Throughput,2.60208635283771,catapult,LUT,6260,catapult_fpga_latency
Throughput,2.60208635283771,catapult,FF,734,catapult_fpga_latency
Throughput,2.60208635283771,catapult,DSP,10,catapult_fpga_latency
Throughput,2.60208635283771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06441085169171,catapult,CLB,793,catapult_fpga_latency
Throughput,3.06441085169171,catapult,LUT,4087,catapult_fpga_latency
Throughput,3.06441085169171,catapult,FF,1111,catapult_fpga_latency
Throughput,3.06441085169171,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06441085169171,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04908725573,catapult,CLB,796,catapult_fpga_latency
Throughput,3.04908725573,catapult,LUT,4460,catapult_fpga_latency
Throughput,3.04908725573,catapult,FF,840,catapult_fpga_latency
Throughput,3.04908725573,catapult,DSP,11,catapult_fpga_latency
Throughput,3.04908725573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94491824906941,catapult,CLB,750,catapult_fpga_latency
Throughput,2.94491824906941,catapult,LUT,3990,catapult_fpga_latency
Throughput,2.94491824906941,catapult,FF,1110,catapult_fpga_latency
Throughput,2.94491824906941,catapult,DSP,34,catapult_fpga_latency
Throughput,2.94491824906941,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15136312211847,catapult,CLB,831,catapult_fpga_latency
Throughput,3.15136312211847,catapult,LUT,4696,catapult_fpga_latency
Throughput,3.15136312211847,catapult,FF,906,catapult_fpga_latency
Throughput,3.15136312211847,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15136312211847,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13808187883238,catapult,CLB,1313,catapult_fpga_latency
Throughput,3.13808187883238,catapult,LUT,7619,catapult_fpga_latency
Throughput,3.13808187883238,catapult,FF,1012,catapult_fpga_latency
Throughput,3.13808187883238,catapult,DSP,34,catapult_fpga_latency
Throughput,3.13808187883238,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84892979952081,catapult,CLB,1038,catapult_fpga_latency
Throughput,2.84892979952081,catapult,LUT,5553,catapult_fpga_latency
Throughput,2.84892979952081,catapult,FF,1105,catapult_fpga_latency
Throughput,2.84892979952081,catapult,DSP,41,catapult_fpga_latency
Throughput,2.84892979952081,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1809651048128,catapult,CLB,854,catapult_fpga_latency
Throughput,3.1809651048128,catapult,LUT,5134,catapult_fpga_latency
Throughput,3.1809651048128,catapult,FF,1179,catapult_fpga_latency
Throughput,3.1809651048128,catapult,DSP,10,catapult_fpga_latency
Throughput,3.1809651048128,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0137366114751,catapult,CLB,2854,catapult_fpga_latency
Throughput,3.0137366114751,catapult,LUT,16470,catapult_fpga_latency
Throughput,3.0137366114751,catapult,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0137366114751,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.82992087383475,catapult,CLB,829,catapult_fpga_latency
Throughput,3.82992087383475,catapult,LUT,4477,catapult_fpga_latency
Throughput,3.82992087383475,catapult,FF,872,catapult_fpga_latency
Throughput,3.82992087383475,catapult,DSP,13,catapult_fpga_latency
Throughput,3.82992087383475,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69710368897006,catapult,CLB,590,catapult_fpga_latency
Throughput,3.69710368897006,catapult,LUT,3276,catapult_fpga_latency
Throughput,3.69710368897006,catapult,FF,974,catapult_fpga_latency
Throughput,3.69710368897006,catapult,DSP,28,catapult_fpga_latency
Throughput,3.69710368897006,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58007188784351,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.58007188784351,catapult,LUT,5957,catapult_fpga_latency
Throughput,3.58007188784351,catapult,FF,1441,catapult_fpga_latency
Throughput,3.58007188784351,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58007188784351,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49884013449542,catapult,CLB,2421,catapult_fpga_latency
Throughput,3.49884013449542,catapult,LUT,11632,catapult_fpga_latency
Throughput,3.49884013449542,catapult,FF,1224,catapult_fpga_latency
Throughput,3.49884013449542,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49884013449542,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33360002133504,catapult,CLB,2117,catapult_fpga_latency
Throughput,3.33360002133504,catapult,LUT,12726,catapult_fpga_latency
Throughput,3.33360002133504,catapult,FF,1874,catapult_fpga_latency
Throughput,3.33360002133504,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33360002133504,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97195367318614,catapult,CLB,856,catapult_fpga_latency
Throughput,2.97195367318614,catapult,LUT,4118,catapult_fpga_latency
Throughput,2.97195367318614,catapult,FF,1084,catapult_fpga_latency
Throughput,2.97195367318614,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97195367318614,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78248481458912,catapult,CLB,1792,catapult_fpga_latency
Throughput,2.78248481458912,catapult,LUT,10578,catapult_fpga_latency
Throughput,2.78248481458912,catapult,FF,1820,catapult_fpga_latency
Throughput,2.78248481458912,catapult,DSP,52,catapult_fpga_latency
Throughput,2.78248481458912,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98594812810912,catapult,CLB,1859,catapult_fpga_latency
Throughput,2.98594812810912,catapult,LUT,9193,catapult_fpga_latency
Throughput,2.98594812810912,catapult,FF,1210,catapult_fpga_latency
Throughput,2.98594812810912,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98594812810912,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90955643812101,catapult,CLB,2102,catapult_fpga_latency
Throughput,2.90955643812101,catapult,LUT,9436,catapult_fpga_latency
Throughput,2.90955643812101,catapult,FF,1514,catapult_fpga_latency
Throughput,2.90955643812101,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90955643812101,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8057259254687,catapult,CLB,387,catapult_fpga_latency
Throughput,2.8057259254687,catapult,LUT,2206,catapult_fpga_latency
Throughput,2.8057259254687,catapult,FF,513,catapult_fpga_latency
Throughput,2.8057259254687,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8057259254687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.75987690948984,catapult,CLB,481,catapult_fpga_latency
Throughput,2.75987690948984,catapult,LUT,2633,catapult_fpga_latency
Throughput,2.75987690948984,catapult,FF,552,catapult_fpga_latency
Throughput,2.75987690948984,catapult,DSP,10,catapult_fpga_latency
Throughput,2.75987690948984,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.75917633068176,catapult,CLB,705,catapult_fpga_latency
Throughput,2.75917633068176,catapult,LUT,3919,catapult_fpga_latency
Throughput,2.75917633068176,catapult,FF,669,catapult_fpga_latency
Throughput,2.75917633068176,catapult,DSP,17,catapult_fpga_latency
Throughput,2.75917633068176,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82783837207001,catapult,CLB,376,catapult_fpga_latency
Throughput,2.82783837207001,catapult,LUT,2204,catapult_fpga_latency
Throughput,2.82783837207001,catapult,FF,518,catapult_fpga_latency
Throughput,2.82783837207001,catapult,DSP,9,catapult_fpga_latency
Throughput,2.82783837207001,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.75198555757979,catapult,CLB,550,catapult_fpga_latency
Throughput,2.75198555757979,catapult,LUT,3288,catapult_fpga_latency
Throughput,2.75198555757979,catapult,FF,599,catapult_fpga_latency
Throughput,2.75198555757979,catapult,DSP,10,catapult_fpga_latency
Throughput,2.75198555757979,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67378964227368,catapult,CLB,644,catapult_fpga_latency
Throughput,2.67378964227368,catapult,LUT,3903,catapult_fpga_latency
Throughput,2.67378964227368,catapult,FF,717,catapult_fpga_latency
Throughput,2.67378964227368,catapult,DSP,17,catapult_fpga_latency
Throughput,2.67378964227368,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.44680642824985,catapult,CLB,871,catapult_fpga_latency
Throughput,2.44680642824985,catapult,LUT,5119,catapult_fpga_latency
Throughput,2.44680642824985,catapult,FF,719,catapult_fpga_latency
Throughput,2.44680642824985,catapult,DSP,17,catapult_fpga_latency
Throughput,2.44680642824985,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58161118353965,catapult,CLB,1197,catapult_fpga_latency
Throughput,2.58161118353965,catapult,LUT,6842,catapult_fpga_latency
Throughput,2.58161118353965,catapult,FF,818,catapult_fpga_latency
Throughput,2.58161118353965,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58161118353965,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98150572001872,catapult,CLB,658,catapult_fpga_latency
Throughput,2.98150572001872,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.98150572001872,catapult,FF,915,catapult_fpga_latency
Throughput,2.98150572001872,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98150572001872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70111123716297,catapult,CLB,1647,catapult_fpga_latency
Throughput,2.70111123716297,catapult,LUT,9884,catapult_fpga_latency
Throughput,2.70111123716297,catapult,FF,1602,catapult_fpga_latency
Throughput,2.70111123716297,catapult,DSP,34,catapult_fpga_latency
Throughput,2.70111123716297,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09752879153012,catapult,CLB,420,catapult_fpga_latency
Throughput,3.09752879153012,catapult,LUT,2323,catapult_fpga_latency
Throughput,3.09752879153012,catapult,FF,642,catapult_fpga_latency
Throughput,3.09752879153012,catapult,DSP,11,catapult_fpga_latency
Throughput,3.09752879153012,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33444481493831,catapult,CLB,577,catapult_fpga_latency
Throughput,3.33444481493831,catapult,LUT,3180,catapult_fpga_latency
Throughput,3.33444481493831,catapult,FF,718,catapult_fpga_latency
Throughput,3.33444481493831,catapult,DSP,10,catapult_fpga_latency
Throughput,3.33444481493831,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.99856051821344,catapult,CLB,497,catapult_fpga_latency
Throughput,3.99856051821344,catapult,LUT,2681,catapult_fpga_latency
Throughput,3.99856051821344,catapult,FF,731,catapult_fpga_latency
Throughput,3.99856051821344,catapult,DSP,13,catapult_fpga_latency
Throughput,3.99856051821344,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58007188784351,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.58007188784351,catapult,LUT,5957,catapult_fpga_latency
Throughput,3.58007188784351,catapult,FF,1441,catapult_fpga_latency
Throughput,3.58007188784351,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58007188784351,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47473175070885,catapult,CLB,1192,catapult_fpga_latency
Throughput,3.47473175070885,catapult,LUT,6705,catapult_fpga_latency
Throughput,3.47473175070885,catapult,FF,1320,catapult_fpga_latency
Throughput,3.47473175070885,catapult,DSP,52,catapult_fpga_latency
Throughput,3.47473175070885,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41809058623672,catapult,CLB,919,catapult_fpga_latency
Throughput,3.41809058623672,catapult,LUT,5256,catapult_fpga_latency
Throughput,3.41809058623672,catapult,FF,1352,catapult_fpga_latency
Throughput,3.41809058623672,catapult,DSP,28,catapult_fpga_latency
Throughput,3.41809058623672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52738662979372,catapult,CLB,993,catapult_fpga_latency
Throughput,3.52738662979372,catapult,LUT,5321,catapult_fpga_latency
Throughput,3.52738662979372,catapult,FF,1461,catapult_fpga_latency
Throughput,3.52738662979372,catapult,DSP,41,catapult_fpga_latency
Throughput,3.52738662979372,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91863431263243,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91863431263243,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.91863431263243,catapult,FF,1252,catapult_fpga_latency
Throughput,2.91863431263243,catapult,DSP,52,catapult_fpga_latency
Throughput,2.91863431263243,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01807525268835,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.01807525268835,catapult,LUT,6934,catapult_fpga_latency
Throughput,3.01807525268835,catapult,FF,785,catapult_fpga_latency
Throughput,3.01807525268835,catapult,DSP,125,catapult_fpga_latency
Throughput,3.01807525268835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14901121047991,catapult,CLB,560,catapult_fpga_latency
Throughput,3.14901121047991,catapult,LUT,3099,catapult_fpga_latency
Throughput,3.14901121047991,catapult,FF,767,catapult_fpga_latency
Throughput,3.14901121047991,catapult,DSP,17,catapult_fpga_latency
Throughput,3.14901121047991,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76459985181745,catapult,CLB,956,catapult_fpga_latency
Throughput,2.76459985181745,catapult,LUT,5141,catapult_fpga_latency
Throughput,2.76459985181745,catapult,FF,1150,catapult_fpga_latency
Throughput,2.76459985181745,catapult,DSP,52,catapult_fpga_latency
Throughput,2.76459985181745,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97882354342976,catapult,CLB,2020,catapult_fpga_latency
Throughput,2.97882354342976,catapult,LUT,8444,catapult_fpga_latency
Throughput,2.97882354342976,catapult,FF,1234,catapult_fpga_latency
Throughput,2.97882354342976,catapult,DSP,155,catapult_fpga_latency
Throughput,2.97882354342976,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57372433353408,catapult,CLB,387,catapult_fpga_latency
Throughput,2.57372433353408,catapult,LUT,2204,catapult_fpga_latency
Throughput,2.57372433353408,catapult,FF,513,catapult_fpga_latency
Throughput,2.57372433353408,catapult,DSP,10,catapult_fpga_latency
Throughput,2.57372433353408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76181296450242,catapult,CLB,854,catapult_fpga_latency
Throughput,2.76181296450242,catapult,LUT,5000,catapult_fpga_latency
Throughput,2.76181296450242,catapult,FF,711,catapult_fpga_latency
Throughput,2.76181296450242,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76181296450242,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68765907582155,catapult,CLB,876,catapult_fpga_latency
Throughput,2.68765907582155,catapult,LUT,5000,catapult_fpga_latency
Throughput,2.68765907582155,catapult,FF,808,catapult_fpga_latency
Throughput,2.68765907582155,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68765907582155,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74537472992376,catapult,CLB,1155,catapult_fpga_latency
Throughput,2.74537472992376,catapult,LUT,7066,catapult_fpga_latency
Throughput,2.74537472992376,catapult,FF,697,catapult_fpga_latency
Throughput,2.74537472992376,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74537472992376,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.4952714605822,catapult,CLB,754,catapult_fpga_latency
Throughput,2.4952714605822,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.4952714605822,catapult,FF,851,catapult_fpga_latency
Throughput,2.4952714605822,catapult,DSP,13,catapult_fpga_latency
Throughput,2.4952714605822,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73038288159149,catapult,CLB,429,catapult_fpga_latency
Throughput,2.73038288159149,catapult,LUT,2509,catapult_fpga_latency
Throughput,2.73038288159149,catapult,FF,700,catapult_fpga_latency
Throughput,2.73038288159149,catapult,DSP,18,catapult_fpga_latency
Throughput,2.73038288159149,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91019149060008,catapult,CLB,583,catapult_fpga_latency
Throughput,2.91019149060008,catapult,LUT,3035,catapult_fpga_latency
Throughput,2.91019149060008,catapult,FF,748,catapult_fpga_latency
Throughput,2.91019149060008,catapult,DSP,18,catapult_fpga_latency
Throughput,2.91019149060008,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77364812390441,catapult,CLB,805,catapult_fpga_latency
Throughput,2.77364812390441,catapult,LUT,4312,catapult_fpga_latency
Throughput,2.77364812390441,catapult,FF,965,catapult_fpga_latency
Throughput,2.77364812390441,catapult,DSP,35,catapult_fpga_latency
Throughput,2.77364812390441,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23198893366989,catapult,CLB,1162,catapult_fpga_latency
Throughput,3.23198893366989,catapult,LUT,6216,catapult_fpga_latency
Throughput,3.23198893366989,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23198893366989,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23198893366989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24493060715897,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24493060715897,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24493060715897,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24493060715897,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24493060715897,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04974748090858,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.04974748090858,catapult,LUT,5934,catapult_fpga_latency
Throughput,3.04974748090858,catapult,FF,1457,catapult_fpga_latency
Throughput,3.04974748090858,catapult,DSP,52,catapult_fpga_latency
Throughput,3.04974748090858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59288321692392,catapult,CLB,1416,catapult_fpga_latency
Throughput,3.59288321692392,catapult,LUT,6363,catapult_fpga_latency
Throughput,3.59288321692392,catapult,FF,708,catapult_fpga_latency
Throughput,3.59288321692392,catapult,DSP,125,catapult_fpga_latency
Throughput,3.59288321692392,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63621818763613,catapult,CLB,666,catapult_fpga_latency
Throughput,3.63621818763613,catapult,LUT,3519,catapult_fpga_latency
Throughput,3.63621818763613,catapult,FF,1020,catapult_fpga_latency
Throughput,3.63621818763613,catapult,DSP,28,catapult_fpga_latency
Throughput,3.63621818763613,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70241471487704,catapult,CLB,1243,catapult_fpga_latency
Throughput,3.70241471487704,catapult,LUT,6790,catapult_fpga_latency
Throughput,3.70241471487704,catapult,FF,1621,catapult_fpga_latency
Throughput,3.70241471487704,catapult,DSP,53,catapult_fpga_latency
Throughput,3.70241471487704,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90522792862805,catapult,CLB,2312,catapult_fpga_latency
Throughput,3.90522792862805,catapult,LUT,13260,catapult_fpga_latency
Throughput,3.90522792862805,catapult,FF,1812,catapult_fpga_latency
Throughput,3.90522792862805,catapult,DSP,53,catapult_fpga_latency
Throughput,3.90522792862805,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54525697795205,catapult,CLB,1066,catapult_fpga_latency
Throughput,3.54525697795205,catapult,LUT,6086,catapult_fpga_latency
Throughput,3.54525697795205,catapult,FF,1266,catapult_fpga_latency
Throughput,3.54525697795205,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54525697795205,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02602990927962,catapult,CLB,1755,catapult_fpga_latency
Throughput,3.02602990927962,catapult,LUT,7251,catapult_fpga_latency
Throughput,3.02602990927962,catapult,FF,712,catapult_fpga_latency
Throughput,3.02602990927962,catapult,DSP,155,catapult_fpga_latency
Throughput,3.02602990927962,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90029931088888,catapult,CLB,854,catapult_fpga_latency
Throughput,2.90029931088888,catapult,LUT,4835,catapult_fpga_latency
Throughput,2.90029931088888,catapult,FF,992,catapult_fpga_latency
Throughput,2.90029931088888,catapult,DSP,17,catapult_fpga_latency
Throughput,2.90029931088888,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90955643812101,catapult,CLB,2102,catapult_fpga_latency
Throughput,2.90955643812101,catapult,LUT,9436,catapult_fpga_latency
Throughput,2.90955643812101,catapult,FF,1514,catapult_fpga_latency
Throughput,2.90955643812101,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90955643812101,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53678335870117,catapult,CLB,342,catapult_fpga_latency
Throughput,2.53678335870117,catapult,LUT,1998,catapult_fpga_latency
Throughput,2.53678335870117,catapult,FF,447,catapult_fpga_latency
Throughput,2.53678335870117,catapult,DSP,9,catapult_fpga_latency
Throughput,2.53678335870117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8057259254687,catapult,CLB,387,catapult_fpga_latency
Throughput,2.8057259254687,catapult,LUT,2206,catapult_fpga_latency
Throughput,2.8057259254687,catapult,FF,513,catapult_fpga_latency
Throughput,2.8057259254687,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8057259254687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56084569368188,catapult,CLB,603,catapult_fpga_latency
Throughput,2.56084569368188,catapult,LUT,3620,catapult_fpga_latency
Throughput,2.56084569368188,catapult,FF,658,catapult_fpga_latency
Throughput,2.56084569368188,catapult,DSP,14,catapult_fpga_latency
Throughput,2.56084569368188,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83009523270458,catapult,CLB,650,catapult_fpga_latency
Throughput,2.83009523270458,catapult,LUT,3674,catapult_fpga_latency
Throughput,2.83009523270458,catapult,FF,645,catapult_fpga_latency
Throughput,2.83009523270458,catapult,DSP,9,catapult_fpga_latency
Throughput,2.83009523270458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61282163834368,catapult,CLB,892,catapult_fpga_latency
Throughput,2.61282163834368,catapult,LUT,5449,catapult_fpga_latency
Throughput,2.61282163834368,catapult,FF,824,catapult_fpga_latency
Throughput,2.61282163834368,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61282163834368,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.4952714605822,catapult,CLB,754,catapult_fpga_latency
Throughput,2.4952714605822,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.4952714605822,catapult,FF,851,catapult_fpga_latency
Throughput,2.4952714605822,catapult,DSP,13,catapult_fpga_latency
Throughput,2.4952714605822,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73053198954752,catapult,CLB,526,catapult_fpga_latency
Throughput,2.73053198954752,catapult,LUT,3243,catapult_fpga_latency
Throughput,2.73053198954752,catapult,FF,698,catapult_fpga_latency
Throughput,2.73053198954752,catapult,DSP,17,catapult_fpga_latency
Throughput,2.73053198954752,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9711148217034,catapult,CLB,921,catapult_fpga_latency
Throughput,2.9711148217034,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.9711148217034,catapult,FF,1076,catapult_fpga_latency
Throughput,2.9711148217034,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9711148217034,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95050527402818,catapult,CLB,702,catapult_fpga_latency
Throughput,2.95050527402818,catapult,LUT,4186,catapult_fpga_latency
Throughput,2.95050527402818,catapult,FF,1063,catapult_fpga_latency
Throughput,2.95050527402818,catapult,DSP,35,catapult_fpga_latency
Throughput,2.95050527402818,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14940791131267,catapult,CLB,963,catapult_fpga_latency
Throughput,3.14940791131267,catapult,LUT,5796,catapult_fpga_latency
Throughput,3.14940791131267,catapult,FF,1123,catapult_fpga_latency
Throughput,3.14940791131267,catapult,DSP,17,catapult_fpga_latency
Throughput,3.14940791131267,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99958005879177,catapult,CLB,1431,catapult_fpga_latency
Throughput,2.99958005879177,catapult,LUT,7841,catapult_fpga_latency
Throughput,2.99958005879177,catapult,FF,1706,catapult_fpga_latency
Throughput,2.99958005879177,catapult,DSP,34,catapult_fpga_latency
Throughput,2.99958005879177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6522736615964,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6522736615964,catapult,LUT,8435,catapult_fpga_latency
Throughput,2.6522736615964,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6522736615964,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6522736615964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.51540803341044,catapult,CLB,1023,catapult_fpga_latency
Throughput,3.51540803341044,catapult,LUT,5279,catapult_fpga_latency
Throughput,3.51540803341044,catapult,FF,1161,catapult_fpga_latency
Throughput,3.51540803341044,catapult,DSP,53,catapult_fpga_latency
Throughput,3.51540803341044,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08410667308161,catapult,CLB,771,catapult_fpga_latency
Throughput,3.08410667308161,catapult,LUT,3878,catapult_fpga_latency
Throughput,3.08410667308161,catapult,FF,846,catapult_fpga_latency
Throughput,3.08410667308161,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08410667308161,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70298761220777,catapult,CLB,719,catapult_fpga_latency
Throughput,2.70298761220777,catapult,LUT,4081,catapult_fpga_latency
Throughput,2.70298761220777,catapult,FF,936,catapult_fpga_latency
Throughput,2.70298761220777,catapult,DSP,35,catapult_fpga_latency
Throughput,2.70298761220777,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89918098137276,catapult,CLB,1452,catapult_fpga_latency
Throughput,2.89918098137276,catapult,LUT,7126,catapult_fpga_latency
Throughput,2.89918098137276,catapult,FF,1438,catapult_fpga_latency
Throughput,2.89918098137276,catapult,DSP,52,catapult_fpga_latency
Throughput,2.89918098137276,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82865426773213,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.82865426773213,catapult,LUT,8361,catapult_fpga_latency
Throughput,2.82865426773213,catapult,FF,1117,catapult_fpga_latency
Throughput,2.82865426773213,catapult,DSP,125,catapult_fpga_latency
Throughput,2.82865426773213,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57372433353408,catapult,CLB,387,catapult_fpga_latency
Throughput,2.57372433353408,catapult,LUT,2204,catapult_fpga_latency
Throughput,2.57372433353408,catapult,FF,513,catapult_fpga_latency
Throughput,2.57372433353408,catapult,DSP,10,catapult_fpga_latency
Throughput,2.57372433353408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6169926567186,catapult,CLB,733,catapult_fpga_latency
Throughput,2.6169926567186,catapult,LUT,4276,catapult_fpga_latency
Throughput,2.6169926567186,catapult,FF,796,catapult_fpga_latency
Throughput,2.6169926567186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.6169926567186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85873558125241,catapult,CLB,495,catapult_fpga_latency
Throughput,2.85873558125241,catapult,LUT,2911,catapult_fpga_latency
Throughput,2.85873558125241,catapult,FF,676,catapult_fpga_latency
Throughput,2.85873558125241,catapult,DSP,9,catapult_fpga_latency
Throughput,2.85873558125241,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70607432503741,catapult,CLB,1550,catapult_fpga_latency
Throughput,2.70607432503741,catapult,LUT,9367,catapult_fpga_latency
Throughput,2.70607432503741,catapult,FF,758,catapult_fpga_latency
Throughput,2.70607432503741,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70607432503741,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73053198954752,catapult,CLB,526,catapult_fpga_latency
Throughput,2.73053198954752,catapult,LUT,3243,catapult_fpga_latency
Throughput,2.73053198954752,catapult,FF,698,catapult_fpga_latency
Throughput,2.73053198954752,catapult,DSP,17,catapult_fpga_latency
Throughput,2.73053198954752,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63820222347683,catapult,CLB,1228,catapult_fpga_latency
Throughput,2.63820222347683,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.63820222347683,catapult,FF,1184,catapult_fpga_latency
Throughput,2.63820222347683,catapult,DSP,17,catapult_fpga_latency
Throughput,2.63820222347683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83111279719607,catapult,CLB,953,catapult_fpga_latency
Throughput,2.83111279719607,catapult,LUT,5384,catapult_fpga_latency
Throughput,2.83111279719607,catapult,FF,1235,catapult_fpga_latency
Throughput,2.83111279719607,catapult,DSP,34,catapult_fpga_latency
Throughput,2.83111279719607,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70111123716297,catapult,CLB,1647,catapult_fpga_latency
Throughput,2.70111123716297,catapult,LUT,9884,catapult_fpga_latency
Throughput,2.70111123716297,catapult,FF,1602,catapult_fpga_latency
Throughput,2.70111123716297,catapult,DSP,34,catapult_fpga_latency
Throughput,2.70111123716297,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12697390227581,catapult,CLB,929,catapult_fpga_latency
Throughput,3.12697390227581,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.12697390227581,catapult,FF,953,catapult_fpga_latency
Throughput,3.12697390227581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.12697390227581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99111936660056,catapult,CLB,552,catapult_fpga_latency
Throughput,2.99111936660056,catapult,LUT,3105,catapult_fpga_latency
Throughput,2.99111936660056,catapult,FF,826,catapult_fpga_latency
Throughput,2.99111936660056,catapult,DSP,18,catapult_fpga_latency
Throughput,2.99111936660056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,1113,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,6122,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,1175,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,52,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.89073266386793,catapult,CLB,1041,catapult_fpga_latency
Throughput,3.89073266386793,catapult,LUT,5981,catapult_fpga_latency
Throughput,3.89073266386793,catapult,FF,1116,catapult_fpga_latency
Throughput,3.89073266386793,catapult,DSP,28,catapult_fpga_latency
Throughput,3.89073266386793,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.94991507682585,catapult,CLB,1211,catapult_fpga_latency
Throughput,3.94991507682585,catapult,LUT,6089,catapult_fpga_latency
Throughput,3.94991507682585,catapult,FF,1255,catapult_fpga_latency
Throughput,3.94991507682585,catapult,DSP,40,catapult_fpga_latency
Throughput,3.94991507682585,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.62375297600713,catapult,CLB,1258,catapult_fpga_latency
Throughput,3.62375297600713,catapult,LUT,6193,catapult_fpga_latency
Throughput,3.62375297600713,catapult,FF,1338,catapult_fpga_latency
Throughput,3.62375297600713,catapult,DSP,53,catapult_fpga_latency
Throughput,3.62375297600713,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90596010452349,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.90596010452349,catapult,LUT,6140,catapult_fpga_latency
Throughput,3.90596010452349,catapult,FF,779,catapult_fpga_latency
Throughput,3.90596010452349,catapult,DSP,125,catapult_fpga_latency
Throughput,3.90596010452349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77535148522327,catapult,CLB,1604,catapult_fpga_latency
Throughput,3.77535148522327,catapult,LUT,6577,catapult_fpga_latency
Throughput,3.77535148522327,catapult,FF,847,catapult_fpga_latency
Throughput,3.77535148522327,catapult,DSP,125,catapult_fpga_latency
Throughput,3.77535148522327,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61398322388987,catapult,CLB,1242,catapult_fpga_latency
Throughput,3.61398322388987,catapult,LUT,6789,catapult_fpga_latency
Throughput,3.61398322388987,catapult,FF,1621,catapult_fpga_latency
Throughput,3.61398322388987,catapult,DSP,53,catapult_fpga_latency
Throughput,3.61398322388987,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.92099969808302,catapult,CLB,594,catapult_fpga_latency
Throughput,3.92099969808302,catapult,LUT,3053,catapult_fpga_latency
Throughput,3.92099969808302,catapult,FF,760,catapult_fpga_latency
Throughput,3.92099969808302,catapult,DSP,13,catapult_fpga_latency
Throughput,3.92099969808302,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57513138607844,catapult,CLB,686,catapult_fpga_latency
Throughput,3.57513138607844,catapult,LUT,3846,catapult_fpga_latency
Throughput,3.57513138607844,catapult,FF,955,catapult_fpga_latency
Throughput,3.57513138607844,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57513138607844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.44878723396917,catapult,CLB,765,catapult_fpga_latency
Throughput,3.44878723396917,catapult,LUT,4310,catapult_fpga_latency
Throughput,3.44878723396917,catapult,FF,1095,catapult_fpga_latency
Throughput,3.44878723396917,catapult,DSP,28,catapult_fpga_latency
Throughput,3.44878723396917,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49485382773866,catapult,CLB,1057,catapult_fpga_latency
Throughput,3.49485382773866,catapult,LUT,6078,catapult_fpga_latency
Throughput,3.49485382773866,catapult,FF,1266,catapult_fpga_latency
Throughput,3.49485382773866,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49485382773866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84161949578304,catapult,CLB,838,catapult_fpga_latency
Throughput,2.84161949578304,catapult,LUT,4128,catapult_fpga_latency
Throughput,2.84161949578304,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84161949578304,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84161949578304,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05698214722426,catapult,CLB,2224,catapult_fpga_latency
Throughput,3.05698214722426,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.05698214722426,catapult,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05698214722426,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94231012537183,catapult,CLB,1061,catapult_fpga_latency
Throughput,2.94231012537183,catapult,LUT,5955,catapult_fpga_latency
Throughput,2.94231012537183,catapult,FF,1488,catapult_fpga_latency
Throughput,2.94231012537183,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94231012537183,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05646825093604,catapult,CLB,2079,catapult_fpga_latency
Throughput,3.05646825093604,catapult,LUT,10585,catapult_fpga_latency
Throughput,3.05646825093604,catapult,FF,1430,catapult_fpga_latency
Throughput,3.05646825093604,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05646825093604,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05470363265356,catapult,CLB,2652,catapult_fpga_latency
Throughput,3.05470363265356,catapult,LUT,12945,catapult_fpga_latency
Throughput,3.05470363265356,catapult,FF,1501,catapult_fpga_latency
Throughput,3.05470363265356,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05470363265356,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03857162824899,catapult,CLB,1120,catapult_fpga_latency
Throughput,3.03857162824899,catapult,LUT,6357,catapult_fpga_latency
Throughput,3.03857162824899,catapult,FF,1182,catapult_fpga_latency
Throughput,3.03857162824899,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03857162824899,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07002732324318,catapult,CLB,1383,catapult_fpga_latency
Throughput,3.07002732324318,catapult,LUT,8276,catapult_fpga_latency
Throughput,3.07002732324318,catapult,FF,1182,catapult_fpga_latency
Throughput,3.07002732324318,catapult,DSP,35,catapult_fpga_latency
Throughput,3.07002732324318,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73899812926428,catapult,CLB,2512,catapult_fpga_latency
Throughput,2.73899812926428,catapult,LUT,12360,catapult_fpga_latency
Throughput,2.73899812926428,catapult,FF,1623,catapult_fpga_latency
Throughput,2.73899812926428,catapult,DSP,125,catapult_fpga_latency
Throughput,2.73899812926428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60534042680687,catapult,CLB,319,catapult_fpga_latency
Throughput,2.60534042680687,catapult,LUT,1846,catapult_fpga_latency
Throughput,2.60534042680687,catapult,FF,519,catapult_fpga_latency
Throughput,2.60534042680687,catapult,DSP,9,catapult_fpga_latency
Throughput,2.60534042680687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57605147981277,catapult,CLB,334,catapult_fpga_latency
Throughput,2.57605147981277,catapult,LUT,1999,catapult_fpga_latency
Throughput,2.57605147981277,catapult,FF,447,catapult_fpga_latency
Throughput,2.57605147981277,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57605147981277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52177553171637,catapult,CLB,410,catapult_fpga_latency
Throughput,2.52177553171637,catapult,LUT,2360,catapult_fpga_latency
Throughput,2.52177553171637,catapult,FF,486,catapult_fpga_latency
Throughput,2.52177553171637,catapult,DSP,9,catapult_fpga_latency
Throughput,2.52177553171637,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81403980740712,catapult,CLB,569,catapult_fpga_latency
Throughput,2.81403980740712,catapult,LUT,3108,catapult_fpga_latency
Throughput,2.81403980740712,catapult,FF,559,catapult_fpga_latency
Throughput,2.81403980740712,catapult,DSP,9,catapult_fpga_latency
Throughput,2.81403980740712,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74541995316314,catapult,CLB,378,catapult_fpga_latency
Throughput,2.74541995316314,catapult,LUT,2149,catapult_fpga_latency
Throughput,2.74541995316314,catapult,FF,541,catapult_fpga_latency
Throughput,2.74541995316314,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74541995316314,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56230238242876,catapult,CLB,422,catapult_fpga_latency
Throughput,2.56230238242876,catapult,LUT,2400,catapult_fpga_latency
Throughput,2.56230238242876,catapult,FF,644,catapult_fpga_latency
Throughput,2.56230238242876,catapult,DSP,9,catapult_fpga_latency
Throughput,2.56230238242876,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66394588993108,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66394588993108,catapult,LUT,2818,catapult_fpga_latency
Throughput,2.66394588993108,catapult,FF,609,catapult_fpga_latency
Throughput,2.66394588993108,catapult,DSP,9,catapult_fpga_latency
Throughput,2.66394588993108,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61880880862531,catapult,CLB,684,catapult_fpga_latency
Throughput,2.61880880862531,catapult,LUT,3735,catapult_fpga_latency
Throughput,2.61880880862531,catapult,FF,739,catapult_fpga_latency
Throughput,2.61880880862531,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61880880862531,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7401389250435,catapult,CLB,355,catapult_fpga_latency
Throughput,2.7401389250435,catapult,LUT,2035,catapult_fpga_latency
Throughput,2.7401389250435,catapult,FF,509,catapult_fpga_latency
Throughput,2.7401389250435,catapult,DSP,11,catapult_fpga_latency
Throughput,2.7401389250435,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8057259254687,catapult,CLB,387,catapult_fpga_latency
Throughput,2.8057259254687,catapult,LUT,2206,catapult_fpga_latency
Throughput,2.8057259254687,catapult,FF,513,catapult_fpga_latency
Throughput,2.8057259254687,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8057259254687,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84938439050243,catapult,CLB,694,catapult_fpga_latency
Throughput,2.84938439050243,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.84938439050243,catapult,FF,632,catapult_fpga_latency
Throughput,2.84938439050243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.84938439050243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60174785420846,catapult,CLB,429,catapult_fpga_latency
Throughput,2.60174785420846,catapult,LUT,2567,catapult_fpga_latency
Throughput,2.60174785420846,catapult,FF,552,catapult_fpga_latency
Throughput,2.60174785420846,catapult,DSP,13,catapult_fpga_latency
Throughput,2.60174785420846,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.78986720232117,catapult,CLB,508,catapult_fpga_latency
Throughput,2.78986720232117,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.78986720232117,catapult,FF,561,catapult_fpga_latency
Throughput,2.78986720232117,catapult,DSP,14,catapult_fpga_latency
Throughput,2.78986720232117,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62738205025131,catapult,CLB,606,catapult_fpga_latency
Throughput,2.62738205025131,catapult,LUT,3614,catapult_fpga_latency
Throughput,2.62738205025131,catapult,FF,658,catapult_fpga_latency
Throughput,2.62738205025131,catapult,DSP,14,catapult_fpga_latency
Throughput,2.62738205025131,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76936966377083,catapult,CLB,874,catapult_fpga_latency
Throughput,2.76936966377083,catapult,LUT,4744,catapult_fpga_latency
Throughput,2.76936966377083,catapult,FF,643,catapult_fpga_latency
Throughput,2.76936966377083,catapult,DSP,14,catapult_fpga_latency
Throughput,2.76936966377083,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65819588245458,catapult,CLB,389,catapult_fpga_latency
Throughput,2.65819588245458,catapult,LUT,2344,catapult_fpga_latency
Throughput,2.65819588245458,catapult,FF,628,catapult_fpga_latency
Throughput,2.65819588245458,catapult,DSP,17,catapult_fpga_latency
Throughput,2.65819588245458,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54627861380592,catapult,CLB,429,catapult_fpga_latency
Throughput,2.54627861380592,catapult,LUT,2439,catapult_fpga_latency
Throughput,2.54627861380592,catapult,FF,697,catapult_fpga_latency
Throughput,2.54627861380592,catapult,DSP,17,catapult_fpga_latency
Throughput,2.54627861380592,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57416159556832,catapult,CLB,562,catapult_fpga_latency
Throughput,2.57416159556832,catapult,LUT,2936,catapult_fpga_latency
Throughput,2.57416159556832,catapult,FF,641,catapult_fpga_latency
Throughput,2.57416159556832,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57416159556832,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77719148179829,catapult,CLB,720,catapult_fpga_latency
Throughput,2.77719148179829,catapult,LUT,3830,catapult_fpga_latency
Throughput,2.77719148179829,catapult,FF,681,catapult_fpga_latency
Throughput,2.77719148179829,catapult,DSP,17,catapult_fpga_latency
Throughput,2.77719148179829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63798647768132,catapult,CLB,350,catapult_fpga_latency
Throughput,2.63798647768132,catapult,LUT,2054,catapult_fpga_latency
Throughput,2.63798647768132,catapult,FF,485,catapult_fpga_latency
Throughput,2.63798647768132,catapult,DSP,9,catapult_fpga_latency
Throughput,2.63798647768132,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73518487114544,catapult,CLB,390,catapult_fpga_latency
Throughput,2.73518487114544,catapult,LUT,2320,catapult_fpga_latency
Throughput,2.73518487114544,catapult,FF,498,catapult_fpga_latency
Throughput,2.73518487114544,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73518487114544,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72423149429546,catapult,CLB,507,catapult_fpga_latency
Throughput,2.72423149429546,catapult,LUT,2876,catapult_fpga_latency
Throughput,2.72423149429546,catapult,FF,545,catapult_fpga_latency
Throughput,2.72423149429546,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72423149429546,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84979851924469,catapult,CLB,703,catapult_fpga_latency
Throughput,2.84979851924469,catapult,LUT,3957,catapult_fpga_latency
Throughput,2.84979851924469,catapult,FF,629,catapult_fpga_latency
Throughput,2.84979851924469,catapult,DSP,9,catapult_fpga_latency
Throughput,2.84979851924469,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67089023442404,catapult,CLB,482,catapult_fpga_latency
Throughput,2.67089023442404,catapult,LUT,2660,catapult_fpga_latency
Throughput,2.67089023442404,catapult,FF,594,catapult_fpga_latency
Throughput,2.67089023442404,catapult,DSP,9,catapult_fpga_latency
Throughput,2.67089023442404,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8685350391555,catapult,CLB,505,catapult_fpga_latency
Throughput,2.8685350391555,catapult,LUT,2896,catapult_fpga_latency
Throughput,2.8685350391555,catapult,FF,604,catapult_fpga_latency
Throughput,2.8685350391555,catapult,DSP,9,catapult_fpga_latency
Throughput,2.8685350391555,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80383789330836,catapult,CLB,622,catapult_fpga_latency
Throughput,2.80383789330836,catapult,LUT,3673,catapult_fpga_latency
Throughput,2.80383789330836,catapult,FF,645,catapult_fpga_latency
Throughput,2.80383789330836,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80383789330836,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76098942817148,catapult,CLB,867,catapult_fpga_latency
Throughput,2.76098942817148,catapult,LUT,4997,catapult_fpga_latency
Throughput,2.76098942817148,catapult,FF,711,catapult_fpga_latency
Throughput,2.76098942817148,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76098942817148,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81630641413786,catapult,CLB,479,catapult_fpga_latency
Throughput,2.81630641413786,catapult,LUT,2726,catapult_fpga_latency
Throughput,2.81630641413786,catapult,FF,670,catapult_fpga_latency
Throughput,2.81630641413786,catapult,DSP,10,catapult_fpga_latency
Throughput,2.81630641413786,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86906999096243,catapult,CLB,588,catapult_fpga_latency
Throughput,2.86906999096243,catapult,LUT,3297,catapult_fpga_latency
Throughput,2.86906999096243,catapult,FF,722,catapult_fpga_latency
Throughput,2.86906999096243,catapult,DSP,10,catapult_fpga_latency
Throughput,2.86906999096243,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68157623050829,catapult,CLB,881,catapult_fpga_latency
Throughput,2.68157623050829,catapult,LUT,5006,catapult_fpga_latency
Throughput,2.68157623050829,catapult,FF,808,catapult_fpga_latency
Throughput,2.68157623050829,catapult,DSP,10,catapult_fpga_latency
Throughput,2.68157623050829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70919745443807,catapult,CLB,565,catapult_fpga_latency
Throughput,2.70919745443807,catapult,LUT,3300,catapult_fpga_latency
Throughput,2.70919745443807,catapult,FF,600,catapult_fpga_latency
Throughput,2.70919745443807,catapult,DSP,13,catapult_fpga_latency
Throughput,2.70919745443807,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63977614698274,catapult,CLB,638,catapult_fpga_latency
Throughput,2.63977614698274,catapult,LUT,3801,catapult_fpga_latency
Throughput,2.63977614698274,catapult,FF,611,catapult_fpga_latency
Throughput,2.63977614698274,catapult,DSP,14,catapult_fpga_latency
Throughput,2.63977614698274,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84499877665053,catapult,CLB,876,catapult_fpga_latency
Throughput,2.84499877665053,catapult,LUT,5029,catapult_fpga_latency
Throughput,2.84499877665053,catapult,FF,646,catapult_fpga_latency
Throughput,2.84499877665053,catapult,DSP,14,catapult_fpga_latency
Throughput,2.84499877665053,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74683770309431,catapult,CLB,1156,catapult_fpga_latency
Throughput,2.74683770309431,catapult,LUT,7061,catapult_fpga_latency
Throughput,2.74683770309431,catapult,FF,697,catapult_fpga_latency
Throughput,2.74683770309431,catapult,DSP,14,catapult_fpga_latency
Throughput,2.74683770309431,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55618494509315,catapult,CLB,506,catapult_fpga_latency
Throughput,2.55618494509315,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.55618494509315,catapult,FF,605,catapult_fpga_latency
Throughput,2.55618494509315,catapult,DSP,17,catapult_fpga_latency
Throughput,2.55618494509315,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.41685417426969,catapult,CLB,568,catapult_fpga_latency
Throughput,2.41685417426969,catapult,LUT,3223,catapult_fpga_latency
Throughput,2.41685417426969,catapult,FF,684,catapult_fpga_latency
Throughput,2.41685417426969,catapult,DSP,17,catapult_fpga_latency
Throughput,2.41685417426969,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.7623088482277,catapult,CLB,696,catapult_fpga_latency
Throughput,2.7623088482277,catapult,LUT,3915,catapult_fpga_latency
Throughput,2.7623088482277,catapult,FF,669,catapult_fpga_latency
Throughput,2.7623088482277,catapult,DSP,17,catapult_fpga_latency
Throughput,2.7623088482277,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58101149840623,catapult,CLB,1068,catapult_fpga_latency
Throughput,2.58101149840623,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.58101149840623,catapult,FF,799,catapult_fpga_latency
Throughput,2.58101149840623,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58101149840623,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58066514063335,catapult,CLB,422,catapult_fpga_latency
Throughput,2.58066514063335,catapult,LUT,2453,catapult_fpga_latency
Throughput,2.58066514063335,catapult,FF,682,catapult_fpga_latency
Throughput,2.58066514063335,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58066514063335,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.38077098887704,catapult,CLB,519,catapult_fpga_latency
Throughput,2.38077098887704,catapult,LUT,2991,catapult_fpga_latency
Throughput,2.38077098887704,catapult,FF,685,catapult_fpga_latency
Throughput,2.38077098887704,catapult,DSP,9,catapult_fpga_latency
Throughput,2.38077098887704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61743789474235,catapult,CLB,658,catapult_fpga_latency
Throughput,2.61743789474235,catapult,LUT,3835,catapult_fpga_latency
Throughput,2.61743789474235,catapult,FF,795,catapult_fpga_latency
Throughput,2.61743789474235,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61743789474235,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76312553708253,catapult,CLB,1056,catapult_fpga_latency
Throughput,2.76312553708253,catapult,LUT,6088,catapult_fpga_latency
Throughput,2.76312553708253,catapult,FF,1006,catapult_fpga_latency
Throughput,2.76312553708253,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76312553708253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71702214373047,catapult,CLB,552,catapult_fpga_latency
Throughput,2.71702214373047,catapult,LUT,3459,catapult_fpga_latency
Throughput,2.71702214373047,catapult,FF,733,catapult_fpga_latency
Throughput,2.71702214373047,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71702214373047,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58298484562791,catapult,CLB,689,catapult_fpga_latency
Throughput,2.58298484562791,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.58298484562791,catapult,FF,823,catapult_fpga_latency
Throughput,2.58298484562791,catapult,DSP,9,catapult_fpga_latency
Throughput,2.58298484562791,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73075568201989,catapult,CLB,892,catapult_fpga_latency
Throughput,2.73075568201989,catapult,LUT,5455,catapult_fpga_latency
Throughput,2.73075568201989,catapult,FF,824,catapult_fpga_latency
Throughput,2.73075568201989,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73075568201989,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79406094405731,catapult,CLB,1411,catapult_fpga_latency
Throughput,2.79406094405731,catapult,LUT,8419,catapult_fpga_latency
Throughput,2.79406094405731,catapult,FF,968,catapult_fpga_latency
Throughput,2.79406094405731,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79406094405731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69533060925253,catapult,CLB,562,catapult_fpga_latency
Throughput,2.69533060925253,catapult,LUT,3235,catapult_fpga_latency
Throughput,2.69533060925253,catapult,FF,743,catapult_fpga_latency
Throughput,2.69533060925253,catapult,DSP,11,catapult_fpga_latency
Throughput,2.69533060925253,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.77447153253484,catapult,CLB,654,catapult_fpga_latency
Throughput,2.77447153253484,catapult,LUT,3694,catapult_fpga_latency
Throughput,2.77447153253484,catapult,FF,749,catapult_fpga_latency
Throughput,2.77447153253484,catapult,DSP,10,catapult_fpga_latency
Throughput,2.77447153253484,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70884519220611,catapult,CLB,926,catapult_fpga_latency
Throughput,2.70884519220611,catapult,LUT,5083,catapult_fpga_latency
Throughput,2.70884519220611,catapult,FF,860,catapult_fpga_latency
Throughput,2.70884519220611,catapult,DSP,10,catapult_fpga_latency
Throughput,2.70884519220611,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74298755232249,catapult,CLB,1416,catapult_fpga_latency
Throughput,2.74298755232249,catapult,LUT,7903,catapult_fpga_latency
Throughput,2.74298755232249,catapult,FF,1072,catapult_fpga_latency
Throughput,2.74298755232249,catapult,DSP,10,catapult_fpga_latency
Throughput,2.74298755232249,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49080271098967,catapult,CLB,758,catapult_fpga_latency
Throughput,2.49080271098967,catapult,LUT,4815,catapult_fpga_latency
Throughput,2.49080271098967,catapult,FF,851,catapult_fpga_latency
Throughput,2.49080271098967,catapult,DSP,13,catapult_fpga_latency
Throughput,2.49080271098967,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.53689276300601,catapult,CLB,886,catapult_fpga_latency
Throughput,2.53689276300601,catapult,LUT,5612,catapult_fpga_latency
Throughput,2.53689276300601,catapult,FF,933,catapult_fpga_latency
Throughput,2.53689276300601,catapult,DSP,14,catapult_fpga_latency
Throughput,2.53689276300601,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5892380907994,catapult,CLB,1189,catapult_fpga_latency
Throughput,2.5892380907994,catapult,LUT,7591,catapult_fpga_latency
Throughput,2.5892380907994,catapult,FF,945,catapult_fpga_latency
Throughput,2.5892380907994,catapult,DSP,14,catapult_fpga_latency
Throughput,2.5892380907994,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73737863147493,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.73737863147493,catapult,LUT,12667,catapult_fpga_latency
Throughput,2.73737863147493,catapult,FF,1068,catapult_fpga_latency
Throughput,2.73737863147493,catapult,DSP,14,catapult_fpga_latency
Throughput,2.73737863147493,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60970549473492,catapult,CLB,596,catapult_fpga_latency
Throughput,2.60970549473492,catapult,LUT,3627,catapult_fpga_latency
Throughput,2.60970549473492,catapult,FF,967,catapult_fpga_latency
Throughput,2.60970549473492,catapult,DSP,17,catapult_fpga_latency
Throughput,2.60970549473492,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58647892278326,catapult,CLB,741,catapult_fpga_latency
Throughput,2.58647892278326,catapult,LUT,4283,catapult_fpga_latency
Throughput,2.58647892278326,catapult,FF,796,catapult_fpga_latency
Throughput,2.58647892278326,catapult,DSP,17,catapult_fpga_latency
Throughput,2.58647892278326,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.52893097030023,catapult,CLB,982,catapult_fpga_latency
Throughput,2.52893097030023,catapult,LUT,5769,catapult_fpga_latency
Throughput,2.52893097030023,catapult,FF,956,catapult_fpga_latency
Throughput,2.52893097030023,catapult,DSP,17,catapult_fpga_latency
Throughput,2.52893097030023,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74265653712186,catapult,CLB,1370,catapult_fpga_latency
Throughput,2.74265653712186,catapult,LUT,8391,catapult_fpga_latency
Throughput,2.74265653712186,catapult,FF,1154,catapult_fpga_latency
Throughput,2.74265653712186,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74265653712186,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89552091869088,catapult,CLB,385,catapult_fpga_latency
Throughput,2.89552091869088,catapult,LUT,2203,catapult_fpga_latency
Throughput,2.89552091869088,catapult,FF,518,catapult_fpga_latency
Throughput,2.89552091869088,catapult,DSP,9,catapult_fpga_latency
Throughput,2.89552091869088,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55092930354528,catapult,CLB,432,catapult_fpga_latency
Throughput,2.55092930354528,catapult,LUT,2583,catapult_fpga_latency
Throughput,2.55092930354528,catapult,FF,525,catapult_fpga_latency
Throughput,2.55092930354528,catapult,DSP,9,catapult_fpga_latency
Throughput,2.55092930354528,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86014192024208,catapult,CLB,579,catapult_fpga_latency
Throughput,2.86014192024208,catapult,LUT,3264,catapult_fpga_latency
Throughput,2.86014192024208,catapult,FF,575,catapult_fpga_latency
Throughput,2.86014192024208,catapult,DSP,9,catapult_fpga_latency
Throughput,2.86014192024208,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80046935866451,catapult,CLB,820,catapult_fpga_latency
Throughput,2.80046935866451,catapult,LUT,4665,catapult_fpga_latency
Throughput,2.80046935866451,catapult,FF,664,catapult_fpga_latency
Throughput,2.80046935866451,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80046935866451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92810335033585,catapult,CLB,492,catapult_fpga_latency
Throughput,2.92810335033585,catapult,LUT,2912,catapult_fpga_latency
Throughput,2.92810335033585,catapult,FF,676,catapult_fpga_latency
Throughput,2.92810335033585,catapult,DSP,9,catapult_fpga_latency
Throughput,2.92810335033585,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72781333027818,catapult,CLB,568,catapult_fpga_latency
Throughput,2.72781333027818,catapult,LUT,3403,catapult_fpga_latency
Throughput,2.72781333027818,catapult,FF,664,catapult_fpga_latency
Throughput,2.72781333027818,catapult,DSP,9,catapult_fpga_latency
Throughput,2.72781333027818,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79844742137062,catapult,CLB,784,catapult_fpga_latency
Throughput,2.79844742137062,catapult,LUT,4572,catapult_fpga_latency
Throughput,2.79844742137062,catapult,FF,714,catapult_fpga_latency
Throughput,2.79844742137062,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79844742137062,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8400861114109,catapult,CLB,495,catapult_fpga_latency
Throughput,2.8400861114109,catapult,LUT,2767,catapult_fpga_latency
Throughput,2.8400861114109,catapult,FF,591,catapult_fpga_latency
Throughput,2.8400861114109,catapult,DSP,11,catapult_fpga_latency
Throughput,2.8400861114109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79341313183513,catapult,CLB,556,catapult_fpga_latency
Throughput,2.79341313183513,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.79341313183513,catapult,FF,599,catapult_fpga_latency
Throughput,2.79341313183513,catapult,DSP,10,catapult_fpga_latency
Throughput,2.79341313183513,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8578614051533,catapult,CLB,742,catapult_fpga_latency
Throughput,2.8578614051533,catapult,LUT,4157,catapult_fpga_latency
Throughput,2.8578614051533,catapult,FF,650,catapult_fpga_latency
Throughput,2.8578614051533,catapult,DSP,10,catapult_fpga_latency
Throughput,2.8578614051533,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69389294469438,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.69389294469438,catapult,LUT,6258,catapult_fpga_latency
Throughput,2.69389294469438,catapult,FF,734,catapult_fpga_latency
Throughput,2.69389294469438,catapult,DSP,10,catapult_fpga_latency
Throughput,2.69389294469438,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61200949726653,catapult,CLB,652,catapult_fpga_latency
Throughput,2.61200949726653,catapult,LUT,3916,catapult_fpga_latency
Throughput,2.61200949726653,catapult,FF,716,catapult_fpga_latency
Throughput,2.61200949726653,catapult,DSP,13,catapult_fpga_latency
Throughput,2.61200949726653,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.72252563257883,catapult,CLB,755,catapult_fpga_latency
Throughput,2.72252563257883,catapult,LUT,4616,catapult_fpga_latency
Throughput,2.72252563257883,catapult,FF,668,catapult_fpga_latency
Throughput,2.72252563257883,catapult,DSP,14,catapult_fpga_latency
Throughput,2.72252563257883,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70796493726999,catapult,CLB,1046,catapult_fpga_latency
Throughput,2.70796493726999,catapult,LUT,6515,catapult_fpga_latency
Throughput,2.70796493726999,catapult,FF,797,catapult_fpga_latency
Throughput,2.70796493726999,catapult,DSP,14,catapult_fpga_latency
Throughput,2.70796493726999,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6817775894574,catapult,CLB,1549,catapult_fpga_latency
Throughput,2.6817775894574,catapult,LUT,9365,catapult_fpga_latency
Throughput,2.6817775894574,catapult,FF,758,catapult_fpga_latency
Throughput,2.6817775894574,catapult,DSP,14,catapult_fpga_latency
Throughput,2.6817775894574,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69763552246456,catapult,CLB,538,catapult_fpga_latency
Throughput,2.69763552246456,catapult,LUT,3238,catapult_fpga_latency
Throughput,2.69763552246456,catapult,FF,698,catapult_fpga_latency
Throughput,2.69763552246456,catapult,DSP,17,catapult_fpga_latency
Throughput,2.69763552246456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.59846223005225,catapult,CLB,651,catapult_fpga_latency
Throughput,2.59846223005225,catapult,LUT,3896,catapult_fpga_latency
Throughput,2.59846223005225,catapult,FF,717,catapult_fpga_latency
Throughput,2.59846223005225,catapult,DSP,17,catapult_fpga_latency
Throughput,2.59846223005225,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56935986968207,catapult,CLB,869,catapult_fpga_latency
Throughput,2.56935986968207,catapult,LUT,5118,catapult_fpga_latency
Throughput,2.56935986968207,catapult,FF,719,catapult_fpga_latency
Throughput,2.56935986968207,catapult,DSP,17,catapult_fpga_latency
Throughput,2.56935986968207,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57803718560837,catapult,CLB,1193,catapult_fpga_latency
Throughput,2.57803718560837,catapult,LUT,6838,catapult_fpga_latency
Throughput,2.57803718560837,catapult,FF,818,catapult_fpga_latency
Throughput,2.57803718560837,catapult,DSP,17,catapult_fpga_latency
Throughput,2.57803718560837,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57867538602771,catapult,CLB,492,catapult_fpga_latency
Throughput,2.57867538602771,catapult,LUT,2860,catapult_fpga_latency
Throughput,2.57867538602771,catapult,FF,827,catapult_fpga_latency
Throughput,2.57867538602771,catapult,DSP,9,catapult_fpga_latency
Throughput,2.57867538602771,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.36925839842871,catapult,CLB,633,catapult_fpga_latency
Throughput,2.36925839842871,catapult,LUT,3466,catapult_fpga_latency
Throughput,2.36925839842871,catapult,FF,841,catapult_fpga_latency
Throughput,2.36925839842871,catapult,DSP,9,catapult_fpga_latency
Throughput,2.36925839842871,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69974757360187,catapult,CLB,763,catapult_fpga_latency
Throughput,2.69974757360187,catapult,LUT,4582,catapult_fpga_latency
Throughput,2.69974757360187,catapult,FF,980,catapult_fpga_latency
Throughput,2.69974757360187,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69974757360187,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64003400363797,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.64003400363797,catapult,LUT,7319,catapult_fpga_latency
Throughput,2.64003400363797,catapult,FF,1261,catapult_fpga_latency
Throughput,2.64003400363797,catapult,DSP,9,catapult_fpga_latency
Throughput,2.64003400363797,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.61956342355983,catapult,CLB,715,catapult_fpga_latency
Throughput,2.61956342355983,catapult,LUT,4311,catapult_fpga_latency
Throughput,2.61956342355983,catapult,FF,894,catapult_fpga_latency
Throughput,2.61956342355983,catapult,DSP,9,catapult_fpga_latency
Throughput,2.61956342355983,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65664932760205,catapult,CLB,857,catapult_fpga_latency
Throughput,2.65664932760205,catapult,LUT,5293,catapult_fpga_latency
Throughput,2.65664932760205,catapult,FF,908,catapult_fpga_latency
Throughput,2.65664932760205,catapult,DSP,9,catapult_fpga_latency
Throughput,2.65664932760205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73586583313954,catapult,CLB,1198,catapult_fpga_latency
Throughput,2.73586583313954,catapult,LUT,7254,catapult_fpga_latency
Throughput,2.73586583313954,catapult,FF,1024,catapult_fpga_latency
Throughput,2.73586583313954,catapult,DSP,9,catapult_fpga_latency
Throughput,2.73586583313954,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.69942691166665,catapult,CLB,1819,catapult_fpga_latency
Throughput,2.69942691166665,catapult,LUT,10741,catapult_fpga_latency
Throughput,2.69942691166665,catapult,FF,1268,catapult_fpga_latency
Throughput,2.69942691166665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.69942691166665,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.56995415201793,catapult,CLB,667,catapult_fpga_latency
Throughput,2.56995415201793,catapult,LUT,4090,catapult_fpga_latency
Throughput,2.56995415201793,catapult,FF,882,catapult_fpga_latency
Throughput,2.56995415201793,catapult,DSP,11,catapult_fpga_latency
Throughput,2.56995415201793,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.51135761481299,catapult,CLB,736,catapult_fpga_latency
Throughput,2.51135761481299,catapult,LUT,4376,catapult_fpga_latency
Throughput,2.51135761481299,catapult,FF,896,catapult_fpga_latency
Throughput,2.51135761481299,catapult,DSP,10,catapult_fpga_latency
Throughput,2.51135761481299,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.65727055797367,catapult,CLB,1035,catapult_fpga_latency
Throughput,2.65727055797367,catapult,LUT,6505,catapult_fpga_latency
Throughput,2.65727055797367,catapult,FF,1103,catapult_fpga_latency
Throughput,2.65727055797367,catapult,DSP,10,catapult_fpga_latency
Throughput,2.65727055797367,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74972296541123,catapult,CLB,1864,catapult_fpga_latency
Throughput,2.74972296541123,catapult,LUT,11978,catapult_fpga_latency
Throughput,2.74972296541123,catapult,FF,1324,catapult_fpga_latency
Throughput,2.74972296541123,catapult,DSP,9,catapult_fpga_latency
Throughput,2.74972296541123,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.55812049770792,catapult,CLB,975,catapult_fpga_latency
Throughput,2.55812049770792,catapult,LUT,6150,catapult_fpga_latency
Throughput,2.55812049770792,catapult,FF,981,catapult_fpga_latency
Throughput,2.55812049770792,catapult,DSP,13,catapult_fpga_latency
Throughput,2.55812049770792,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.67342508528226,catapult,CLB,1117,catapult_fpga_latency
Throughput,2.67342508528226,catapult,LUT,7049,catapult_fpga_latency
Throughput,2.67342508528226,catapult,FF,994,catapult_fpga_latency
Throughput,2.67342508528226,catapult,DSP,13,catapult_fpga_latency
Throughput,2.67342508528226,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.5335377053749,catapult,CLB,1432,catapult_fpga_latency
Throughput,2.5335377053749,catapult,LUT,9469,catapult_fpga_latency
Throughput,2.5335377053749,catapult,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749,catapult,DSP,13,catapult_fpga_latency
Throughput,2.5335377053749,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82879829819494,catapult,CLB,2518,catapult_fpga_latency
Throughput,2.82879829819494,catapult,LUT,15578,catapult_fpga_latency
Throughput,2.82879829819494,catapult,FF,1449,catapult_fpga_latency
Throughput,2.82879829819494,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82879829819494,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.49200688790704,catapult,CLB,780,catapult_fpga_latency
Throughput,2.49200688790704,catapult,LUT,4660,catapult_fpga_latency
Throughput,2.49200688790704,catapult,FF,934,catapult_fpga_latency
Throughput,2.49200688790704,catapult,DSP,17,catapult_fpga_latency
Throughput,2.49200688790704,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.62408648989071,catapult,CLB,1223,catapult_fpga_latency
Throughput,2.62408648989071,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.62408648989071,catapult,FF,1184,catapult_fpga_latency
Throughput,2.62408648989071,catapult,DSP,17,catapult_fpga_latency
Throughput,2.62408648989071,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83151361391746,catapult,CLB,2146,catapult_fpga_latency
Throughput,2.83151361391746,catapult,LUT,13019,catapult_fpga_latency
Throughput,2.83151361391746,catapult,FF,1374,catapult_fpga_latency
Throughput,2.83151361391746,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83151361391746,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03410025274055,catapult,CLB,316,catapult_fpga_latency
Throughput,3.03410025274055,catapult,LUT,1779,catapult_fpga_latency
Throughput,3.03410025274055,catapult,FF,605,catapult_fpga_latency
Throughput,3.03410025274055,catapult,DSP,10,catapult_fpga_latency
Throughput,3.03410025274055,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94773952594453,catapult,CLB,353,catapult_fpga_latency
Throughput,2.94773952594453,catapult,LUT,2027,catapult_fpga_latency
Throughput,2.94773952594453,catapult,FF,608,catapult_fpga_latency
Throughput,2.94773952594453,catapult,DSP,10,catapult_fpga_latency
Throughput,2.94773952594453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0564869350466,catapult,CLB,397,catapult_fpga_latency
Throughput,3.0564869350466,catapult,LUT,2395,catapult_fpga_latency
Throughput,3.0564869350466,catapult,FF,649,catapult_fpga_latency
Throughput,3.0564869350466,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0564869350466,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12376025764775,catapult,CLB,545,catapult_fpga_latency
Throughput,3.12376025764775,catapult,LUT,3045,catapult_fpga_latency
Throughput,3.12376025764775,catapult,FF,734,catapult_fpga_latency
Throughput,3.12376025764775,catapult,DSP,10,catapult_fpga_latency
Throughput,3.12376025764775,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11592486881956,catapult,CLB,423,catapult_fpga_latency
Throughput,3.11592486881956,catapult,LUT,2350,catapult_fpga_latency
Throughput,3.11592486881956,catapult,FF,713,catapult_fpga_latency
Throughput,3.11592486881956,catapult,DSP,14,catapult_fpga_latency
Throughput,3.11592486881956,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93365251472694,catapult,CLB,493,catapult_fpga_latency
Throughput,2.93365251472694,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.93365251472694,catapult,FF,751,catapult_fpga_latency
Throughput,2.93365251472694,catapult,DSP,14,catapult_fpga_latency
Throughput,2.93365251472694,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9419552234415,catapult,CLB,616,catapult_fpga_latency
Throughput,2.9419552234415,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.9419552234415,catapult,FF,752,catapult_fpga_latency
Throughput,2.9419552234415,catapult,DSP,14,catapult_fpga_latency
Throughput,2.9419552234415,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04589246172075,catapult,CLB,703,catapult_fpga_latency
Throughput,3.04589246172075,catapult,LUT,4032,catapult_fpga_latency
Throughput,3.04589246172075,catapult,FF,815,catapult_fpga_latency
Throughput,3.04589246172075,catapult,DSP,14,catapult_fpga_latency
Throughput,3.04589246172075,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,490,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,2652,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,704,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,18,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79294502087726,catapult,CLB,583,catapult_fpga_latency
Throughput,2.79294502087726,catapult,LUT,3040,catapult_fpga_latency
Throughput,2.79294502087726,catapult,FF,748,catapult_fpga_latency
Throughput,2.79294502087726,catapult,DSP,18,catapult_fpga_latency
Throughput,2.79294502087726,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.60249266747691,catapult,CLB,704,catapult_fpga_latency
Throughput,2.60249266747691,catapult,LUT,3988,catapult_fpga_latency
Throughput,2.60249266747691,catapult,FF,833,catapult_fpga_latency
Throughput,2.60249266747691,catapult,DSP,18,catapult_fpga_latency
Throughput,2.60249266747691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98647425808513,catapult,CLB,655,catapult_fpga_latency
Throughput,2.98647425808513,catapult,LUT,3324,catapult_fpga_latency
Throughput,2.98647425808513,catapult,FF,887,catapult_fpga_latency
Throughput,2.98647425808513,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98647425808513,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15821055789789,catapult,CLB,666,catapult_fpga_latency
Throughput,3.15821055789789,catapult,LUT,3686,catapult_fpga_latency
Throughput,3.15821055789789,catapult,FF,789,catapult_fpga_latency
Throughput,3.15821055789789,catapult,DSP,29,catapult_fpga_latency
Throughput,3.15821055789789,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08686753942702,catapult,CLB,791,catapult_fpga_latency
Throughput,3.08686753942702,catapult,LUT,4299,catapult_fpga_latency
Throughput,3.08686753942702,catapult,FF,852,catapult_fpga_latency
Throughput,3.08686753942702,catapult,DSP,29,catapult_fpga_latency
Throughput,3.08686753942702,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05192545977257,catapult,CLB,1028,catapult_fpga_latency
Throughput,3.05192545977257,catapult,LUT,5784,catapult_fpga_latency
Throughput,3.05192545977257,catapult,FF,936,catapult_fpga_latency
Throughput,3.05192545977257,catapult,DSP,29,catapult_fpga_latency
Throughput,3.05192545977257,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8284462496217,catapult,CLB,642,catapult_fpga_latency
Throughput,2.8284462496217,catapult,LUT,3118,catapult_fpga_latency
Throughput,2.8284462496217,catapult,FF,956,catapult_fpga_latency
Throughput,2.8284462496217,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8284462496217,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82499442063602,catapult,CLB,671,catapult_fpga_latency
Throughput,2.82499442063602,catapult,LUT,3359,catapult_fpga_latency
Throughput,2.82499442063602,catapult,FF,923,catapult_fpga_latency
Throughput,2.82499442063602,catapult,DSP,35,catapult_fpga_latency
Throughput,2.82499442063602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89580600416417,catapult,CLB,728,catapult_fpga_latency
Throughput,2.89580600416417,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.89580600416417,catapult,FF,906,catapult_fpga_latency
Throughput,2.89580600416417,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89580600416417,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97580078799205,catapult,CLB,911,catapult_fpga_latency
Throughput,2.97580078799205,catapult,LUT,4662,catapult_fpga_latency
Throughput,2.97580078799205,catapult,FF,1076,catapult_fpga_latency
Throughput,2.97580078799205,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97580078799205,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90405580433634,catapult,CLB,342,catapult_fpga_latency
Throughput,2.90405580433634,catapult,LUT,2102,catapult_fpga_latency
Throughput,2.90405580433634,catapult,FF,655,catapult_fpga_latency
Throughput,2.90405580433634,catapult,DSP,10,catapult_fpga_latency
Throughput,2.90405580433634,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13460953736298,catapult,CLB,669,catapult_fpga_latency
Throughput,3.13460953736298,catapult,LUT,3994,catapult_fpga_latency
Throughput,3.13460953736298,catapult,FF,814,catapult_fpga_latency
Throughput,3.13460953736298,catapult,DSP,10,catapult_fpga_latency
Throughput,3.13460953736298,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.54520280175924,catapult,CLB,508,catapult_fpga_latency
Throughput,2.54520280175924,catapult,LUT,2844,catapult_fpga_latency
Throughput,2.54520280175924,catapult,FF,687,catapult_fpga_latency
Throughput,2.54520280175924,catapult,DSP,14,catapult_fpga_latency
Throughput,2.54520280175924,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87119530731839,catapult,CLB,551,catapult_fpga_latency
Throughput,2.87119530731839,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.87119530731839,catapult,FF,704,catapult_fpga_latency
Throughput,2.87119530731839,catapult,DSP,14,catapult_fpga_latency
Throughput,2.87119530731839,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07064007492362,catapult,CLB,745,catapult_fpga_latency
Throughput,3.07064007492362,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.07064007492362,catapult,FF,742,catapult_fpga_latency
Throughput,3.07064007492362,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07064007492362,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95276171803488,catapult,CLB,950,catapult_fpga_latency
Throughput,2.95276171803488,catapult,LUT,5439,catapult_fpga_latency
Throughput,2.95276171803488,catapult,FF,804,catapult_fpga_latency
Throughput,2.95276171803488,catapult,DSP,14,catapult_fpga_latency
Throughput,2.95276171803488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9465409083007,catapult,CLB,503,catapult_fpga_latency
Throughput,2.9465409083007,catapult,LUT,2879,catapult_fpga_latency
Throughput,2.9465409083007,catapult,FF,749,catapult_fpga_latency
Throughput,2.9465409083007,catapult,DSP,18,catapult_fpga_latency
Throughput,2.9465409083007,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96019134676866,catapult,CLB,551,catapult_fpga_latency
Throughput,2.96019134676866,catapult,LUT,3128,catapult_fpga_latency
Throughput,2.96019134676866,catapult,FF,755,catapult_fpga_latency
Throughput,2.96019134676866,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96019134676866,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00277756925156,catapult,CLB,691,catapult_fpga_latency
Throughput,3.00277756925156,catapult,LUT,4015,catapult_fpga_latency
Throughput,3.00277756925156,catapult,FF,805,catapult_fpga_latency
Throughput,3.00277756925156,catapult,DSP,18,catapult_fpga_latency
Throughput,3.00277756925156,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76815842724311,catapult,CLB,1009,catapult_fpga_latency
Throughput,2.76815842724311,catapult,LUT,5522,catapult_fpga_latency
Throughput,2.76815842724311,catapult,FF,906,catapult_fpga_latency
Throughput,2.76815842724311,catapult,DSP,18,catapult_fpga_latency
Throughput,2.76815842724311,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9122933727852,catapult,CLB,745,catapult_fpga_latency
Throughput,2.9122933727852,catapult,LUT,4073,catapult_fpga_latency
Throughput,2.9122933727852,catapult,FF,971,catapult_fpga_latency
Throughput,2.9122933727852,catapult,DSP,29,catapult_fpga_latency
Throughput,2.9122933727852,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76190449886624,catapult,CLB,802,catapult_fpga_latency
Throughput,2.76190449886624,catapult,LUT,4398,catapult_fpga_latency
Throughput,2.76190449886624,catapult,FF,1042,catapult_fpga_latency
Throughput,2.76190449886624,catapult,DSP,28,catapult_fpga_latency
Throughput,2.76190449886624,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73998125852819,catapult,CLB,997,catapult_fpga_latency
Throughput,2.73998125852819,catapult,LUT,5556,catapult_fpga_latency
Throughput,2.73998125852819,catapult,FF,908,catapult_fpga_latency
Throughput,2.73998125852819,catapult,DSP,28,catapult_fpga_latency
Throughput,2.73998125852819,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96992358386619,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.96992358386619,catapult,LUT,7242,catapult_fpga_latency
Throughput,2.96992358386619,catapult,FF,1024,catapult_fpga_latency
Throughput,2.96992358386619,catapult,DSP,28,catapult_fpga_latency
Throughput,2.96992358386619,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98528849828047,catapult,CLB,652,catapult_fpga_latency
Throughput,2.98528849828047,catapult,LUT,3435,catapult_fpga_latency
Throughput,2.98528849828047,catapult,FF,968,catapult_fpga_latency
Throughput,2.98528849828047,catapult,DSP,35,catapult_fpga_latency
Throughput,2.98528849828047,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00941042640336,catapult,CLB,662,catapult_fpga_latency
Throughput,3.00941042640336,catapult,LUT,3673,catapult_fpga_latency
Throughput,3.00941042640336,catapult,FF,915,catapult_fpga_latency
Throughput,3.00941042640336,catapult,DSP,35,catapult_fpga_latency
Throughput,3.00941042640336,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83378437734673,catapult,CLB,801,catapult_fpga_latency
Throughput,2.83378437734673,catapult,LUT,4314,catapult_fpga_latency
Throughput,2.83378437734673,catapult,FF,965,catapult_fpga_latency
Throughput,2.83378437734673,catapult,DSP,35,catapult_fpga_latency
Throughput,2.83378437734673,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68196459270345,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.68196459270345,catapult,LUT,6051,catapult_fpga_latency
Throughput,2.68196459270345,catapult,FF,1083,catapult_fpga_latency
Throughput,2.68196459270345,catapult,DSP,35,catapult_fpga_latency
Throughput,2.68196459270345,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90034978218373,catapult,CLB,447,catapult_fpga_latency
Throughput,2.90034978218373,catapult,LUT,2549,catapult_fpga_latency
Throughput,2.90034978218373,catapult,FF,861,catapult_fpga_latency
Throughput,2.90034978218373,catapult,DSP,9,catapult_fpga_latency
Throughput,2.90034978218373,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99298145847986,catapult,CLB,519,catapult_fpga_latency
Throughput,2.99298145847986,catapult,LUT,3053,catapult_fpga_latency
Throughput,2.99298145847986,catapult,FF,860,catapult_fpga_latency
Throughput,2.99298145847986,catapult,DSP,9,catapult_fpga_latency
Throughput,2.99298145847986,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06277775565772,catapult,CLB,737,catapult_fpga_latency
Throughput,3.06277775565772,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.06277775565772,catapult,FF,973,catapult_fpga_latency
Throughput,3.06277775565772,catapult,DSP,9,catapult_fpga_latency
Throughput,3.06277775565772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80697026857091,catapult,CLB,1040,catapult_fpga_latency
Throughput,2.80697026857091,catapult,LUT,6251,catapult_fpga_latency
Throughput,2.80697026857091,catapult,FF,1183,catapult_fpga_latency
Throughput,2.80697026857091,catapult,DSP,9,catapult_fpga_latency
Throughput,2.80697026857091,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93734064926978,catapult,CLB,633,catapult_fpga_latency
Throughput,2.93734064926978,catapult,LUT,3649,catapult_fpga_latency
Throughput,2.93734064926978,catapult,FF,965,catapult_fpga_latency
Throughput,2.93734064926978,catapult,DSP,13,catapult_fpga_latency
Throughput,2.93734064926978,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83925554719553,catapult,CLB,736,catapult_fpga_latency
Throughput,2.83925554719553,catapult,LUT,4275,catapult_fpga_latency
Throughput,2.83925554719553,catapult,FF,910,catapult_fpga_latency
Throughput,2.83925554719553,catapult,DSP,13,catapult_fpga_latency
Throughput,2.83925554719553,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82846224992858,catapult,CLB,952,catapult_fpga_latency
Throughput,2.82846224992858,catapult,LUT,5655,catapult_fpga_latency
Throughput,2.82846224992858,catapult,FF,980,catapult_fpga_latency
Throughput,2.82846224992858,catapult,DSP,13,catapult_fpga_latency
Throughput,2.82846224992858,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76153839781065,catapult,CLB,1453,catapult_fpga_latency
Throughput,2.76153839781065,catapult,LUT,8827,catapult_fpga_latency
Throughput,2.76153839781065,catapult,FF,1231,catapult_fpga_latency
Throughput,2.76153839781065,catapult,DSP,13,catapult_fpga_latency
Throughput,2.76153839781065,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87244065537606,catapult,CLB,731,catapult_fpga_latency
Throughput,2.87244065537606,catapult,LUT,4243,catapult_fpga_latency
Throughput,2.87244065537606,catapult,FF,999,catapult_fpga_latency
Throughput,2.87244065537606,catapult,DSP,17,catapult_fpga_latency
Throughput,2.87244065537606,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83314209624184,catapult,CLB,943,catapult_fpga_latency
Throughput,2.83314209624184,catapult,LUT,5615,catapult_fpga_latency
Throughput,2.83314209624184,catapult,FF,1116,catapult_fpga_latency
Throughput,2.83314209624184,catapult,DSP,17,catapult_fpga_latency
Throughput,2.83314209624184,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80100275898772,catapult,CLB,1381,catapult_fpga_latency
Throughput,2.80100275898772,catapult,LUT,8494,catapult_fpga_latency
Throughput,2.80100275898772,catapult,FF,1295,catapult_fpga_latency
Throughput,2.80100275898772,catapult,DSP,17,catapult_fpga_latency
Throughput,2.80100275898772,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.64420153046385,catapult,CLB,910,catapult_fpga_latency
Throughput,2.64420153046385,catapult,LUT,5440,catapult_fpga_latency
Throughput,2.64420153046385,catapult,FF,1177,catapult_fpga_latency
Throughput,2.64420153046385,catapult,DSP,28,catapult_fpga_latency
Throughput,2.64420153046385,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99058265521872,catapult,CLB,1098,catapult_fpga_latency
Throughput,2.99058265521872,catapult,LUT,6156,catapult_fpga_latency
Throughput,2.99058265521872,catapult,FF,1253,catapult_fpga_latency
Throughput,2.99058265521872,catapult,DSP,29,catapult_fpga_latency
Throughput,2.99058265521872,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98502116380005,catapult,CLB,1419,catapult_fpga_latency
Throughput,2.98502116380005,catapult,LUT,8377,catapult_fpga_latency
Throughput,2.98502116380005,catapult,FF,1229,catapult_fpga_latency
Throughput,2.98502116380005,catapult,DSP,29,catapult_fpga_latency
Throughput,2.98502116380005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0349289978361,catapult,CLB,2265,catapult_fpga_latency
Throughput,3.0349289978361,catapult,LUT,13329,catapult_fpga_latency
Throughput,3.0349289978361,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0349289978361,catapult,DSP,29,catapult_fpga_latency
Throughput,3.0349289978361,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90478126997037,catapult,CLB,806,catapult_fpga_latency
Throughput,2.90478126997037,catapult,LUT,4549,catapult_fpga_latency
Throughput,2.90478126997037,catapult,FF,1196,catapult_fpga_latency
Throughput,2.90478126997037,catapult,DSP,34,catapult_fpga_latency
Throughput,2.90478126997037,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76020447594758,catapult,CLB,954,catapult_fpga_latency
Throughput,2.76020447594758,catapult,LUT,5385,catapult_fpga_latency
Throughput,2.76020447594758,catapult,FF,1235,catapult_fpga_latency
Throughput,2.76020447594758,catapult,DSP,34,catapult_fpga_latency
Throughput,2.76020447594758,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91004752107602,catapult,CLB,1252,catapult_fpga_latency
Throughput,2.91004752107602,catapult,LUT,7092,catapult_fpga_latency
Throughput,2.91004752107602,catapult,FF,1332,catapult_fpga_latency
Throughput,2.91004752107602,catapult,DSP,34,catapult_fpga_latency
Throughput,2.91004752107602,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.63757596218771,catapult,CLB,1667,catapult_fpga_latency
Throughput,2.63757596218771,catapult,LUT,9883,catapult_fpga_latency
Throughput,2.63757596218771,catapult,FF,1602,catapult_fpga_latency
Throughput,2.63757596218771,catapult,DSP,34,catapult_fpga_latency
Throughput,2.63757596218771,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05877746782166,catapult,CLB,413,catapult_fpga_latency
Throughput,3.05877746782166,catapult,LUT,2362,catapult_fpga_latency
Throughput,3.05877746782166,catapult,FF,691,catapult_fpga_latency
Throughput,3.05877746782166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.05877746782166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0571690614491,catapult,CLB,470,catapult_fpga_latency
Throughput,3.0571690614491,catapult,LUT,2815,catapult_fpga_latency
Throughput,3.0571690614491,catapult,FF,752,catapult_fpga_latency
Throughput,3.0571690614491,catapult,DSP,9,catapult_fpga_latency
Throughput,3.0571690614491,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12472658642369,catapult,CLB,587,catapult_fpga_latency
Throughput,3.12472658642369,catapult,LUT,3495,catapult_fpga_latency
Throughput,3.12472658642369,catapult,FF,741,catapult_fpga_latency
Throughput,3.12472658642369,catapult,DSP,9,catapult_fpga_latency
Throughput,3.12472658642369,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76213336132295,catapult,CLB,863,catapult_fpga_latency
Throughput,2.76213336132295,catapult,LUT,5182,catapult_fpga_latency
Throughput,2.76213336132295,catapult,FF,840,catapult_fpga_latency
Throughput,2.76213336132295,catapult,DSP,9,catapult_fpga_latency
Throughput,2.76213336132295,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92536230612161,catapult,CLB,551,catapult_fpga_latency
Throughput,2.92536230612161,catapult,LUT,3285,catapult_fpga_latency
Throughput,2.92536230612161,catapult,FF,854,catapult_fpga_latency
Throughput,2.92536230612161,catapult,DSP,14,catapult_fpga_latency
Throughput,2.92536230612161,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17705404486636,catapult,CLB,642,catapult_fpga_latency
Throughput,3.17705404486636,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.17705404486636,catapult,FF,837,catapult_fpga_latency
Throughput,3.17705404486636,catapult,DSP,14,catapult_fpga_latency
Throughput,3.17705404486636,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,808,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,4738,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,887,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,14,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10446204329483,catapult,CLB,1152,catapult_fpga_latency
Throughput,3.10446204329483,catapult,LUT,6677,catapult_fpga_latency
Throughput,3.10446204329483,catapult,FF,950,catapult_fpga_latency
Throughput,3.10446204329483,catapult,DSP,14,catapult_fpga_latency
Throughput,3.10446204329483,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96846011131725,catapult,CLB,584,catapult_fpga_latency
Throughput,2.96846011131725,catapult,LUT,3306,catapult_fpga_latency
Throughput,2.96846011131725,catapult,FF,822,catapult_fpga_latency
Throughput,2.96846011131725,catapult,DSP,18,catapult_fpga_latency
Throughput,2.96846011131725,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06777638364384,catapult,CLB,650,catapult_fpga_latency
Throughput,3.06777638364384,catapult,LUT,3714,catapult_fpga_latency
Throughput,3.06777638364384,catapult,FF,769,catapult_fpga_latency
Throughput,3.06777638364384,catapult,DSP,18,catapult_fpga_latency
Throughput,3.06777638364384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04184360056943,catapult,CLB,933,catapult_fpga_latency
Throughput,3.04184360056943,catapult,LUT,5164,catapult_fpga_latency
Throughput,3.04184360056943,catapult,FF,825,catapult_fpga_latency
Throughput,3.04184360056943,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04184360056943,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88476239654521,catapult,CLB,1173,catapult_fpga_latency
Throughput,2.88476239654521,catapult,LUT,6775,catapult_fpga_latency
Throughput,2.88476239654521,catapult,FF,949,catapult_fpga_latency
Throughput,2.88476239654521,catapult,DSP,18,catapult_fpga_latency
Throughput,2.88476239654521,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80484452746784,catapult,CLB,775,catapult_fpga_latency
Throughput,2.80484452746784,catapult,LUT,4479,catapult_fpga_latency
Throughput,2.80484452746784,catapult,FF,1037,catapult_fpga_latency
Throughput,2.80484452746784,catapult,DSP,28,catapult_fpga_latency
Throughput,2.80484452746784,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68645329063664,catapult,CLB,972,catapult_fpga_latency
Throughput,2.68645329063664,catapult,LUT,5421,catapult_fpga_latency
Throughput,2.68645329063664,catapult,FF,1032,catapult_fpga_latency
Throughput,2.68645329063664,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68645329063664,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.68908286139929,catapult,CLB,1177,catapult_fpga_latency
Throughput,2.68908286139929,catapult,LUT,7039,catapult_fpga_latency
Throughput,2.68908286139929,catapult,FF,999,catapult_fpga_latency
Throughput,2.68908286139929,catapult,DSP,28,catapult_fpga_latency
Throughput,2.68908286139929,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99993100158696,catapult,CLB,1534,catapult_fpga_latency
Throughput,2.99993100158696,catapult,LUT,9524,catapult_fpga_latency
Throughput,2.99993100158696,catapult,FF,1176,catapult_fpga_latency
Throughput,2.99993100158696,catapult,DSP,28,catapult_fpga_latency
Throughput,2.99993100158696,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89741695278659,catapult,CLB,697,catapult_fpga_latency
Throughput,2.89741695278659,catapult,LUT,4190,catapult_fpga_latency
Throughput,2.89741695278659,catapult,FF,1063,catapult_fpga_latency
Throughput,2.89741695278659,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89741695278659,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06453293453545,catapult,CLB,930,catapult_fpga_latency
Throughput,3.06453293453545,catapult,LUT,5217,catapult_fpga_latency
Throughput,3.06453293453545,catapult,FF,953,catapult_fpga_latency
Throughput,3.06453293453545,catapult,DSP,35,catapult_fpga_latency
Throughput,3.06453293453545,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85383241154546,catapult,CLB,1115,catapult_fpga_latency
Throughput,2.85383241154546,catapult,LUT,6304,catapult_fpga_latency
Throughput,2.85383241154546,catapult,FF,1031,catapult_fpga_latency
Throughput,2.85383241154546,catapult,DSP,35,catapult_fpga_latency
Throughput,2.85383241154546,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02455637319396,catapult,CLB,1496,catapult_fpga_latency
Throughput,3.02455637319396,catapult,LUT,8829,catapult_fpga_latency
Throughput,3.02455637319396,catapult,FF,1108,catapult_fpga_latency
Throughput,3.02455637319396,catapult,DSP,35,catapult_fpga_latency
Throughput,3.02455637319396,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.71221745474665,catapult,CLB,509,catapult_fpga_latency
Throughput,2.71221745474665,catapult,LUT,3054,catapult_fpga_latency
Throughput,2.71221745474665,catapult,FF,1077,catapult_fpga_latency
Throughput,2.71221745474665,catapult,DSP,9,catapult_fpga_latency
Throughput,2.71221745474665,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07715978152166,catapult,CLB,618,catapult_fpga_latency
Throughput,3.07715978152166,catapult,LUT,3695,catapult_fpga_latency
Throughput,3.07715978152166,catapult,FF,990,catapult_fpga_latency
Throughput,3.07715978152166,catapult,DSP,9,catapult_fpga_latency
Throughput,3.07715978152166,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02347730124416,catapult,CLB,829,catapult_fpga_latency
Throughput,3.02347730124416,catapult,LUT,4916,catapult_fpga_latency
Throughput,3.02347730124416,catapult,FF,1134,catapult_fpga_latency
Throughput,3.02347730124416,catapult,DSP,9,catapult_fpga_latency
Throughput,3.02347730124416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03934739132813,catapult,CLB,1275,catapult_fpga_latency
Throughput,3.03934739132813,catapult,LUT,7762,catapult_fpga_latency
Throughput,3.03934739132813,catapult,FF,1423,catapult_fpga_latency
Throughput,3.03934739132813,catapult,DSP,9,catapult_fpga_latency
Throughput,3.03934739132813,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94042406795908,catapult,CLB,810,catapult_fpga_latency
Throughput,2.94042406795908,catapult,LUT,4654,catapult_fpga_latency
Throughput,2.94042406795908,catapult,FF,1104,catapult_fpga_latency
Throughput,2.94042406795908,catapult,DSP,13,catapult_fpga_latency
Throughput,2.94042406795908,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96800197075331,catapult,CLB,903,catapult_fpga_latency
Throughput,2.96800197075331,catapult,LUT,5240,catapult_fpga_latency
Throughput,2.96800197075331,catapult,FF,1130,catapult_fpga_latency
Throughput,2.96800197075331,catapult,DSP,13,catapult_fpga_latency
Throughput,2.96800197075331,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92993929165788,catapult,CLB,1194,catapult_fpga_latency
Throughput,2.92993929165788,catapult,LUT,7358,catapult_fpga_latency
Throughput,2.92993929165788,catapult,FF,1238,catapult_fpga_latency
Throughput,2.92993929165788,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92993929165788,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92976761083311,catapult,CLB,1893,catapult_fpga_latency
Throughput,2.92976761083311,catapult,LUT,11499,catapult_fpga_latency
Throughput,2.92976761083311,catapult,FF,1475,catapult_fpga_latency
Throughput,2.92976761083311,catapult,DSP,13,catapult_fpga_latency
Throughput,2.92976761083311,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10965579220036,catapult,CLB,731,catapult_fpga_latency
Throughput,3.10965579220036,catapult,LUT,4311,catapult_fpga_latency
Throughput,3.10965579220036,catapult,FF,1144,catapult_fpga_latency
Throughput,3.10965579220036,catapult,DSP,17,catapult_fpga_latency
Throughput,3.10965579220036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15744272398899,catapult,CLB,838,catapult_fpga_latency
Throughput,3.15744272398899,catapult,LUT,4933,catapult_fpga_latency
Throughput,3.15744272398899,catapult,FF,1066,catapult_fpga_latency
Throughput,3.15744272398899,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15744272398899,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.74894440534835,catapult,CLB,1116,catapult_fpga_latency
Throughput,2.74894440534835,catapult,LUT,6655,catapult_fpga_latency
Throughput,2.74894440534835,catapult,FF,1255,catapult_fpga_latency
Throughput,2.74894440534835,catapult,DSP,17,catapult_fpga_latency
Throughput,2.74894440534835,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86535414344536,catapult,CLB,1797,catapult_fpga_latency
Throughput,2.86535414344536,catapult,LUT,11057,catapult_fpga_latency
Throughput,2.86535414344536,catapult,FF,1500,catapult_fpga_latency
Throughput,2.86535414344536,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86535414344536,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87526524321869,catapult,CLB,1060,catapult_fpga_latency
Throughput,2.87526524321869,catapult,LUT,6300,catapult_fpga_latency
Throughput,2.87526524321869,catapult,FF,1309,catapult_fpga_latency
Throughput,2.87526524321869,catapult,DSP,29,catapult_fpga_latency
Throughput,2.87526524321869,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.79961477300723,catapult,CLB,1238,catapult_fpga_latency
Throughput,2.79961477300723,catapult,LUT,7428,catapult_fpga_latency
Throughput,2.79961477300723,catapult,FF,1334,catapult_fpga_latency
Throughput,2.79961477300723,catapult,DSP,29,catapult_fpga_latency
Throughput,2.79961477300723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00424800668145,catapult,CLB,1815,catapult_fpga_latency
Throughput,3.00424800668145,catapult,LUT,11044,catapult_fpga_latency
Throughput,3.00424800668145,catapult,FF,1468,catapult_fpga_latency
Throughput,3.00424800668145,catapult,DSP,29,catapult_fpga_latency
Throughput,3.00424800668145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.82155896776087,catapult,CLB,852,catapult_fpga_latency
Throughput,2.82155896776087,catapult,LUT,4772,catapult_fpga_latency
Throughput,2.82155896776087,catapult,FF,1407,catapult_fpga_latency
Throughput,2.82155896776087,catapult,DSP,34,catapult_fpga_latency
Throughput,2.82155896776087,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57839613446852,catapult,CLB,1274,catapult_fpga_latency
Throughput,2.57839613446852,catapult,LUT,7667,catapult_fpga_latency
Throughput,2.57839613446852,catapult,FF,1435,catapult_fpga_latency
Throughput,2.57839613446852,catapult,DSP,34,catapult_fpga_latency
Throughput,2.57839613446852,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.14306278896533,catapult,CLB,373,catapult_fpga_latency
Throughput,3.14306278896533,catapult,LUT,2117,catapult_fpga_latency
Throughput,3.14306278896533,catapult,FF,639,catapult_fpga_latency
Throughput,3.14306278896533,catapult,DSP,11,catapult_fpga_latency
Throughput,3.14306278896533,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02456552116289,catapult,CLB,425,catapult_fpga_latency
Throughput,3.02456552116289,catapult,LUT,2324,catapult_fpga_latency
Throughput,3.02456552116289,catapult,FF,642,catapult_fpga_latency
Throughput,3.02456552116289,catapult,DSP,11,catapult_fpga_latency
Throughput,3.02456552116289,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01647295882816,catapult,CLB,492,catapult_fpga_latency
Throughput,3.01647295882816,catapult,LUT,2673,catapult_fpga_latency
Throughput,3.01647295882816,catapult,FF,682,catapult_fpga_latency
Throughput,3.01647295882816,catapult,DSP,11,catapult_fpga_latency
Throughput,3.01647295882816,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91852357729272,catapult,CLB,576,catapult_fpga_latency
Throughput,2.91852357729272,catapult,LUT,3350,catapult_fpga_latency
Throughput,2.91852357729272,catapult,FF,769,catapult_fpga_latency
Throughput,2.91852357729272,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91852357729272,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20538504687876,catapult,CLB,509,catapult_fpga_latency
Throughput,3.20538504687876,catapult,LUT,2855,catapult_fpga_latency
Throughput,3.20538504687876,catapult,FF,875,catapult_fpga_latency
Throughput,3.20538504687876,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20538504687876,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04838085251019,catapult,CLB,551,catapult_fpga_latency
Throughput,3.04838085251019,catapult,LUT,3104,catapult_fpga_latency
Throughput,3.04838085251019,catapult,FF,826,catapult_fpga_latency
Throughput,3.04838085251019,catapult,DSP,18,catapult_fpga_latency
Throughput,3.04838085251019,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.27567061166597,catapult,CLB,655,catapult_fpga_latency
Throughput,3.27567061166597,catapult,LUT,3559,catapult_fpga_latency
Throughput,3.27567061166597,catapult,FF,828,catapult_fpga_latency
Throughput,3.27567061166597,catapult,DSP,18,catapult_fpga_latency
Throughput,3.27567061166597,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22057042743411,catapult,CLB,811,catapult_fpga_latency
Throughput,3.22057042743411,catapult,LUT,4514,catapult_fpga_latency
Throughput,3.22057042743411,catapult,FF,888,catapult_fpga_latency
Throughput,3.22057042743411,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22057042743411,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21939880946632,catapult,CLB,614,catapult_fpga_latency
Throughput,3.21939880946632,catapult,LUT,3288,catapult_fpga_latency
Throughput,3.21939880946632,catapult,FF,789,catapult_fpga_latency
Throughput,3.21939880946632,catapult,DSP,34,catapult_fpga_latency
Throughput,3.21939880946632,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89794593592062,catapult,CLB,656,catapult_fpga_latency
Throughput,2.89794593592062,catapult,LUT,3477,catapult_fpga_latency
Throughput,2.89794593592062,catapult,FF,817,catapult_fpga_latency
Throughput,2.89794593592062,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89794593592062,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05911432522056,catapult,CLB,684,catapult_fpga_latency
Throughput,3.05911432522056,catapult,LUT,3874,catapult_fpga_latency
Throughput,3.05911432522056,catapult,FF,868,catapult_fpga_latency
Throughput,3.05911432522056,catapult,DSP,34,catapult_fpga_latency
Throughput,3.05911432522056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18765739058366,catapult,CLB,914,catapult_fpga_latency
Throughput,3.18765739058366,catapult,LUT,4736,catapult_fpga_latency
Throughput,3.18765739058366,catapult,FF,901,catapult_fpga_latency
Throughput,3.18765739058366,catapult,DSP,34,catapult_fpga_latency
Throughput,3.18765739058366,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03955063283444,catapult,CLB,859,catapult_fpga_latency
Throughput,3.03955063283444,catapult,LUT,4155,catapult_fpga_latency
Throughput,3.03955063283444,catapult,FF,995,catapult_fpga_latency
Throughput,3.03955063283444,catapult,DSP,41,catapult_fpga_latency
Throughput,3.03955063283444,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81633814082254,catapult,CLB,794,catapult_fpga_latency
Throughput,2.81633814082254,catapult,LUT,4431,catapult_fpga_latency
Throughput,2.81633814082254,catapult,FF,1037,catapult_fpga_latency
Throughput,2.81633814082254,catapult,DSP,41,catapult_fpga_latency
Throughput,2.81633814082254,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11890838206628,catapult,CLB,1002,catapult_fpga_latency
Throughput,3.11890838206628,catapult,LUT,5104,catapult_fpga_latency
Throughput,3.11890838206628,catapult,FF,1029,catapult_fpga_latency
Throughput,3.11890838206628,catapult,DSP,41,catapult_fpga_latency
Throughput,3.11890838206628,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23435139934213,catapult,CLB,1159,catapult_fpga_latency
Throughput,3.23435139934213,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.23435139934213,catapult,FF,1196,catapult_fpga_latency
Throughput,3.23435139934213,catapult,DSP,41,catapult_fpga_latency
Throughput,3.23435139934213,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90748386346456,catapult,CLB,808,catapult_fpga_latency
Throughput,2.90748386346456,catapult,LUT,4088,catapult_fpga_latency
Throughput,2.90748386346456,catapult,FF,1111,catapult_fpga_latency
Throughput,2.90748386346456,catapult,DSP,52,catapult_fpga_latency
Throughput,2.90748386346456,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.99992200202795,catapult,CLB,887,catapult_fpga_latency
Throughput,2.99992200202795,catapult,LUT,4180,catapult_fpga_latency
Throughput,2.99992200202795,catapult,FF,1096,catapult_fpga_latency
Throughput,2.99992200202795,catapult,DSP,52,catapult_fpga_latency
Throughput,2.99992200202795,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18554526978383,catapult,CLB,941,catapult_fpga_latency
Throughput,3.18554526978383,catapult,LUT,4602,catapult_fpga_latency
Throughput,3.18554526978383,catapult,FF,1095,catapult_fpga_latency
Throughput,3.18554526978383,catapult,DSP,52,catapult_fpga_latency
Throughput,3.18554526978383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0447054095281,catapult,CLB,1076,catapult_fpga_latency
Throughput,3.0447054095281,catapult,LUT,5797,catapult_fpga_latency
Throughput,3.0447054095281,catapult,FF,1303,catapult_fpga_latency
Throughput,3.0447054095281,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0447054095281,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20842918515524,catapult,CLB,421,catapult_fpga_latency
Throughput,3.20842918515524,catapult,LUT,2501,catapult_fpga_latency
Throughput,3.20842918515524,catapult,FF,710,catapult_fpga_latency
Throughput,3.20842918515524,catapult,DSP,10,catapult_fpga_latency
Throughput,3.20842918515524,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32868427096821,catapult,CLB,473,catapult_fpga_latency
Throughput,3.32868427096821,catapult,LUT,2792,catapult_fpga_latency
Throughput,3.32868427096821,catapult,FF,722,catapult_fpga_latency
Throughput,3.32868427096821,catapult,DSP,11,catapult_fpga_latency
Throughput,3.32868427096821,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18793176550849,catapult,CLB,609,catapult_fpga_latency
Throughput,3.18793176550849,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.18793176550849,catapult,FF,741,catapult_fpga_latency
Throughput,3.18793176550849,catapult,DSP,11,catapult_fpga_latency
Throughput,3.18793176550849,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12781503353018,catapult,CLB,792,catapult_fpga_latency
Throughput,3.12781503353018,catapult,LUT,4466,catapult_fpga_latency
Throughput,3.12781503353018,catapult,FF,840,catapult_fpga_latency
Throughput,3.12781503353018,catapult,DSP,11,catapult_fpga_latency
Throughput,3.12781503353018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20995342357582,catapult,CLB,601,catapult_fpga_latency
Throughput,3.20995342357582,catapult,LUT,3268,catapult_fpga_latency
Throughput,3.20995342357582,catapult,FF,903,catapult_fpga_latency
Throughput,3.20995342357582,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20995342357582,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.26141904342579,catapult,CLB,620,catapult_fpga_latency
Throughput,3.26141904342579,catapult,LUT,3640,catapult_fpga_latency
Throughput,3.26141904342579,catapult,FF,869,catapult_fpga_latency
Throughput,3.26141904342579,catapult,DSP,18,catapult_fpga_latency
Throughput,3.26141904342579,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2844713479142,catapult,CLB,786,catapult_fpga_latency
Throughput,3.2844713479142,catapult,LUT,4337,catapult_fpga_latency
Throughput,3.2844713479142,catapult,FF,959,catapult_fpga_latency
Throughput,3.2844713479142,catapult,DSP,18,catapult_fpga_latency
Throughput,3.2844713479142,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50440679154036,catapult,CLB,1079,catapult_fpga_latency
Throughput,3.50440679154036,catapult,LUT,6124,catapult_fpga_latency
Throughput,3.50440679154036,catapult,FF,988,catapult_fpga_latency
Throughput,3.50440679154036,catapult,DSP,18,catapult_fpga_latency
Throughput,3.50440679154036,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09316935411531,catapult,CLB,700,catapult_fpga_latency
Throughput,3.09316935411531,catapult,LUT,3598,catapult_fpga_latency
Throughput,3.09316935411531,catapult,FF,861,catapult_fpga_latency
Throughput,3.09316935411531,catapult,DSP,34,catapult_fpga_latency
Throughput,3.09316935411531,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06712714468866,catapult,CLB,740,catapult_fpga_latency
Throughput,3.06712714468866,catapult,LUT,4036,catapult_fpga_latency
Throughput,3.06712714468866,catapult,FF,902,catapult_fpga_latency
Throughput,3.06712714468866,catapult,DSP,34,catapult_fpga_latency
Throughput,3.06712714468866,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98409477485005,catapult,CLB,857,catapult_fpga_latency
Throughput,2.98409477485005,catapult,LUT,4356,catapult_fpga_latency
Throughput,2.98409477485005,catapult,FF,957,catapult_fpga_latency
Throughput,2.98409477485005,catapult,DSP,34,catapult_fpga_latency
Throughput,2.98409477485005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24044069993519,catapult,CLB,1143,catapult_fpga_latency
Throughput,3.24044069993519,catapult,LUT,6355,catapult_fpga_latency
Throughput,3.24044069993519,catapult,FF,1050,catapult_fpga_latency
Throughput,3.24044069993519,catapult,DSP,34,catapult_fpga_latency
Throughput,3.24044069993519,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05574908633102,catapult,CLB,920,catapult_fpga_latency
Throughput,3.05574908633102,catapult,LUT,4715,catapult_fpga_latency
Throughput,3.05574908633102,catapult,FF,1170,catapult_fpga_latency
Throughput,3.05574908633102,catapult,DSP,41,catapult_fpga_latency
Throughput,3.05574908633102,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33160090086488,catapult,CLB,1053,catapult_fpga_latency
Throughput,3.33160090086488,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.33160090086488,catapult,FF,1229,catapult_fpga_latency
Throughput,3.33160090086488,catapult,DSP,41,catapult_fpga_latency
Throughput,3.33160090086488,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.83932003963691,catapult,CLB,1104,catapult_fpga_latency
Throughput,2.83932003963691,catapult,LUT,6561,catapult_fpga_latency
Throughput,2.83932003963691,catapult,FF,1114,catapult_fpga_latency
Throughput,2.83932003963691,catapult,DSP,41,catapult_fpga_latency
Throughput,2.83932003963691,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94556883352529,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.94556883352529,catapult,LUT,8387,catapult_fpga_latency
Throughput,2.94556883352529,catapult,FF,1199,catapult_fpga_latency
Throughput,2.94556883352529,catapult,DSP,41,catapult_fpga_latency
Throughput,2.94556883352529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.29491462876197,catapult,CLB,1034,catapult_fpga_latency
Throughput,3.29491462876197,catapult,LUT,4753,catapult_fpga_latency
Throughput,3.29491462876197,catapult,FF,1175,catapult_fpga_latency
Throughput,3.29491462876197,catapult,DSP,52,catapult_fpga_latency
Throughput,3.29491462876197,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06590468715509,catapult,CLB,971,catapult_fpga_latency
Throughput,3.06590468715509,catapult,LUT,5215,catapult_fpga_latency
Throughput,3.06590468715509,catapult,FF,1103,catapult_fpga_latency
Throughput,3.06590468715509,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06590468715509,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0334651879535,catapult,CLB,1136,catapult_fpga_latency
Throughput,3.0334651879535,catapult,LUT,5785,catapult_fpga_latency
Throughput,3.0334651879535,catapult,FF,1179,catapult_fpga_latency
Throughput,3.0334651879535,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0334651879535,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97964011906642,catapult,CLB,1337,catapult_fpga_latency
Throughput,2.97964011906642,catapult,LUT,7855,catapult_fpga_latency
Throughput,2.97964011906642,catapult,FF,1327,catapult_fpga_latency
Throughput,2.97964011906642,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97964011906642,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88112202416109,catapult,CLB,473,catapult_fpga_latency
Throughput,2.88112202416109,catapult,LUT,2906,catapult_fpga_latency
Throughput,2.88112202416109,catapult,FF,884,catapult_fpga_latency
Throughput,2.88112202416109,catapult,DSP,10,catapult_fpga_latency
Throughput,2.88112202416109,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16231532078527,catapult,CLB,578,catapult_fpga_latency
Throughput,3.16231532078527,catapult,LUT,3444,catapult_fpga_latency
Throughput,3.16231532078527,catapult,FF,884,catapult_fpga_latency
Throughput,3.16231532078527,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16231532078527,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.25254023392269,catapult,CLB,723,catapult_fpga_latency
Throughput,3.25254023392269,catapult,LUT,4361,catapult_fpga_latency
Throughput,3.25254023392269,catapult,FF,996,catapult_fpga_latency
Throughput,3.25254023392269,catapult,DSP,10,catapult_fpga_latency
Throughput,3.25254023392269,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2364030616373,catapult,CLB,1051,catapult_fpga_latency
Throughput,3.2364030616373,catapult,LUT,6460,catapult_fpga_latency
Throughput,3.2364030616373,catapult,FF,1205,catapult_fpga_latency
Throughput,3.2364030616373,catapult,DSP,10,catapult_fpga_latency
Throughput,3.2364030616373,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22799315665451,catapult,CLB,739,catapult_fpga_latency
Throughput,3.22799315665451,catapult,LUT,4199,catapult_fpga_latency
Throughput,3.22799315665451,catapult,FF,967,catapult_fpga_latency
Throughput,3.22799315665451,catapult,DSP,17,catapult_fpga_latency
Throughput,3.22799315665451,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93602116284054,catapult,CLB,789,catapult_fpga_latency
Throughput,2.93602116284054,catapult,LUT,4770,catapult_fpga_latency
Throughput,2.93602116284054,catapult,FF,1039,catapult_fpga_latency
Throughput,2.93602116284054,catapult,DSP,17,catapult_fpga_latency
Throughput,2.93602116284054,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08210100661419,catapult,CLB,1068,catapult_fpga_latency
Throughput,3.08210100661419,catapult,LUT,6214,catapult_fpga_latency
Throughput,3.08210100661419,catapult,FF,1076,catapult_fpga_latency
Throughput,3.08210100661419,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08210100661419,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03158915903717,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.03158915903717,catapult,LUT,9316,catapult_fpga_latency
Throughput,3.03158915903717,catapult,FF,1262,catapult_fpga_latency
Throughput,3.03158915903717,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03158915903717,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.96682202924693,catapult,CLB,756,catapult_fpga_latency
Throughput,2.96682202924693,catapult,LUT,3991,catapult_fpga_latency
Throughput,2.96682202924693,catapult,FF,1110,catapult_fpga_latency
Throughput,2.96682202924693,catapult,DSP,34,catapult_fpga_latency
Throughput,2.96682202924693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07642138358975,catapult,CLB,831,catapult_fpga_latency
Throughput,3.07642138358975,catapult,LUT,4632,catapult_fpga_latency
Throughput,3.07642138358975,catapult,FF,1185,catapult_fpga_latency
Throughput,3.07642138358975,catapult,DSP,34,catapult_fpga_latency
Throughput,3.07642138358975,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04957077291371,catapult,CLB,1148,catapult_fpga_latency
Throughput,3.04957077291371,catapult,LUT,6073,catapult_fpga_latency
Throughput,3.04957077291371,catapult,FF,1337,catapult_fpga_latency
Throughput,3.04957077291371,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04957077291371,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89312506690352,catapult,CLB,1498,catapult_fpga_latency
Throughput,2.89312506690352,catapult,LUT,8975,catapult_fpga_latency
Throughput,2.89312506690352,catapult,FF,1531,catapult_fpga_latency
Throughput,2.89312506690352,catapult,DSP,34,catapult_fpga_latency
Throughput,2.89312506690352,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93742693150508,catapult,CLB,1081,catapult_fpga_latency
Throughput,2.93742693150508,catapult,LUT,5913,catapult_fpga_latency
Throughput,2.93742693150508,catapult,FF,1361,catapult_fpga_latency
Throughput,2.93742693150508,catapult,DSP,41,catapult_fpga_latency
Throughput,2.93742693150508,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17684209188698,catapult,CLB,1180,catapult_fpga_latency
Throughput,3.17684209188698,catapult,LUT,6712,catapult_fpga_latency
Throughput,3.17684209188698,catapult,FF,1366,catapult_fpga_latency
Throughput,3.17684209188698,catapult,DSP,41,catapult_fpga_latency
Throughput,3.17684209188698,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16424654543383,catapult,CLB,1567,catapult_fpga_latency
Throughput,3.16424654543383,catapult,LUT,8890,catapult_fpga_latency
Throughput,3.16424654543383,catapult,FF,1528,catapult_fpga_latency
Throughput,3.16424654543383,catapult,DSP,41,catapult_fpga_latency
Throughput,3.16424654543383,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24076624677139,catapult,CLB,2122,catapult_fpga_latency
Throughput,3.24076624677139,catapult,LUT,12884,catapult_fpga_latency
Throughput,3.24076624677139,catapult,FF,1680,catapult_fpga_latency
Throughput,3.24076624677139,catapult,DSP,41,catapult_fpga_latency
Throughput,3.24076624677139,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.76575442866428,catapult,CLB,966,catapult_fpga_latency
Throughput,2.76575442866428,catapult,LUT,4780,catapult_fpga_latency
Throughput,2.76575442866428,catapult,FF,1510,catapult_fpga_latency
Throughput,2.76575442866428,catapult,DSP,51,catapult_fpga_latency
Throughput,2.76575442866428,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93473731166323,catapult,CLB,1084,catapult_fpga_latency
Throughput,2.93473731166323,catapult,LUT,5938,catapult_fpga_latency
Throughput,2.93473731166323,catapult,FF,1457,catapult_fpga_latency
Throughput,2.93473731166323,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93473731166323,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8979879269823,catapult,CLB,1282,catapult_fpga_latency
Throughput,2.8979879269823,catapult,LUT,7440,catapult_fpga_latency
Throughput,2.8979879269823,catapult,FF,1448,catapult_fpga_latency
Throughput,2.8979879269823,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8979879269823,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94816535669853,catapult,CLB,1824,catapult_fpga_latency
Throughput,2.94816535669853,catapult,LUT,9944,catapult_fpga_latency
Throughput,2.94816535669853,catapult,FF,1794,catapult_fpga_latency
Throughput,2.94816535669853,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94816535669853,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91478056074548,catapult,CLB,490,catapult_fpga_latency
Throughput,2.91478056074548,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.91478056074548,catapult,FF,735,catapult_fpga_latency
Throughput,2.91478056074548,catapult,DSP,11,catapult_fpga_latency
Throughput,2.91478056074548,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28984162702407,catapult,CLB,582,catapult_fpga_latency
Throughput,3.28984162702407,catapult,LUT,3179,catapult_fpga_latency
Throughput,3.28984162702407,catapult,FF,718,catapult_fpga_latency
Throughput,3.28984162702407,catapult,DSP,10,catapult_fpga_latency
Throughput,3.28984162702407,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.24719604621409,catapult,CLB,686,catapult_fpga_latency
Throughput,3.24719604621409,catapult,LUT,3781,catapult_fpga_latency
Throughput,3.24719604621409,catapult,FF,764,catapult_fpga_latency
Throughput,3.24719604621409,catapult,DSP,11,catapult_fpga_latency
Throughput,3.24719604621409,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16291544894422,catapult,CLB,941,catapult_fpga_latency
Throughput,3.16291544894422,catapult,LUT,5492,catapult_fpga_latency
Throughput,3.16291544894422,catapult,FF,867,catapult_fpga_latency
Throughput,3.16291544894422,catapult,DSP,11,catapult_fpga_latency
Throughput,3.16291544894422,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13464884096359,catapult,CLB,678,catapult_fpga_latency
Throughput,3.13464884096359,catapult,LUT,3829,catapult_fpga_latency
Throughput,3.13464884096359,catapult,FF,826,catapult_fpga_latency
Throughput,3.13464884096359,catapult,DSP,18,catapult_fpga_latency
Throughput,3.13464884096359,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.23078811845362,catapult,CLB,740,catapult_fpga_latency
Throughput,3.23078811845362,catapult,LUT,4392,catapult_fpga_latency
Throughput,3.23078811845362,catapult,FF,781,catapult_fpga_latency
Throughput,3.23078811845362,catapult,DSP,18,catapult_fpga_latency
Throughput,3.23078811845362,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20375223461718,catapult,CLB,992,catapult_fpga_latency
Throughput,3.20375223461718,catapult,LUT,5598,catapult_fpga_latency
Throughput,3.20375223461718,catapult,FF,836,catapult_fpga_latency
Throughput,3.20375223461718,catapult,DSP,18,catapult_fpga_latency
Throughput,3.20375223461718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.22905634057503,catapult,CLB,1334,catapult_fpga_latency
Throughput,3.22905634057503,catapult,LUT,7717,catapult_fpga_latency
Throughput,3.22905634057503,catapult,FF,905,catapult_fpga_latency
Throughput,3.22905634057503,catapult,DSP,18,catapult_fpga_latency
Throughput,3.22905634057503,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1220438147629,catapult,CLB,741,catapult_fpga_latency
Throughput,3.1220438147629,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.1220438147629,catapult,FF,922,catapult_fpga_latency
Throughput,3.1220438147629,catapult,DSP,34,catapult_fpga_latency
Throughput,3.1220438147629,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15741281593862,catapult,CLB,824,catapult_fpga_latency
Throughput,3.15741281593862,catapult,LUT,4692,catapult_fpga_latency
Throughput,3.15741281593862,catapult,FF,906,catapult_fpga_latency
Throughput,3.15741281593862,catapult,DSP,34,catapult_fpga_latency
Throughput,3.15741281593862,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02744988813573,catapult,CLB,984,catapult_fpga_latency
Throughput,3.02744988813573,catapult,LUT,5843,catapult_fpga_latency
Throughput,3.02744988813573,catapult,FF,922,catapult_fpga_latency
Throughput,3.02744988813573,catapult,DSP,34,catapult_fpga_latency
Throughput,3.02744988813573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19395958363543,catapult,CLB,1315,catapult_fpga_latency
Throughput,3.19395958363543,catapult,LUT,7617,catapult_fpga_latency
Throughput,3.19395958363543,catapult,FF,1012,catapult_fpga_latency
Throughput,3.19395958363543,catapult,DSP,34,catapult_fpga_latency
Throughput,3.19395958363543,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88383896643211,catapult,CLB,1034,catapult_fpga_latency
Throughput,2.88383896643211,catapult,LUT,5555,catapult_fpga_latency
Throughput,2.88383896643211,catapult,FF,1105,catapult_fpga_latency
Throughput,2.88383896643211,catapult,DSP,41,catapult_fpga_latency
Throughput,2.88383896643211,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95275299925886,catapult,CLB,1167,catapult_fpga_latency
Throughput,2.95275299925886,catapult,LUT,6621,catapult_fpga_latency
Throughput,2.95275299925886,catapult,FF,1157,catapult_fpga_latency
Throughput,2.95275299925886,catapult,DSP,41,catapult_fpga_latency
Throughput,2.95275299925886,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87879965569556,catapult,CLB,1439,catapult_fpga_latency
Throughput,2.87879965569556,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.87879965569556,catapult,FF,1239,catapult_fpga_latency
Throughput,2.87879965569556,catapult,DSP,41,catapult_fpga_latency
Throughput,2.87879965569556,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01196654307564,catapult,CLB,2106,catapult_fpga_latency
Throughput,3.01196654307564,catapult,LUT,11493,catapult_fpga_latency
Throughput,3.01196654307564,catapult,FF,1220,catapult_fpga_latency
Throughput,3.01196654307564,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01196654307564,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.997395263516,catapult,CLB,1033,catapult_fpga_latency
Throughput,2.997395263516,catapult,LUT,5136,catapult_fpga_latency
Throughput,2.997395263516,catapult,FF,1177,catapult_fpga_latency
Throughput,2.997395263516,catapult,DSP,52,catapult_fpga_latency
Throughput,2.997395263516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19922194922195,catapult,CLB,1112,catapult_fpga_latency
Throughput,3.19922194922195,catapult,LUT,6116,catapult_fpga_latency
Throughput,3.19922194922195,catapult,FF,1175,catapult_fpga_latency
Throughput,3.19922194922195,catapult,DSP,52,catapult_fpga_latency
Throughput,3.19922194922195,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12869577188053,catapult,CLB,1300,catapult_fpga_latency
Throughput,3.12869577188053,catapult,LUT,7347,catapult_fpga_latency
Throughput,3.12869577188053,catapult,FF,1195,catapult_fpga_latency
Throughput,3.12869577188053,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12869577188053,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10262233639872,catapult,CLB,1518,catapult_fpga_latency
Throughput,3.10262233639872,catapult,LUT,8679,catapult_fpga_latency
Throughput,3.10262233639872,catapult,FF,1358,catapult_fpga_latency
Throughput,3.10262233639872,catapult,DSP,52,catapult_fpga_latency
Throughput,3.10262233639872,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9584135803017,catapult,CLB,670,catapult_fpga_latency
Throughput,2.9584135803017,catapult,LUT,3880,catapult_fpga_latency
Throughput,2.9584135803017,catapult,FF,1069,catapult_fpga_latency
Throughput,2.9584135803017,catapult,DSP,10,catapult_fpga_latency
Throughput,2.9584135803017,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16709264062683,catapult,CLB,857,catapult_fpga_latency
Throughput,3.16709264062683,catapult,LUT,5141,catapult_fpga_latency
Throughput,3.16709264062683,catapult,FF,1179,catapult_fpga_latency
Throughput,3.16709264062683,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16709264062683,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.16538837732696,catapult,CLB,1323,catapult_fpga_latency
Throughput,3.16538837732696,catapult,LUT,7961,catapult_fpga_latency
Throughput,3.16538837732696,catapult,FF,1458,catapult_fpga_latency
Throughput,3.16538837732696,catapult,DSP,10,catapult_fpga_latency
Throughput,3.16538837732696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03200278944257,catapult,CLB,889,catapult_fpga_latency
Throughput,3.03200278944257,catapult,LUT,5218,catapult_fpga_latency
Throughput,3.03200278944257,catapult,FF,1258,catapult_fpga_latency
Throughput,3.03200278944257,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03200278944257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15221742734927,catapult,CLB,967,catapult_fpga_latency
Throughput,3.15221742734927,catapult,LUT,5794,catapult_fpga_latency
Throughput,3.15221742734927,catapult,FF,1123,catapult_fpga_latency
Throughput,3.15221742734927,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15221742734927,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.07811643898865,catapult,CLB,1344,catapult_fpga_latency
Throughput,3.07811643898865,catapult,LUT,8158,catapult_fpga_latency
Throughput,3.07811643898865,catapult,FF,1276,catapult_fpga_latency
Throughput,3.07811643898865,catapult,DSP,17,catapult_fpga_latency
Throughput,3.07811643898865,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.20324937616718,catapult,CLB,2018,catapult_fpga_latency
Throughput,3.20324937616718,catapult,LUT,12602,catapult_fpga_latency
Throughput,3.20324937616718,catapult,FF,1564,catapult_fpga_latency
Throughput,3.20324937616718,catapult,DSP,17,catapult_fpga_latency
Throughput,3.20324937616718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.10606272383065,catapult,CLB,1015,catapult_fpga_latency
Throughput,3.10606272383065,catapult,LUT,5432,catapult_fpga_latency
Throughput,3.10606272383065,catapult,FF,1601,catapult_fpga_latency
Throughput,3.10606272383065,catapult,DSP,34,catapult_fpga_latency
Throughput,3.10606272383065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.067964620232,catapult,CLB,979,catapult_fpga_latency
Throughput,3.067964620232,catapult,LUT,5923,catapult_fpga_latency
Throughput,3.067964620232,catapult,FF,1539,catapult_fpga_latency
Throughput,3.067964620232,catapult,DSP,34,catapult_fpga_latency
Throughput,3.067964620232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04069668442434,catapult,CLB,1394,catapult_fpga_latency
Throughput,3.04069668442434,catapult,LUT,7844,catapult_fpga_latency
Throughput,3.04069668442434,catapult,FF,1706,catapult_fpga_latency
Throughput,3.04069668442434,catapult,DSP,34,catapult_fpga_latency
Throughput,3.04069668442434,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03842390875005,catapult,CLB,2066,catapult_fpga_latency
Throughput,3.03842390875005,catapult,LUT,12620,catapult_fpga_latency
Throughput,3.03842390875005,catapult,FF,1993,catapult_fpga_latency
Throughput,3.03842390875005,catapult,DSP,34,catapult_fpga_latency
Throughput,3.03842390875005,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01638197048169,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.01638197048169,catapult,LUT,7955,catapult_fpga_latency
Throughput,3.01638197048169,catapult,FF,1541,catapult_fpga_latency
Throughput,3.01638197048169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.01638197048169,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.6653304476689,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.6653304476689,catapult,LUT,8437,catapult_fpga_latency
Throughput,2.6653304476689,catapult,FF,1491,catapult_fpga_latency
Throughput,2.6653304476689,catapult,DSP,41,catapult_fpga_latency
Throughput,2.6653304476689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02309341056329,catapult,CLB,2083,catapult_fpga_latency
Throughput,3.02309341056329,catapult,LUT,12721,catapult_fpga_latency
Throughput,3.02309341056329,catapult,FF,1713,catapult_fpga_latency
Throughput,3.02309341056329,catapult,DSP,41,catapult_fpga_latency
Throughput,3.02309341056329,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.12343828085957,catapult,CLB,1750,catapult_fpga_latency
Throughput,3.12343828085957,catapult,LUT,9523,catapult_fpga_latency
Throughput,3.12343828085957,catapult,FF,1695,catapult_fpga_latency
Throughput,3.12343828085957,catapult,DSP,52,catapult_fpga_latency
Throughput,3.12343828085957,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87055321817147,catapult,CLB,401,catapult_fpga_latency
Throughput,3.87055321817147,catapult,LUT,2112,catapult_fpga_latency
Throughput,3.87055321817147,catapult,FF,677,catapult_fpga_latency
Throughput,3.87055321817147,catapult,DSP,14,catapult_fpga_latency
Throughput,3.87055321817147,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69830691509427,catapult,CLB,415,catapult_fpga_latency
Throughput,3.69830691509427,catapult,LUT,2315,catapult_fpga_latency
Throughput,3.69830691509427,catapult,FF,749,catapult_fpga_latency
Throughput,3.69830691509427,catapult,DSP,14,catapult_fpga_latency
Throughput,3.69830691509427,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78628682637225,catapult,CLB,529,catapult_fpga_latency
Throughput,3.78628682637225,catapult,LUT,2645,catapult_fpga_latency
Throughput,3.78628682637225,catapult,FF,721,catapult_fpga_latency
Throughput,3.78628682637225,catapult,DSP,14,catapult_fpga_latency
Throughput,3.78628682637225,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.77193379501803,catapult,CLB,630,catapult_fpga_latency
Throughput,3.77193379501803,catapult,LUT,3323,catapult_fpga_latency
Throughput,3.77193379501803,catapult,FF,804,catapult_fpga_latency
Throughput,3.77193379501803,catapult,DSP,14,catapult_fpga_latency
Throughput,3.77193379501803,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.56272534237791,catapult,CLB,554,catapult_fpga_latency
Throughput,3.56272534237791,catapult,LUT,2968,catapult_fpga_latency
Throughput,3.56272534237791,catapult,FF,956,catapult_fpga_latency
Throughput,3.56272534237791,catapult,DSP,29,catapult_fpga_latency
Throughput,3.56272534237791,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34463821048477,catapult,CLB,619,catapult_fpga_latency
Throughput,3.34463821048477,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.34463821048477,catapult,FF,930,catapult_fpga_latency
Throughput,3.34463821048477,catapult,DSP,29,catapult_fpga_latency
Throughput,3.34463821048477,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5575414542518,catapult,CLB,675,catapult_fpga_latency
Throughput,3.5575414542518,catapult,LUT,3655,catapult_fpga_latency
Throughput,3.5575414542518,catapult,FF,989,catapult_fpga_latency
Throughput,3.5575414542518,catapult,DSP,29,catapult_fpga_latency
Throughput,3.5575414542518,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70713623725672,catapult,CLB,916,catapult_fpga_latency
Throughput,3.70713623725672,catapult,LUT,4507,catapult_fpga_latency
Throughput,3.70713623725672,catapult,FF,1128,catapult_fpga_latency
Throughput,3.70713623725672,catapult,DSP,29,catapult_fpga_latency
Throughput,3.70713623725672,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72209360320993,catapult,CLB,693,catapult_fpga_latency
Throughput,3.72209360320993,catapult,LUT,3398,catapult_fpga_latency
Throughput,3.72209360320993,catapult,FF,1014,catapult_fpga_latency
Throughput,3.72209360320993,catapult,DSP,41,catapult_fpga_latency
Throughput,3.72209360320993,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.55258717160772,catapult,CLB,724,catapult_fpga_latency
Throughput,3.55258717160772,catapult,LUT,3716,catapult_fpga_latency
Throughput,3.55258717160772,catapult,FF,993,catapult_fpga_latency
Throughput,3.55258717160772,catapult,DSP,41,catapult_fpga_latency
Throughput,3.55258717160772,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64890259254529,catapult,CLB,779,catapult_fpga_latency
Throughput,3.64890259254529,catapult,LUT,3995,catapult_fpga_latency
Throughput,3.64890259254529,catapult,FF,991,catapult_fpga_latency
Throughput,3.64890259254529,catapult,DSP,41,catapult_fpga_latency
Throughput,3.64890259254529,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70583112527562,catapult,CLB,950,catapult_fpga_latency
Throughput,3.70583112527562,catapult,LUT,4876,catapult_fpga_latency
Throughput,3.70583112527562,catapult,FF,1214,catapult_fpga_latency
Throughput,3.70583112527562,catapult,DSP,41,catapult_fpga_latency
Throughput,3.70583112527562,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48519489209837,catapult,CLB,809,catapult_fpga_latency
Throughput,3.48519489209837,catapult,LUT,4449,catapult_fpga_latency
Throughput,3.48519489209837,catapult,FF,1269,catapult_fpga_latency
Throughput,3.48519489209837,catapult,DSP,53,catapult_fpga_latency
Throughput,3.48519489209837,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39055459301478,catapult,CLB,960,catapult_fpga_latency
Throughput,3.39055459301478,catapult,LUT,4782,catapult_fpga_latency
Throughput,3.39055459301478,catapult,FF,1147,catapult_fpga_latency
Throughput,3.39055459301478,catapult,DSP,53,catapult_fpga_latency
Throughput,3.39055459301478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37063502763921,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.37063502763921,catapult,LUT,5277,catapult_fpga_latency
Throughput,3.37063502763921,catapult,FF,1161,catapult_fpga_latency
Throughput,3.37063502763921,catapult,DSP,53,catapult_fpga_latency
Throughput,3.37063502763921,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54042456771416,catapult,CLB,1266,catapult_fpga_latency
Throughput,3.54042456771416,catapult,LUT,6471,catapult_fpga_latency
Throughput,3.54042456771416,catapult,FF,1366,catapult_fpga_latency
Throughput,3.54042456771416,catapult,DSP,53,catapult_fpga_latency
Throughput,3.54042456771416,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88495860576606,catapult,CLB,1396,catapult_fpga_latency
Throughput,3.88495860576606,catapult,LUT,5858,catapult_fpga_latency
Throughput,3.88495860576606,catapult,FF,758,catapult_fpga_latency
Throughput,3.88495860576606,catapult,DSP,125,catapult_fpga_latency
Throughput,3.88495860576606,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.72274485423593,catapult,CLB,1437,catapult_fpga_latency
Throughput,3.72274485423593,catapult,LUT,6082,catapult_fpga_latency
Throughput,3.72274485423593,catapult,FF,723,catapult_fpga_latency
Throughput,3.72274485423593,catapult,DSP,125,catapult_fpga_latency
Throughput,3.72274485423593,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.48260958901724,catapult,CLB,1411,catapult_fpga_latency
Throughput,3.48260958901724,catapult,LUT,6362,catapult_fpga_latency
Throughput,3.48260958901724,catapult,FF,708,catapult_fpga_latency
Throughput,3.48260958901724,catapult,DSP,125,catapult_fpga_latency
Throughput,3.48260958901724,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61964744633873,catapult,CLB,1716,catapult_fpga_latency
Throughput,3.61964744633873,catapult,LUT,7511,catapult_fpga_latency
Throughput,3.61964744633873,catapult,FF,1106,catapult_fpga_latency
Throughput,3.61964744633873,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61964744633873,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75787274339742,catapult,CLB,416,catapult_fpga_latency
Throughput,3.75787274339742,catapult,LUT,2406,catapult_fpga_latency
Throughput,3.75787274339742,catapult,FF,759,catapult_fpga_latency
Throughput,3.75787274339742,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75787274339742,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.02260705163016,catapult,CLB,498,catapult_fpga_latency
Throughput,4.02260705163016,catapult,LUT,2677,catapult_fpga_latency
Throughput,4.02260705163016,catapult,FF,731,catapult_fpga_latency
Throughput,4.02260705163016,catapult,DSP,13,catapult_fpga_latency
Throughput,4.02260705163016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75526206096292,catapult,CLB,614,catapult_fpga_latency
Throughput,3.75526206096292,catapult,LUT,3243,catapult_fpga_latency
Throughput,3.75526206096292,catapult,FF,816,catapult_fpga_latency
Throughput,3.75526206096292,catapult,DSP,13,catapult_fpga_latency
Throughput,3.75526206096292,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73947804365467,catapult,CLB,823,catapult_fpga_latency
Throughput,3.73947804365467,catapult,LUT,4475,catapult_fpga_latency
Throughput,3.73947804365467,catapult,FF,872,catapult_fpga_latency
Throughput,3.73947804365467,catapult,DSP,13,catapult_fpga_latency
Throughput,3.73947804365467,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49790999877573,catapult,CLB,589,catapult_fpga_latency
Throughput,3.49790999877573,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.49790999877573,catapult,FF,974,catapult_fpga_latency
Throughput,3.49790999877573,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49790999877573,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.73538530499421,catapult,CLB,660,catapult_fpga_latency
Throughput,3.73538530499421,catapult,LUT,3522,catapult_fpga_latency
Throughput,3.73538530499421,catapult,FF,1020,catapult_fpga_latency
Throughput,3.73538530499421,catapult,DSP,28,catapult_fpga_latency
Throughput,3.73538530499421,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.33392232627764,catapult,CLB,767,catapult_fpga_latency
Throughput,3.33392232627764,catapult,LUT,4354,catapult_fpga_latency
Throughput,3.33392232627764,catapult,FF,1022,catapult_fpga_latency
Throughput,3.33392232627764,catapult,DSP,28,catapult_fpga_latency
Throughput,3.33392232627764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.90384059838069,catapult,CLB,1047,catapult_fpga_latency
Throughput,3.90384059838069,catapult,LUT,5974,catapult_fpga_latency
Throughput,3.90384059838069,catapult,FF,1116,catapult_fpga_latency
Throughput,3.90384059838069,catapult,DSP,28,catapult_fpga_latency
Throughput,3.90384059838069,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63989764607819,catapult,CLB,686,catapult_fpga_latency
Throughput,3.63989764607819,catapult,LUT,3516,catapult_fpga_latency
Throughput,3.63989764607819,catapult,FF,1022,catapult_fpga_latency
Throughput,3.63989764607819,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63989764607819,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9554458578571,catapult,CLB,801,catapult_fpga_latency
Throughput,3.9554458578571,catapult,LUT,3941,catapult_fpga_latency
Throughput,3.9554458578571,catapult,FF,1034,catapult_fpga_latency
Throughput,3.9554458578571,catapult,DSP,40,catapult_fpga_latency
Throughput,3.9554458578571,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.53062463811097,catapult,CLB,918,catapult_fpga_latency
Throughput,3.53062463811097,catapult,LUT,4646,catapult_fpga_latency
Throughput,3.53062463811097,catapult,FF,1087,catapult_fpga_latency
Throughput,3.53062463811097,catapult,DSP,40,catapult_fpga_latency
Throughput,3.53062463811097,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38219477383264,catapult,CLB,982,catapult_fpga_latency
Throughput,3.38219477383264,catapult,LUT,4713,catapult_fpga_latency
Throughput,3.38219477383264,catapult,FF,1398,catapult_fpga_latency
Throughput,3.38219477383264,catapult,DSP,52,catapult_fpga_latency
Throughput,3.38219477383264,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49053541322703,catapult,CLB,1027,catapult_fpga_latency
Throughput,3.49053541322703,catapult,LUT,5237,catapult_fpga_latency
Throughput,3.49053541322703,catapult,FF,1434,catapult_fpga_latency
Throughput,3.49053541322703,catapult,DSP,53,catapult_fpga_latency
Throughput,3.49053541322703,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.50202592199587,catapult,CLB,1254,catapult_fpga_latency
Throughput,3.50202592199587,catapult,LUT,6192,catapult_fpga_latency
Throughput,3.50202592199587,catapult,FF,1338,catapult_fpga_latency
Throughput,3.50202592199587,catapult,DSP,53,catapult_fpga_latency
Throughput,3.50202592199587,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68775076705216,catapult,CLB,1497,catapult_fpga_latency
Throughput,3.68775076705216,catapult,LUT,8295,catapult_fpga_latency
Throughput,3.68775076705216,catapult,FF,1339,catapult_fpga_latency
Throughput,3.68775076705216,catapult,DSP,53,catapult_fpga_latency
Throughput,3.68775076705216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.87563851144476,catapult,CLB,1454,catapult_fpga_latency
Throughput,3.87563851144476,catapult,LUT,6139,catapult_fpga_latency
Throughput,3.87563851144476,catapult,FF,779,catapult_fpga_latency
Throughput,3.87563851144476,catapult,DSP,125,catapult_fpga_latency
Throughput,3.87563851144476,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66371493366844,catapult,CLB,1595,catapult_fpga_latency
Throughput,3.66371493366844,catapult,LUT,6580,catapult_fpga_latency
Throughput,3.66371493366844,catapult,FF,847,catapult_fpga_latency
Throughput,3.66371493366844,catapult,DSP,125,catapult_fpga_latency
Throughput,3.66371493366844,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.39741999925257,catapult,CLB,1499,catapult_fpga_latency
Throughput,3.39741999925257,catapult,LUT,7277,catapult_fpga_latency
Throughput,3.39741999925257,catapult,FF,829,catapult_fpga_latency
Throughput,3.39741999925257,catapult,DSP,125,catapult_fpga_latency
Throughput,3.39741999925257,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70617448669483,catapult,CLB,1909,catapult_fpga_latency
Throughput,3.70617448669483,catapult,LUT,9335,catapult_fpga_latency
Throughput,3.70617448669483,catapult,FF,1160,catapult_fpga_latency
Throughput,3.70617448669483,catapult,DSP,125,catapult_fpga_latency
Throughput,3.70617448669483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49766530840664,catapult,CLB,560,catapult_fpga_latency
Throughput,3.49766530840664,catapult,LUT,2956,catapult_fpga_latency
Throughput,3.49766530840664,catapult,FF,1003,catapult_fpga_latency
Throughput,3.49766530840664,catapult,DSP,14,catapult_fpga_latency
Throughput,3.49766530840664,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59106399635148,catapult,CLB,568,catapult_fpga_latency
Throughput,3.59106399635148,catapult,LUT,3422,catapult_fpga_latency
Throughput,3.59106399635148,catapult,FF,960,catapult_fpga_latency
Throughput,3.59106399635148,catapult,DSP,14,catapult_fpga_latency
Throughput,3.59106399635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64605551484127,catapult,CLB,780,catapult_fpga_latency
Throughput,3.64605551484127,catapult,LUT,4482,catapult_fpga_latency
Throughput,3.64605551484127,catapult,FF,1041,catapult_fpga_latency
Throughput,3.64605551484127,catapult,DSP,14,catapult_fpga_latency
Throughput,3.64605551484127,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47987068800523,catapult,CLB,1106,catapult_fpga_latency
Throughput,3.47987068800523,catapult,LUT,6361,catapult_fpga_latency
Throughput,3.47987068800523,catapult,FF,1246,catapult_fpga_latency
Throughput,3.47987068800523,catapult,DSP,14,catapult_fpga_latency
Throughput,3.47987068800523,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49253470706365,catapult,CLB,742,catapult_fpga_latency
Throughput,3.49253470706365,catapult,LUT,4324,catapult_fpga_latency
Throughput,3.49253470706365,catapult,FF,1163,catapult_fpga_latency
Throughput,3.49253470706365,catapult,DSP,28,catapult_fpga_latency
Throughput,3.49253470706365,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59589348963484,catapult,CLB,857,catapult_fpga_latency
Throughput,3.59589348963484,catapult,LUT,4794,catapult_fpga_latency
Throughput,3.59589348963484,catapult,FF,1111,catapult_fpga_latency
Throughput,3.59589348963484,catapult,DSP,28,catapult_fpga_latency
Throughput,3.59589348963484,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.88351022722418,catapult,CLB,1132,catapult_fpga_latency
Throughput,3.88351022722418,catapult,LUT,6205,catapult_fpga_latency
Throughput,3.88351022722418,catapult,FF,1277,catapult_fpga_latency
Throughput,3.88351022722418,catapult,DSP,28,catapult_fpga_latency
Throughput,3.88351022722418,catapult,BRAM,1,catapult_fpga_latency
Throughput,4.039441102929,catapult,CLB,1564,catapult_fpga_latency
Throughput,4.039441102929,catapult,LUT,9388,catapult_fpga_latency
Throughput,4.039441102929,catapult,FF,1329,catapult_fpga_latency
Throughput,4.039441102929,catapult,DSP,28,catapult_fpga_latency
Throughput,4.039441102929,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.69149442768916,catapult,CLB,818,catapult_fpga_latency
Throughput,3.69149442768916,catapult,LUT,4317,catapult_fpga_latency
Throughput,3.69149442768916,catapult,FF,1285,catapult_fpga_latency
Throughput,3.69149442768916,catapult,DSP,41,catapult_fpga_latency
Throughput,3.69149442768916,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6506209706271,catapult,CLB,889,catapult_fpga_latency
Throughput,3.6506209706271,catapult,LUT,4653,catapult_fpga_latency
Throughput,3.6506209706271,catapult,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271,catapult,DSP,41,catapult_fpga_latency
Throughput,3.6506209706271,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.60577356463169,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.60577356463169,catapult,LUT,5960,catapult_fpga_latency
Throughput,3.60577356463169,catapult,FF,1441,catapult_fpga_latency
Throughput,3.60577356463169,catapult,DSP,41,catapult_fpga_latency
Throughput,3.60577356463169,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30253172081718,catapult,CLB,1485,catapult_fpga_latency
Throughput,3.30253172081718,catapult,LUT,8699,catapult_fpga_latency
Throughput,3.30253172081718,catapult,FF,1542,catapult_fpga_latency
Throughput,3.30253172081718,catapult,DSP,41,catapult_fpga_latency
Throughput,3.30253172081718,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57161990820937,catapult,CLB,1170,catapult_fpga_latency
Throughput,3.57161990820937,catapult,LUT,6057,catapult_fpga_latency
Throughput,3.57161990820937,catapult,FF,1662,catapult_fpga_latency
Throughput,3.57161990820937,catapult,DSP,56,catapult_fpga_latency
Throughput,3.57161990820937,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.70241471487704,catapult,CLB,1243,catapult_fpga_latency
Throughput,3.70241471487704,catapult,LUT,6790,catapult_fpga_latency
Throughput,3.70241471487704,catapult,FF,1621,catapult_fpga_latency
Throughput,3.70241471487704,catapult,DSP,53,catapult_fpga_latency
Throughput,3.70241471487704,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.7943896155145,catapult,CLB,1681,catapult_fpga_latency
Throughput,3.7943896155145,catapult,LUT,9656,catapult_fpga_latency
Throughput,3.7943896155145,catapult,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145,catapult,DSP,53,catapult_fpga_latency
Throughput,3.7943896155145,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.97254179113964,catapult,CLB,2290,catapult_fpga_latency
Throughput,3.97254179113964,catapult,LUT,13263,catapult_fpga_latency
Throughput,3.97254179113964,catapult,FF,1812,catapult_fpga_latency
Throughput,3.97254179113964,catapult,DSP,53,catapult_fpga_latency
Throughput,3.97254179113964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.64048068907018,catapult,CLB,1576,catapult_fpga_latency
Throughput,3.64048068907018,catapult,LUT,6590,catapult_fpga_latency
Throughput,3.64048068907018,catapult,FF,1128,catapult_fpga_latency
Throughput,3.64048068907018,catapult,DSP,125,catapult_fpga_latency
Throughput,3.64048068907018,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.75598140038011,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.75598140038011,catapult,LUT,7524,catapult_fpga_latency
Throughput,3.75598140038011,catapult,FF,1252,catapult_fpga_latency
Throughput,3.75598140038011,catapult,DSP,125,catapult_fpga_latency
Throughput,3.75598140038011,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.38566441971405,catapult,CLB,1611,catapult_fpga_latency
Throughput,3.38566441971405,catapult,LUT,8853,catapult_fpga_latency
Throughput,3.38566441971405,catapult,FF,1299,catapult_fpga_latency
Throughput,3.38566441971405,catapult,DSP,125,catapult_fpga_latency
Throughput,3.38566441971405,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52046977148631,catapult,CLB,2227,catapult_fpga_latency
Throughput,3.52046977148631,catapult,LUT,11399,catapult_fpga_latency
Throughput,3.52046977148631,catapult,FF,1566,catapult_fpga_latency
Throughput,3.52046977148631,catapult,DSP,125,catapult_fpga_latency
Throughput,3.52046977148631,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.91960114138785,catapult,CLB,454,catapult_fpga_latency
Throughput,3.91960114138785,catapult,LUT,2557,catapult_fpga_latency
Throughput,3.91960114138785,catapult,FF,766,catapult_fpga_latency
Throughput,3.91960114138785,catapult,DSP,13,catapult_fpga_latency
Throughput,3.91960114138785,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.9351177780751,catapult,CLB,595,catapult_fpga_latency
Throughput,3.9351177780751,catapult,LUT,3052,catapult_fpga_latency
Throughput,3.9351177780751,catapult,FF,760,catapult_fpga_latency
Throughput,3.9351177780751,catapult,DSP,13,catapult_fpga_latency
Throughput,3.9351177780751,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66586384248516,catapult,CLB,623,catapult_fpga_latency
Throughput,3.66586384248516,catapult,LUT,3773,catapult_fpga_latency
Throughput,3.66586384248516,catapult,FF,806,catapult_fpga_latency
Throughput,3.66586384248516,catapult,DSP,13,catapult_fpga_latency
Throughput,3.66586384248516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.96461973349826,catapult,CLB,965,catapult_fpga_latency
Throughput,3.96461973349826,catapult,LUT,5319,catapult_fpga_latency
Throughput,3.96461973349826,catapult,FF,908,catapult_fpga_latency
Throughput,3.96461973349826,catapult,DSP,13,catapult_fpga_latency
Throughput,3.96461973349826,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54690426196016,catapult,CLB,692,catapult_fpga_latency
Throughput,3.54690426196016,catapult,LUT,3841,catapult_fpga_latency
Throughput,3.54690426196016,catapult,FF,955,catapult_fpga_latency
Throughput,3.54690426196016,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54690426196016,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47566167909216,catapult,CLB,761,catapult_fpga_latency
Throughput,3.47566167909216,catapult,LUT,4306,catapult_fpga_latency
Throughput,3.47566167909216,catapult,FF,1095,catapult_fpga_latency
Throughput,3.47566167909216,catapult,DSP,28,catapult_fpga_latency
Throughput,3.47566167909216,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57533590280807,catapult,CLB,998,catapult_fpga_latency
Throughput,3.57533590280807,catapult,LUT,5569,catapult_fpga_latency
Throughput,3.57533590280807,catapult,FF,1036,catapult_fpga_latency
Throughput,3.57533590280807,catapult,DSP,28,catapult_fpga_latency
Throughput,3.57533590280807,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.66832474945342,catapult,CLB,1262,catapult_fpga_latency
Throughput,3.66832474945342,catapult,LUT,7375,catapult_fpga_latency
Throughput,3.66832474945342,catapult,FF,1068,catapult_fpga_latency
Throughput,3.66832474945342,catapult,DSP,28,catapult_fpga_latency
Throughput,3.66832474945342,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78871115623887,catapult,CLB,786,catapult_fpga_latency
Throughput,3.78871115623887,catapult,LUT,3883,catapult_fpga_latency
Throughput,3.78871115623887,catapult,FF,1061,catapult_fpga_latency
Throughput,3.78871115623887,catapult,DSP,40,catapult_fpga_latency
Throughput,3.78871115623887,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.63821581896238,catapult,CLB,870,catapult_fpga_latency
Throughput,3.63821581896238,catapult,LUT,4452,catapult_fpga_latency
Throughput,3.63821581896238,catapult,FF,1081,catapult_fpga_latency
Throughput,3.63821581896238,catapult,DSP,40,catapult_fpga_latency
Throughput,3.63821581896238,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.30155040807163,catapult,CLB,1032,catapult_fpga_latency
Throughput,3.30155040807163,catapult,LUT,5731,catapult_fpga_latency
Throughput,3.30155040807163,catapult,FF,1139,catapult_fpga_latency
Throughput,3.30155040807163,catapult,DSP,40,catapult_fpga_latency
Throughput,3.30155040807163,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.47584289190129,catapult,CLB,1273,catapult_fpga_latency
Throughput,3.47584289190129,catapult,LUT,6845,catapult_fpga_latency
Throughput,3.47584289190129,catapult,FF,1291,catapult_fpga_latency
Throughput,3.47584289190129,catapult,DSP,40,catapult_fpga_latency
Throughput,3.47584289190129,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59192821890647,catapult,CLB,1104,catapult_fpga_latency
Throughput,3.59192821890647,catapult,LUT,5666,catapult_fpga_latency
Throughput,3.59192821890647,catapult,FF,1441,catapult_fpga_latency
Throughput,3.59192821890647,catapult,DSP,52,catapult_fpga_latency
Throughput,3.59192821890647,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.52230499638964,catapult,CLB,1185,catapult_fpga_latency
Throughput,3.52230499638964,catapult,LUT,6702,catapult_fpga_latency
Throughput,3.52230499638964,catapult,FF,1320,catapult_fpga_latency
Throughput,3.52230499638964,catapult,DSP,52,catapult_fpga_latency
Throughput,3.52230499638964,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.36252000699404,catapult,CLB,1500,catapult_fpga_latency
Throughput,3.36252000699404,catapult,LUT,8475,catapult_fpga_latency
Throughput,3.36252000699404,catapult,FF,1320,catapult_fpga_latency
Throughput,3.36252000699404,catapult,DSP,52,catapult_fpga_latency
Throughput,3.36252000699404,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.78333591861288,catapult,CLB,1936,catapult_fpga_latency
Throughput,3.78333591861288,catapult,LUT,11188,catapult_fpga_latency
Throughput,3.78333591861288,catapult,FF,1511,catapult_fpga_latency
Throughput,3.78333591861288,catapult,DSP,52,catapult_fpga_latency
Throughput,3.78333591861288,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49343757751065,catapult,CLB,1455,catapult_fpga_latency
Throughput,3.49343757751065,catapult,LUT,6499,catapult_fpga_latency
Throughput,3.49343757751065,catapult,FF,834,catapult_fpga_latency
Throughput,3.49343757751065,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49343757751065,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.61454492879346,catapult,CLB,1685,catapult_fpga_latency
Throughput,3.61454492879346,catapult,LUT,7481,catapult_fpga_latency
Throughput,3.61454492879346,catapult,FF,912,catapult_fpga_latency
Throughput,3.61454492879346,catapult,DSP,125,catapult_fpga_latency
Throughput,3.61454492879346,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.34090605372177,catapult,CLB,1614,catapult_fpga_latency
Throughput,3.34090605372177,catapult,LUT,8065,catapult_fpga_latency
Throughput,3.34090605372177,catapult,FF,883,catapult_fpga_latency
Throughput,3.34090605372177,catapult,DSP,125,catapult_fpga_latency
Throughput,3.34090605372177,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49884013449542,catapult,CLB,2421,catapult_fpga_latency
Throughput,3.49884013449542,catapult,LUT,11632,catapult_fpga_latency
Throughput,3.49884013449542,catapult,FF,1224,catapult_fpga_latency
Throughput,3.49884013449542,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49884013449542,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.32819681624693,catapult,CLB,548,catapult_fpga_latency
Throughput,3.32819681624693,catapult,LUT,3331,catapult_fpga_latency
Throughput,3.32819681624693,catapult,FF,1078,catapult_fpga_latency
Throughput,3.32819681624693,catapult,DSP,14,catapult_fpga_latency
Throughput,3.32819681624693,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.57172196287552,catapult,CLB,713,catapult_fpga_latency
Throughput,3.57172196287552,catapult,LUT,3980,catapult_fpga_latency
Throughput,3.57172196287552,catapult,FF,1081,catapult_fpga_latency
Throughput,3.57172196287552,catapult,DSP,14,catapult_fpga_latency
Throughput,3.57172196287552,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.68332265169764,catapult,CLB,884,catapult_fpga_latency
Throughput,3.68332265169764,catapult,LUT,5181,catapult_fpga_latency
Throughput,3.68332265169764,catapult,FF,1253,catapult_fpga_latency
Throughput,3.68332265169764,catapult,DSP,14,catapult_fpga_latency
Throughput,3.68332265169764,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.8155705804246,catapult,CLB,1241,catapult_fpga_latency
Throughput,3.8155705804246,catapult,LUT,7882,catapult_fpga_latency
Throughput,3.8155705804246,catapult,FF,1539,catapult_fpga_latency
Throughput,3.8155705804246,catapult,DSP,14,catapult_fpga_latency
Throughput,3.8155705804246,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.42988458438374,catapult,CLB,917,catapult_fpga_latency
Throughput,3.42988458438374,catapult,LUT,5253,catapult_fpga_latency
Throughput,3.42988458438374,catapult,FF,1352,catapult_fpga_latency
Throughput,3.42988458438374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.42988458438374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54525697795205,catapult,CLB,1066,catapult_fpga_latency
Throughput,3.54525697795205,catapult,LUT,6086,catapult_fpga_latency
Throughput,3.54525697795205,catapult,FF,1266,catapult_fpga_latency
Throughput,3.54525697795205,catapult,DSP,28,catapult_fpga_latency
Throughput,3.54525697795205,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.37962290167663,catapult,CLB,1333,catapult_fpga_latency
Throughput,3.37962290167663,catapult,LUT,8294,catapult_fpga_latency
Throughput,3.37962290167663,catapult,FF,1392,catapult_fpga_latency
Throughput,3.37962290167663,catapult,DSP,28,catapult_fpga_latency
Throughput,3.37962290167663,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.6831055946374,catapult,CLB,2178,catapult_fpga_latency
Throughput,3.6831055946374,catapult,LUT,12325,catapult_fpga_latency
Throughput,3.6831055946374,catapult,FF,1765,catapult_fpga_latency
Throughput,3.6831055946374,catapult,DSP,28,catapult_fpga_latency
Throughput,3.6831055946374,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.41552218210881,catapult,CLB,1010,catapult_fpga_latency
Throughput,3.41552218210881,catapult,LUT,5312,catapult_fpga_latency
Throughput,3.41552218210881,catapult,FF,1461,catapult_fpga_latency
Throughput,3.41552218210881,catapult,DSP,41,catapult_fpga_latency
Throughput,3.41552218210881,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.40857187655516,catapult,CLB,1043,catapult_fpga_latency
Throughput,3.40857187655516,catapult,LUT,6077,catapult_fpga_latency
Throughput,3.40857187655516,catapult,FF,1456,catapult_fpga_latency
Throughput,3.40857187655516,catapult,DSP,41,catapult_fpga_latency
Throughput,3.40857187655516,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.58781720788889,catapult,CLB,1353,catapult_fpga_latency
Throughput,3.58781720788889,catapult,LUT,7721,catapult_fpga_latency
Throughput,3.58781720788889,catapult,FF,1625,catapult_fpga_latency
Throughput,3.58781720788889,catapult,DSP,41,catapult_fpga_latency
Throughput,3.58781720788889,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.28491370531696,catapult,CLB,2105,catapult_fpga_latency
Throughput,3.28491370531696,catapult,LUT,12728,catapult_fpga_latency
Throughput,3.28491370531696,catapult,FF,1874,catapult_fpga_latency
Throughput,3.28491370531696,catapult,DSP,41,catapult_fpga_latency
Throughput,3.28491370531696,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.59581590860874,catapult,CLB,1448,catapult_fpga_latency
Throughput,3.59581590860874,catapult,LUT,8303,catapult_fpga_latency
Throughput,3.59581590860874,catapult,FF,1786,catapult_fpga_latency
Throughput,3.59581590860874,catapult,DSP,53,catapult_fpga_latency
Throughput,3.59581590860874,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.5290422532229,catapult,CLB,1603,catapult_fpga_latency
Throughput,3.5290422532229,catapult,LUT,9118,catapult_fpga_latency
Throughput,3.5290422532229,catapult,FF,1782,catapult_fpga_latency
Throughput,3.5290422532229,catapult,DSP,53,catapult_fpga_latency
Throughput,3.5290422532229,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.3500613061219,catapult,CLB,2193,catapult_fpga_latency
Throughput,3.3500613061219,catapult,LUT,13128,catapult_fpga_latency
Throughput,3.3500613061219,catapult,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219,catapult,DSP,53,catapult_fpga_latency
Throughput,3.3500613061219,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.54308390022676,catapult,CLB,1863,catapult_fpga_latency
Throughput,3.54308390022676,catapult,LUT,8351,catapult_fpga_latency
Throughput,3.54308390022676,catapult,FF,1446,catapult_fpga_latency
Throughput,3.54308390022676,catapult,DSP,125,catapult_fpga_latency
Throughput,3.54308390022676,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.49830157458554,catapult,CLB,2510,catapult_fpga_latency
Throughput,3.49830157458554,catapult,LUT,12757,catapult_fpga_latency
Throughput,3.49830157458554,catapult,FF,1513,catapult_fpga_latency
Throughput,3.49830157458554,catapult,DSP,125,catapult_fpga_latency
Throughput,3.49830157458554,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18130917235061,catapult,CLB,459,catapult_fpga_latency
Throughput,3.18130917235061,catapult,LUT,2486,catapult_fpga_latency
Throughput,3.18130917235061,catapult,FF,715,catapult_fpga_latency
Throughput,3.18130917235061,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18130917235061,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00193024114506,catapult,CLB,475,catapult_fpga_latency
Throughput,3.00193024114506,catapult,LUT,2759,catapult_fpga_latency
Throughput,3.00193024114506,catapult,FF,750,catapult_fpga_latency
Throughput,3.00193024114506,catapult,DSP,17,catapult_fpga_latency
Throughput,3.00193024114506,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05764579619568,catapult,CLB,573,catapult_fpga_latency
Throughput,3.05764579619568,catapult,LUT,3077,catapult_fpga_latency
Throughput,3.05764579619568,catapult,FF,822,catapult_fpga_latency
Throughput,3.05764579619568,catapult,DSP,17,catapult_fpga_latency
Throughput,3.05764579619568,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19918100966153,catapult,CLB,768,catapult_fpga_latency
Throughput,3.19918100966153,catapult,LUT,3876,catapult_fpga_latency
Throughput,3.19918100966153,catapult,FF,846,catapult_fpga_latency
Throughput,3.19918100966153,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19918100966153,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92875510335577,catapult,CLB,685,catapult_fpga_latency
Throughput,2.92875510335577,catapult,LUT,3760,catapult_fpga_latency
Throughput,2.92875510335577,catapult,FF,865,catapult_fpga_latency
Throughput,2.92875510335577,catapult,DSP,35,catapult_fpga_latency
Throughput,2.92875510335577,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.73031578832408,catapult,CLB,719,catapult_fpga_latency
Throughput,2.73031578832408,catapult,LUT,4080,catapult_fpga_latency
Throughput,2.73031578832408,catapult,FF,936,catapult_fpga_latency
Throughput,2.73031578832408,catapult,DSP,35,catapult_fpga_latency
Throughput,2.73031578832408,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97010000326711,catapult,CLB,830,catapult_fpga_latency
Throughput,2.97010000326711,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.97010000326711,catapult,FF,1014,catapult_fpga_latency
Throughput,2.97010000326711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.97010000326711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93712496585592,catapult,CLB,1020,catapult_fpga_latency
Throughput,2.93712496585592,catapult,LUT,5488,catapult_fpga_latency
Throughput,2.93712496585592,catapult,FF,1075,catapult_fpga_latency
Throughput,2.93712496585592,catapult,DSP,35,catapult_fpga_latency
Throughput,2.93712496585592,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06175561066716,catapult,CLB,826,catapult_fpga_latency
Throughput,3.06175561066716,catapult,LUT,4120,catapult_fpga_latency
Throughput,3.06175561066716,catapult,FF,1084,catapult_fpga_latency
Throughput,3.06175561066716,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06175561066716,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02201538205829,catapult,CLB,919,catapult_fpga_latency
Throughput,3.02201538205829,catapult,LUT,4248,catapult_fpga_latency
Throughput,3.02201538205829,catapult,FF,1138,catapult_fpga_latency
Throughput,3.02201538205829,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02201538205829,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94770476968109,catapult,CLB,861,catapult_fpga_latency
Throughput,2.94770476968109,catapult,LUT,4609,catapult_fpga_latency
Throughput,2.94770476968109,catapult,FF,1130,catapult_fpga_latency
Throughput,2.94770476968109,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94770476968109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95218638923987,catapult,CLB,1062,catapult_fpga_latency
Throughput,2.95218638923987,catapult,LUT,5721,catapult_fpga_latency
Throughput,2.95218638923987,catapult,FF,1252,catapult_fpga_latency
Throughput,2.95218638923987,catapult,DSP,52,catapult_fpga_latency
Throughput,2.95218638923987,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90803344238459,catapult,CLB,1684,catapult_fpga_latency
Throughput,2.90803344238459,catapult,LUT,6931,catapult_fpga_latency
Throughput,2.90803344238459,catapult,FF,785,catapult_fpga_latency
Throughput,2.90803344238459,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90803344238459,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84086873765998,catapult,CLB,1577,catapult_fpga_latency
Throughput,2.84086873765998,catapult,LUT,7177,catapult_fpga_latency
Throughput,2.84086873765998,catapult,FF,755,catapult_fpga_latency
Throughput,2.84086873765998,catapult,DSP,125,catapult_fpga_latency
Throughput,2.84086873765998,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90046755536993,catapult,CLB,1636,catapult_fpga_latency
Throughput,2.90046755536993,catapult,LUT,7794,catapult_fpga_latency
Throughput,2.90046755536993,catapult,FF,796,catapult_fpga_latency
Throughput,2.90046755536993,catapult,DSP,125,catapult_fpga_latency
Throughput,2.90046755536993,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94422460900697,catapult,CLB,1597,catapult_fpga_latency
Throughput,2.94422460900697,catapult,LUT,7012,catapult_fpga_latency
Throughput,2.94422460900697,catapult,FF,706,catapult_fpga_latency
Throughput,2.94422460900697,catapult,DSP,155,catapult_fpga_latency
Throughput,2.94422460900697,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11158130561952,catapult,CLB,1747,catapult_fpga_latency
Throughput,3.11158130561952,catapult,LUT,7260,catapult_fpga_latency
Throughput,3.11158130561952,catapult,FF,712,catapult_fpga_latency
Throughput,3.11158130561952,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11158130561952,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81799685511551,catapult,CLB,1777,catapult_fpga_latency
Throughput,2.81799685511551,catapult,LUT,7670,catapult_fpga_latency
Throughput,2.81799685511551,catapult,FF,864,catapult_fpga_latency
Throughput,2.81799685511551,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81799685511551,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93449617635148,catapult,CLB,2027,catapult_fpga_latency
Throughput,2.93449617635148,catapult,LUT,9009,catapult_fpga_latency
Throughput,2.93449617635148,catapult,FF,1088,catapult_fpga_latency
Throughput,2.93449617635148,catapult,DSP,155,catapult_fpga_latency
Throughput,2.93449617635148,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06313426023776,catapult,CLB,489,catapult_fpga_latency
Throughput,3.06313426023776,catapult,LUT,2819,catapult_fpga_latency
Throughput,3.06313426023776,catapult,FF,757,catapult_fpga_latency
Throughput,3.06313426023776,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06313426023776,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.18461195503328,catapult,CLB,558,catapult_fpga_latency
Throughput,3.18461195503328,catapult,LUT,3103,catapult_fpga_latency
Throughput,3.18461195503328,catapult,FF,767,catapult_fpga_latency
Throughput,3.18461195503328,catapult,DSP,17,catapult_fpga_latency
Throughput,3.18461195503328,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98717902761348,catapult,CLB,639,catapult_fpga_latency
Throughput,2.98717902761348,catapult,LUT,3590,catapult_fpga_latency
Throughput,2.98717902761348,catapult,FF,912,catapult_fpga_latency
Throughput,2.98717902761348,catapult,DSP,17,catapult_fpga_latency
Throughput,2.98717902761348,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.13344070590152,catapult,CLB,897,catapult_fpga_latency
Throughput,3.13344070590152,catapult,LUT,4792,catapult_fpga_latency
Throughput,3.13344070590152,catapult,FF,917,catapult_fpga_latency
Throughput,3.13344070590152,catapult,DSP,17,catapult_fpga_latency
Throughput,3.13344070590152,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9741634421778,catapult,CLB,781,catapult_fpga_latency
Throughput,2.9741634421778,catapult,LUT,4072,catapult_fpga_latency
Throughput,2.9741634421778,catapult,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9741634421778,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89934068992711,catapult,CLB,769,catapult_fpga_latency
Throughput,2.89934068992711,catapult,LUT,4286,catapult_fpga_latency
Throughput,2.89934068992711,catapult,FF,977,catapult_fpga_latency
Throughput,2.89934068992711,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89934068992711,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9072556378955,catapult,CLB,991,catapult_fpga_latency
Throughput,2.9072556378955,catapult,LUT,4957,catapult_fpga_latency
Throughput,2.9072556378955,catapult,FF,1145,catapult_fpga_latency
Throughput,2.9072556378955,catapult,DSP,35,catapult_fpga_latency
Throughput,2.9072556378955,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.57351900415109,catapult,CLB,1149,catapult_fpga_latency
Throughput,2.57351900415109,catapult,LUT,6381,catapult_fpga_latency
Throughput,2.57351900415109,catapult,FF,1107,catapult_fpga_latency
Throughput,2.57351900415109,catapult,DSP,35,catapult_fpga_latency
Throughput,2.57351900415109,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84907590223111,catapult,CLB,836,catapult_fpga_latency
Throughput,2.84907590223111,catapult,LUT,4126,catapult_fpga_latency
Throughput,2.84907590223111,catapult,FF,1097,catapult_fpga_latency
Throughput,2.84907590223111,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84907590223111,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97150328351113,catapult,CLB,821,catapult_fpga_latency
Throughput,2.97150328351113,catapult,LUT,4362,catapult_fpga_latency
Throughput,2.97150328351113,catapult,FF,1102,catapult_fpga_latency
Throughput,2.97150328351113,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97150328351113,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92401935700814,catapult,CLB,940,catapult_fpga_latency
Throughput,2.92401935700814,catapult,LUT,5143,catapult_fpga_latency
Throughput,2.92401935700814,catapult,FF,1150,catapult_fpga_latency
Throughput,2.92401935700814,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92401935700814,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92819766505518,catapult,CLB,1458,catapult_fpga_latency
Throughput,2.92819766505518,catapult,LUT,7120,catapult_fpga_latency
Throughput,2.92819766505518,catapult,FF,1438,catapult_fpga_latency
Throughput,2.92819766505518,catapult,DSP,52,catapult_fpga_latency
Throughput,2.92819766505518,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.85468782561283,catapult,CLB,1683,catapult_fpga_latency
Throughput,2.85468782561283,catapult,LUT,7320,catapult_fpga_latency
Throughput,2.85468782561283,catapult,FF,1043,catapult_fpga_latency
Throughput,2.85468782561283,catapult,DSP,125,catapult_fpga_latency
Throughput,2.85468782561283,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.9745880939137,catapult,CLB,1758,catapult_fpga_latency
Throughput,2.9745880939137,catapult,LUT,7937,catapult_fpga_latency
Throughput,2.9745880939137,catapult,FF,1112,catapult_fpga_latency
Throughput,2.9745880939137,catapult,DSP,125,catapult_fpga_latency
Throughput,2.9745880939137,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95511767278573,catapult,CLB,2313,catapult_fpga_latency
Throughput,2.95511767278573,catapult,LUT,11400,catapult_fpga_latency
Throughput,2.95511767278573,catapult,FF,1154,catapult_fpga_latency
Throughput,2.95511767278573,catapult,DSP,125,catapult_fpga_latency
Throughput,2.95511767278573,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81592574966983,catapult,CLB,1709,catapult_fpga_latency
Throughput,2.81592574966983,catapult,LUT,6757,catapult_fpga_latency
Throughput,2.81592574966983,catapult,FF,790,catapult_fpga_latency
Throughput,2.81592574966983,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81592574966983,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06190560757393,catapult,CLB,1690,catapult_fpga_latency
Throughput,3.06190560757393,catapult,LUT,7022,catapult_fpga_latency
Throughput,3.06190560757393,catapult,FF,755,catapult_fpga_latency
Throughput,3.06190560757393,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06190560757393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0592640634369,catapult,CLB,1725,catapult_fpga_latency
Throughput,3.0592640634369,catapult,LUT,7930,catapult_fpga_latency
Throughput,3.0592640634369,catapult,FF,850,catapult_fpga_latency
Throughput,3.0592640634369,catapult,DSP,155,catapult_fpga_latency
Throughput,3.0592640634369,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06296537930232,catapult,CLB,2240,catapult_fpga_latency
Throughput,3.06296537930232,catapult,LUT,9505,catapult_fpga_latency
Throughput,3.06296537930232,catapult,FF,1264,catapult_fpga_latency
Throughput,3.06296537930232,catapult,DSP,155,catapult_fpga_latency
Throughput,3.06296537930232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.04618009016693,catapult,CLB,602,catapult_fpga_latency
Throughput,3.04618009016693,catapult,LUT,3374,catapult_fpga_latency
Throughput,3.04618009016693,catapult,FF,874,catapult_fpga_latency
Throughput,3.04618009016693,catapult,DSP,17,catapult_fpga_latency
Throughput,3.04618009016693,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97312002188216,catapult,CLB,634,catapult_fpga_latency
Throughput,2.97312002188216,catapult,LUT,3758,catapult_fpga_latency
Throughput,2.97312002188216,catapult,FF,873,catapult_fpga_latency
Throughput,2.97312002188216,catapult,DSP,17,catapult_fpga_latency
Throughput,2.97312002188216,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86785223678135,catapult,CLB,851,catapult_fpga_latency
Throughput,2.86785223678135,catapult,LUT,4831,catapult_fpga_latency
Throughput,2.86785223678135,catapult,FF,992,catapult_fpga_latency
Throughput,2.86785223678135,catapult,DSP,17,catapult_fpga_latency
Throughput,2.86785223678135,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95531853900873,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.95531853900873,catapult,LUT,6683,catapult_fpga_latency
Throughput,2.95531853900873,catapult,FF,1311,catapult_fpga_latency
Throughput,2.95531853900873,catapult,DSP,17,catapult_fpga_latency
Throughput,2.95531853900873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97664228796633,catapult,CLB,964,catapult_fpga_latency
Throughput,2.97664228796633,catapult,LUT,5154,catapult_fpga_latency
Throughput,2.97664228796633,catapult,FF,1244,catapult_fpga_latency
Throughput,2.97664228796633,catapult,DSP,34,catapult_fpga_latency
Throughput,2.97664228796633,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.91085223931863,catapult,CLB,1064,catapult_fpga_latency
Throughput,2.91085223931863,catapult,LUT,5871,catapult_fpga_latency
Throughput,2.91085223931863,catapult,FF,1286,catapult_fpga_latency
Throughput,2.91085223931863,catapult,DSP,35,catapult_fpga_latency
Throughput,2.91085223931863,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89505148849072,catapult,CLB,1260,catapult_fpga_latency
Throughput,2.89505148849072,catapult,LUT,7078,catapult_fpga_latency
Throughput,2.89505148849072,catapult,FF,1322,catapult_fpga_latency
Throughput,2.89505148849072,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89505148849072,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8854033216763,catapult,CLB,1711,catapult_fpga_latency
Throughput,2.8854033216763,catapult,LUT,10409,catapult_fpga_latency
Throughput,2.8854033216763,catapult,FF,1584,catapult_fpga_latency
Throughput,2.8854033216763,catapult,DSP,35,catapult_fpga_latency
Throughput,2.8854033216763,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94658431945689,catapult,CLB,1093,catapult_fpga_latency
Throughput,2.94658431945689,catapult,LUT,5571,catapult_fpga_latency
Throughput,2.94658431945689,catapult,FF,1452,catapult_fpga_latency
Throughput,2.94658431945689,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94658431945689,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06740938872666,catapult,CLB,1060,catapult_fpga_latency
Throughput,3.06740938872666,catapult,LUT,5958,catapult_fpga_latency
Throughput,3.06740938872666,catapult,FF,1488,catapult_fpga_latency
Throughput,3.06740938872666,catapult,DSP,52,catapult_fpga_latency
Throughput,3.06740938872666,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,1309,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,7478,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,1516,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,52,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.84806160926873,catapult,CLB,1788,catapult_fpga_latency
Throughput,2.84806160926873,catapult,LUT,10581,catapult_fpga_latency
Throughput,2.84806160926873,catapult,FF,1820,catapult_fpga_latency
Throughput,2.84806160926873,catapult,DSP,52,catapult_fpga_latency
Throughput,2.84806160926873,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97019704287182,catapult,CLB,2133,catapult_fpga_latency
Throughput,2.97019704287182,catapult,LUT,10094,catapult_fpga_latency
Throughput,2.97019704287182,catapult,FF,1308,catapult_fpga_latency
Throughput,2.97019704287182,catapult,DSP,125,catapult_fpga_latency
Throughput,2.97019704287182,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03906105169747,catapult,CLB,2055,catapult_fpga_latency
Throughput,3.03906105169747,catapult,LUT,10580,catapult_fpga_latency
Throughput,3.03906105169747,catapult,FF,1430,catapult_fpga_latency
Throughput,3.03906105169747,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03906105169747,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0728291230453,catapult,CLB,2644,catapult_fpga_latency
Throughput,3.0728291230453,catapult,LUT,12950,catapult_fpga_latency
Throughput,3.0728291230453,catapult,FF,1501,catapult_fpga_latency
Throughput,3.0728291230453,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0728291230453,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0425654912222,catapult,CLB,2977,catapult_fpga_latency
Throughput,3.0425654912222,catapult,LUT,16213,catapult_fpga_latency
Throughput,3.0425654912222,catapult,FF,1528,catapult_fpga_latency
Throughput,3.0425654912222,catapult,DSP,125,catapult_fpga_latency
Throughput,3.0425654912222,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.90924324764642,catapult,CLB,2021,catapult_fpga_latency
Throughput,2.90924324764642,catapult,LUT,8453,catapult_fpga_latency
Throughput,2.90924324764642,catapult,FF,1234,catapult_fpga_latency
Throughput,2.90924324764642,catapult,DSP,155,catapult_fpga_latency
Throughput,2.90924324764642,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00646088444066,catapult,CLB,2135,catapult_fpga_latency
Throughput,3.00646088444066,catapult,LUT,9602,catapult_fpga_latency
Throughput,3.00646088444066,catapult,FF,1266,catapult_fpga_latency
Throughput,3.00646088444066,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00646088444066,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.58209113232442,catapult,CLB,2253,catapult_fpga_latency
Throughput,2.58209113232442,catapult,LUT,10854,catapult_fpga_latency
Throughput,2.58209113232442,catapult,FF,1556,catapult_fpga_latency
Throughput,2.58209113232442,catapult,DSP,155,catapult_fpga_latency
Throughput,2.58209113232442,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81107338025952,catapult,CLB,2771,catapult_fpga_latency
Throughput,2.81107338025952,catapult,LUT,13613,catapult_fpga_latency
Throughput,2.81107338025952,catapult,FF,1645,catapult_fpga_latency
Throughput,2.81107338025952,catapult,DSP,155,catapult_fpga_latency
Throughput,2.81107338025952,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.19576624887349,catapult,CLB,544,catapult_fpga_latency
Throughput,3.19576624887349,catapult,LUT,3162,catapult_fpga_latency
Throughput,3.19576624887349,catapult,FF,707,catapult_fpga_latency
Throughput,3.19576624887349,catapult,DSP,17,catapult_fpga_latency
Throughput,3.19576624887349,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11221075891259,catapult,CLB,673,catapult_fpga_latency
Throughput,3.11221075891259,catapult,LUT,3438,catapult_fpga_latency
Throughput,3.11221075891259,catapult,FF,771,catapult_fpga_latency
Throughput,3.11221075891259,catapult,DSP,17,catapult_fpga_latency
Throughput,3.11221075891259,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08999613750483,catapult,CLB,776,catapult_fpga_latency
Throughput,3.08999613750483,catapult,LUT,4191,catapult_fpga_latency
Throughput,3.08999613750483,catapult,FF,822,catapult_fpga_latency
Throughput,3.08999613750483,catapult,DSP,17,catapult_fpga_latency
Throughput,3.08999613750483,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.2147105153181,catapult,CLB,965,catapult_fpga_latency
Throughput,3.2147105153181,catapult,LUT,5755,catapult_fpga_latency
Throughput,3.2147105153181,catapult,FF,872,catapult_fpga_latency
Throughput,3.2147105153181,catapult,DSP,17,catapult_fpga_latency
Throughput,3.2147105153181,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.86995103863528,catapult,CLB,840,catapult_fpga_latency
Throughput,2.86995103863528,catapult,LUT,4492,catapult_fpga_latency
Throughput,2.86995103863528,catapult,FF,1122,catapult_fpga_latency
Throughput,2.86995103863528,catapult,DSP,35,catapult_fpga_latency
Throughput,2.86995103863528,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.08892712294239,catapult,CLB,942,catapult_fpga_latency
Throughput,3.08892712294239,catapult,LUT,5170,catapult_fpga_latency
Throughput,3.08892712294239,catapult,FF,1060,catapult_fpga_latency
Throughput,3.08892712294239,catapult,DSP,35,catapult_fpga_latency
Throughput,3.08892712294239,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.89206244541232,catapult,CLB,1120,catapult_fpga_latency
Throughput,2.89206244541232,catapult,LUT,6360,catapult_fpga_latency
Throughput,2.89206244541232,catapult,FF,1182,catapult_fpga_latency
Throughput,2.89206244541232,catapult,DSP,35,catapult_fpga_latency
Throughput,2.89206244541232,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09480629607393,catapult,CLB,1388,catapult_fpga_latency
Throughput,3.09480629607393,catapult,LUT,8282,catapult_fpga_latency
Throughput,3.09480629607393,catapult,FF,1182,catapult_fpga_latency
Throughput,3.09480629607393,catapult,DSP,35,catapult_fpga_latency
Throughput,3.09480629607393,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.0480649359754,catapult,CLB,958,catapult_fpga_latency
Throughput,3.0480649359754,catapult,LUT,5195,catapult_fpga_latency
Throughput,3.0480649359754,catapult,FF,1162,catapult_fpga_latency
Throughput,3.0480649359754,catapult,DSP,52,catapult_fpga_latency
Throughput,3.0480649359754,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1494575059446,catapult,CLB,1026,catapult_fpga_latency
Throughput,3.1494575059446,catapult,LUT,5667,catapult_fpga_latency
Throughput,3.1494575059446,catapult,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446,catapult,DSP,52,catapult_fpga_latency
Throughput,3.1494575059446,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00019201228879,catapult,CLB,1240,catapult_fpga_latency
Throughput,3.00019201228879,catapult,LUT,6780,catapult_fpga_latency
Throughput,3.00019201228879,catapult,FF,1238,catapult_fpga_latency
Throughput,3.00019201228879,catapult,DSP,52,catapult_fpga_latency
Throughput,3.00019201228879,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93170877577705,catapult,CLB,1594,catapult_fpga_latency
Throughput,2.93170877577705,catapult,LUT,9023,catapult_fpga_latency
Throughput,2.93170877577705,catapult,FF,1353,catapult_fpga_latency
Throughput,2.93170877577705,catapult,DSP,52,catapult_fpga_latency
Throughput,2.93170877577705,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05996615677431,catapult,CLB,1898,catapult_fpga_latency
Throughput,3.05996615677431,catapult,LUT,9194,catapult_fpga_latency
Throughput,3.05996615677431,catapult,FF,1210,catapult_fpga_latency
Throughput,3.05996615677431,catapult,DSP,125,catapult_fpga_latency
Throughput,3.05996615677431,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.1191613199043,catapult,CLB,2760,catapult_fpga_latency
Throughput,3.1191613199043,catapult,LUT,14869,catapult_fpga_latency
Throughput,3.1191613199043,catapult,FF,1188,catapult_fpga_latency
Throughput,3.1191613199043,catapult,DSP,125,catapult_fpga_latency
Throughput,3.1191613199043,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.05935765726628,catapult,CLB,1826,catapult_fpga_latency
Throughput,3.05935765726628,catapult,LUT,8197,catapult_fpga_latency
Throughput,3.05935765726628,catapult,FF,804,catapult_fpga_latency
Throughput,3.05935765726628,catapult,DSP,155,catapult_fpga_latency
Throughput,3.05935765726628,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.98866995221117,catapult,CLB,1849,catapult_fpga_latency
Throughput,2.98866995221117,catapult,LUT,8836,catapult_fpga_latency
Throughput,2.98866995221117,catapult,FF,833,catapult_fpga_latency
Throughput,2.98866995221117,catapult,DSP,155,catapult_fpga_latency
Throughput,2.98866995221117,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.11744992596056,catapult,CLB,1986,catapult_fpga_latency
Throughput,3.11744992596056,catapult,LUT,9431,catapult_fpga_latency
Throughput,3.11744992596056,catapult,FF,870,catapult_fpga_latency
Throughput,3.11744992596056,catapult,DSP,155,catapult_fpga_latency
Throughput,3.11744992596056,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.09820056511178,catapult,CLB,2417,catapult_fpga_latency
Throughput,3.09820056511178,catapult,LUT,11536,catapult_fpga_latency
Throughput,3.09820056511178,catapult,FF,1310,catapult_fpga_latency
Throughput,3.09820056511178,catapult,DSP,155,catapult_fpga_latency
Throughput,3.09820056511178,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03726111941296,catapult,CLB,632,catapult_fpga_latency
Throughput,3.03726111941296,catapult,LUT,3711,catapult_fpga_latency
Throughput,3.03726111941296,catapult,FF,1149,catapult_fpga_latency
Throughput,3.03726111941296,catapult,DSP,17,catapult_fpga_latency
Throughput,3.03726111941296,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.15164121716384,catapult,CLB,757,catapult_fpga_latency
Throughput,3.15164121716384,catapult,LUT,4394,catapult_fpga_latency
Throughput,3.15164121716384,catapult,FF,1116,catapult_fpga_latency
Throughput,3.15164121716384,catapult,DSP,17,catapult_fpga_latency
Throughput,3.15164121716384,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.21844555516577,catapult,CLB,968,catapult_fpga_latency
Throughput,3.21844555516577,catapult,LUT,5707,catapult_fpga_latency
Throughput,3.21844555516577,catapult,FF,1258,catapult_fpga_latency
Throughput,3.21844555516577,catapult,DSP,17,catapult_fpga_latency
Throughput,3.21844555516577,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.06408221545401,catapult,CLB,1414,catapult_fpga_latency
Throughput,3.06408221545401,catapult,LUT,8535,catapult_fpga_latency
Throughput,3.06408221545401,catapult,FF,1536,catapult_fpga_latency
Throughput,3.06408221545401,catapult,DSP,17,catapult_fpga_latency
Throughput,3.06408221545401,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.81255185642485,catapult,CLB,1105,catapult_fpga_latency
Throughput,2.81255185642485,catapult,LUT,5954,catapult_fpga_latency
Throughput,2.81255185642485,catapult,FF,1519,catapult_fpga_latency
Throughput,2.81255185642485,catapult,DSP,35,catapult_fpga_latency
Throughput,2.81255185642485,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.88123824094643,catapult,CLB,1123,catapult_fpga_latency
Throughput,2.88123824094643,catapult,LUT,6776,catapult_fpga_latency
Throughput,2.88123824094643,catapult,FF,1407,catapult_fpga_latency
Throughput,2.88123824094643,catapult,DSP,35,catapult_fpga_latency
Throughput,2.88123824094643,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.87870020928151,catapult,CLB,1512,catapult_fpga_latency
Throughput,2.87870020928151,catapult,LUT,9062,catapult_fpga_latency
Throughput,2.87870020928151,catapult,FF,1614,catapult_fpga_latency
Throughput,2.87870020928151,catapult,DSP,35,catapult_fpga_latency
Throughput,2.87870020928151,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03602547832581,catapult,CLB,2296,catapult_fpga_latency
Throughput,3.03602547832581,catapult,LUT,13764,catapult_fpga_latency
Throughput,3.03602547832581,catapult,FF,1828,catapult_fpga_latency
Throughput,3.03602547832581,catapult,DSP,35,catapult_fpga_latency
Throughput,3.03602547832581,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.97837106929478,catapult,CLB,1226,catapult_fpga_latency
Throughput,2.97837106929478,catapult,LUT,6452,catapult_fpga_latency
Throughput,2.97837106929478,catapult,FF,1597,catapult_fpga_latency
Throughput,2.97837106929478,catapult,DSP,52,catapult_fpga_latency
Throughput,2.97837106929478,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.02376071167232,catapult,CLB,1281,catapult_fpga_latency
Throughput,3.02376071167232,catapult,LUT,6893,catapult_fpga_latency
Throughput,3.02376071167232,catapult,FF,1558,catapult_fpga_latency
Throughput,3.02376071167232,catapult,DSP,52,catapult_fpga_latency
Throughput,3.02376071167232,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.94720958196779,catapult,CLB,1593,catapult_fpga_latency
Throughput,2.94720958196779,catapult,LUT,8831,catapult_fpga_latency
Throughput,2.94720958196779,catapult,FF,1749,catapult_fpga_latency
Throughput,2.94720958196779,catapult,DSP,52,catapult_fpga_latency
Throughput,2.94720958196779,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.092298938723,catapult,CLB,2584,catapult_fpga_latency
Throughput,3.092298938723,catapult,LUT,15039,catapult_fpga_latency
Throughput,3.092298938723,catapult,FF,2062,catapult_fpga_latency
Throughput,3.092298938723,catapult,DSP,52,catapult_fpga_latency
Throughput,3.092298938723,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.03344678424306,catapult,CLB,2034,catapult_fpga_latency
Throughput,3.03344678424306,catapult,LUT,10546,catapult_fpga_latency
Throughput,3.03344678424306,catapult,FF,1575,catapult_fpga_latency
Throughput,3.03344678424306,catapult,DSP,125,catapult_fpga_latency
Throughput,3.03344678424306,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.80767956514659,catapult,CLB,2522,catapult_fpga_latency
Throughput,2.80767956514659,catapult,LUT,12393,catapult_fpga_latency
Throughput,2.80767956514659,catapult,FF,1623,catapult_fpga_latency
Throughput,2.80767956514659,catapult,DSP,125,catapult_fpga_latency
Throughput,2.80767956514659,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93770306872463,catapult,CLB,2582,catapult_fpga_latency
Throughput,2.93770306872463,catapult,LUT,13935,catapult_fpga_latency
Throughput,2.93770306872463,catapult,FF,1709,catapult_fpga_latency
Throughput,2.93770306872463,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93770306872463,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.93260291969947,catapult,CLB,3439,catapult_fpga_latency
Throughput,2.93260291969947,catapult,LUT,19823,catapult_fpga_latency
Throughput,2.93260291969947,catapult,FF,1922,catapult_fpga_latency
Throughput,2.93260291969947,catapult,DSP,125,catapult_fpga_latency
Throughput,2.93260291969947,catapult,BRAM,1,catapult_fpga_latency
Throughput,2.95485571439547,catapult,CLB,2082,catapult_fpga_latency
Throughput,2.95485571439547,catapult,LUT,9430,catapult_fpga_latency
Throughput,2.95485571439547,catapult,FF,1514,catapult_fpga_latency
Throughput,2.95485571439547,catapult,DSP,155,catapult_fpga_latency
Throughput,2.95485571439547,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.01505416544808,catapult,CLB,2513,catapult_fpga_latency
Throughput,3.01505416544808,catapult,LUT,12863,catapult_fpga_latency
Throughput,3.01505416544808,catapult,FF,1733,catapult_fpga_latency
Throughput,3.01505416544808,catapult,DSP,155,catapult_fpga_latency
Throughput,3.01505416544808,catapult,BRAM,1,catapult_fpga_latency
Throughput,3.00830593268013,catapult,CLB,3497,catapult_fpga_latency
Throughput,3.00830593268013,catapult,LUT,18536,catapult_fpga_latency
Throughput,3.00830593268013,catapult,FF,1913,catapult_fpga_latency
Throughput,3.00830593268013,catapult,DSP,155,catapult_fpga_latency
Throughput,3.00830593268013,catapult,BRAM,1,catapult_fpga_latency
