---
layout: single
title: "[VHDL] 00_Q 간단한 게이트 구성 문제"
folder: "vhdl"
categories:
  - vhdl

tags: [blog, vhdl]

author_profile: true
sidebar:
  nav: "sidebar-category"

toc: true
toc_label: "list"
toc_icon: "bars"
toc_sticky: true
classes: wide

lang: de
lang-ref: multilingual

use_math: true

date: 2023-04-21
---

00 intro를 정리 후 간단하게 vhdl코딩을 해보자.

# 01 AND-Gate(AND-Gatter)의 vhd파일 생성하고 신호 확인하기

<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00-q-AND-Gatter.png?raw=true">

**input**

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity and2 is
	port(	a, b: in std_logic;
		y: out std_logic);
end and2;

architecture behavioral of and2 is
begin
	y <= a and b;
end behavioral;
```

**WaveTrace(GHDL+GTKWAVE+VSCode)**

<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00_q_AND-Gatter_wave.jpg?raw=true" width="1000px">

---

# 02 XOR-Gate(XOR-Gatter)의 vhd파일 생성하고 신호 확인하기

<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00-q-XOR-Gatter.png?raw=true">

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity xor2 is
	port(	a: in std_logic;
		b: in std_logic;
		y: out std_logic);
end xor2;

architecture behavioral of xor2 is
begin
	y <= a xor b;
end behavioral;
```

---

# 03 XNOR-Gate(XNOR-Gatter)의 vhd파일 생성하고 신호 확인하기

<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00-q-XNOR-Gatter.png?raw=true">

**input**

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity xnor2 is
	port(	a: in std_logic;
		b: in std_logic;
		y: out std_logic);
end xnor2;

architecture behavioral of xnor2 is
begin
	y <= a xnor b;
end behavioral;
```
**WaveTrace(GHDL+GTKWAVE+VSCode)**

---

# 04 MUX의 vhd파일 생성하고 신호 확인하기



<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00-q-MUX2.png?raw=true">

**input**

```vhdl
library ieee;
use ieee.std_logic_1164.all;

-- Hier den Code einf?gen

entity mux2 is
	port(	a: in std_logic;
		b: in std_logic;
		s: in std_logic;
		y: out std_logic
	);
end mux2;

architecture behavioral of mux2 is
begin
	y <= ((a and (not s)) or (b and s));
end behavioral;
```



**WaveTrace(GHDL+GTKWAVE+VSCode)**

<img src="https://github.com/Sehoon1207/sehoon1207.github.io/blob/main/_posts/programming/vhdl/img/00_q_MUX_wave.jpg?raw=true" width="1000px">

s의 입력신호가 0일 시, b의 입력신호와 관계없이 a의 입력신호가 그대로 y로 출력되고, 반대로  
s의 입력신호가 1일 시, a의 입력신호와 관계없이 b의 입력신호가 그대로 y로 출력된다. 

---

Quelle: TU-Berlin

<!-- &nbsp; 1칸 띄어쓰기 -->
<!-- &ensp; 2칸 띄어쓰기 -->
<!-- &emsp; 3칸 띄어쓰기 -->
