Flow report for DirectLink1270
Fri Feb 13 22:29:14 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; Flow Summary                                                      ;
+-------------------------+-----------------------------------------+
; Flow Status             ; Successful - Fri Feb 13 22:29:13 2015   ;
; Quartus II Version      ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name           ; DirectLink1270                          ;
; Top-level Entity Name   ; DirectLink1270                          ;
; Family                  ; MAX II                                  ;
; Device                  ; EPM1270T144C5                           ;
; Timing Models           ; Final                                   ;
; Met timing requirements ; Yes                                     ;
; Total logic elements    ; 0 / 1,270 ( 0 % )                       ;
; Total pins              ; 75 / 116 ( 65 % )                       ;
; Total virtual pins      ; 0                                       ;
; UFM blocks              ; 0 / 1 ( 0 % )                           ;
+-------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/13/2015 22:27:53 ;
; Main task         ; Compilation         ;
; Revision Name     ; DirectLink1270      ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                     ;
+------------------------------------+----------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                                                            ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+----------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 52243203950.142383767103176                                                      ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                                                                          ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (Verilog)                                                        ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                                                                             ; --            ; --          ; eda_simulation ;
; MISC_FILE                          ; Z:/user1_workspace_1/atmega128/Applications/15_DirectLink1270/DirectLink1270.dpf ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                                              ; --            ; --          ; eda_palace     ;
+------------------------------------+----------------------------------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:13     ; 1.0                     ; 158 MB              ; 00:00:07                           ;
; Fitter                  ; 00:00:11     ; 1.0                     ; 155 MB              ; 00:00:05                           ;
; Assembler               ; 00:00:07     ; 1.0                     ; 141 MB              ; 00:00:04                           ;
; Classic Timing Analyzer ; 00:00:04     ; 1.0                     ; 113 MB              ; 00:00:02                           ;
; EDA Netlist Writer      ; 00:00:05     ; 1.0                     ; 122 MB              ; 00:00:02                           ;
; Total                   ; 00:00:40     ; --                      ; --                  ; 00:00:20                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; abc-904e564d486  ; Windows XP ; 5.1        ; i1686          ;
; Fitter                  ; abc-904e564d486  ; Windows XP ; 5.1        ; i1686          ;
; Assembler               ; abc-904e564d486  ; Windows XP ; 5.1        ; i1686          ;
; Classic Timing Analyzer ; abc-904e564d486  ; Windows XP ; 5.1        ; i1686          ;
; EDA Netlist Writer      ; abc-904e564d486  ; Windows XP ; 5.1        ; i1686          ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DirectLink1270 -c DirectLink1270
quartus_fit --read_settings_files=off --write_settings_files=off DirectLink1270 -c DirectLink1270
quartus_asm --read_settings_files=off --write_settings_files=off DirectLink1270 -c DirectLink1270
quartus_tan --read_settings_files=off --write_settings_files=off DirectLink1270 -c DirectLink1270
quartus_eda --read_settings_files=off --write_settings_files=off DirectLink1270 -c DirectLink1270



