
*** Running vivado
    with args -log Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.074 ; gain = 0.000
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1169.680 ; gain = 59.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Top_Module.v:22]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Binary_BCD_Converter.v:4]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Shift_Add3_algorithm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (2#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Shift_Add3_algorithm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (3#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Binary_BCD_Converter.v:4]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Top_Module.v:52]
INFO: [Synth 8-6157] synthesizing module 'four_to_one_Mux' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/four_to_one_Mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'four_to_one_Mux' (4#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/four_to_one_Mux.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (2) of module 'four_to_one_Mux' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Top_Module.v:54]
INFO: [Synth 8-6157] synthesizing module 'SlowClock_100Hz' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/SlowClock_100Hz.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock_100Hz' (5#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/SlowClock_100Hz.v:4]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_counter' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/eight_bit_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_counter' (6#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/eight_bit_counter.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'Q' does not match port width (8) of module 'eight_bit_counter' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Top_Module.v:58]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_Seven_Segment' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Seven_Segment' (8#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deposit' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Deposit.v:4]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Deposit' (9#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Deposit.v:4]
INFO: [Synth 8-6157] synthesizing module 'Withdraw' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Withdraw.v:4]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Withdraw' (10#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Withdraw.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (11#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ATM' [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/ATM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ATM' (12#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/ATM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (13#1) [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/sources_1/new/Top_Module.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.430 ; gain = 112.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.430 ; gain = 112.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.430 ; gain = 112.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1222.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1324.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Deposit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Withdraw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S00 |                                0 |                               00
                    FLAG |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Deposit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S00 |                                0 |                               00
                    FLAG |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Withdraw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1324.211 ; gain = 214.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1336.113 ; gain = 226.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     7|
|4     |LUT2   |    19|
|5     |LUT3   |    15|
|6     |LUT4   |    35|
|7     |LUT5   |    13|
|8     |LUT6   |    34|
|9     |FDRE   |    66|
|10    |IBUF   |    10|
|11    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.992 ; gain = 235.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1345.992 ; gain = 134.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.992 ; gain = 235.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1358.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1359.059 ; gain = 248.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/junai/Verilog projects/ATM_Basys3/ATM_Basys3.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 00:18:12 2024...
