Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri Mar 22 11:51:59 2024
| Host             : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command          : report_power -file ./output/post_route_power.rpt
| Design           : DAPHNE2
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.670        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.485        |
| Device Static (W)        | 0.186        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 80.0         |
| Junction Temperature (C) | 30.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.137 |       40 |       --- |             --- |
| Slice Logic              |     0.118 |    52528 |       --- |             --- |
|   LUT as Logic           |     0.113 |    26188 |    133800 |           19.57 |
|   CARRY4                 |     0.002 |     1257 |     33450 |            3.76 |
|   Register               |     0.002 |    15893 |    269200 |            5.90 |
|   LUT as Shift Register  |    <0.001 |     3812 |     46200 |            8.25 |
|   F7/F8 Muxes            |    <0.001 |      794 |    133800 |            0.59 |
|   Others                 |    <0.001 |     1652 |       --- |             --- |
|   LUT as Distributed RAM |    <0.001 |       18 |     46200 |            0.04 |
| Signals                  |     0.127 |    44327 |       --- |             --- |
| Block RAM                |     0.335 |    291.5 |       365 |           79.86 |
| MMCM                     |     0.512 |        5 |        10 |           50.00 |
| I/O                      |     0.736 |      141 |       400 |           35.25 |
| GTP                      |     0.519 |        5 |       --- |             --- |
| Static Power             |     0.186 |          |           |                 |
| Total                    |     2.670 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.864 |       0.817 |      0.047 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.579 |       0.548 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.093 |       0.088 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.037 |       0.029 |      0.009 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.221 |       0.218 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.182 |       0.177 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                              | Domain                                                                                                                             | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| adn2814_clk                                                                                                                        | adn2814_data_p                                                                                                                     |            16.0 |
| bclk                                                                                                                               | endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk                                                                     |            32.0 |
| core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK | core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gt0_txoutclk_out |             4.2 |
| daq_clkfbout                                                                                                                       | core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout                                               |             4.2 |
| daq_refclk                                                                                                                         | daq_refclk_p                                                                                                                       |             8.3 |
| daqclk0                                                                                                                            | core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0                                                |             8.3 |
| daqclk1                                                                                                                            | core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1                                                |             4.2 |
| ep_clk2x                                                                                                                           | endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x                                                                   |             4.0 |
| ep_clk62p5                                                                                                                         | endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku                                                                     |            16.0 |
| ep_clkfbout                                                                                                                        | endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/CLKFBIN                                                                  |            32.0 |
| fclk0                                                                                                                              | endpoint_inst/mmcm1_clkout0                                                                                                        |             2.3 |
| fclk1                                                                                                                              | endpoint_inst/mmcm1_clkout0                                                                                                        |             2.3 |
| gbe_refclk                                                                                                                         | gbe_refclk_p                                                                                                                       |             8.0 |
| local_clk62p5                                                                                                                      | endpoint_inst/mmcm0_clkout0                                                                                                        |            16.0 |
| mclk0                                                                                                                              | endpoint_inst/mmcm1_clkout1                                                                                                        |            16.0 |
| mclk1                                                                                                                              | endpoint_inst/mmcm1_clkout1                                                                                                        |            16.0 |
| mmcm0_clkfbout                                                                                                                     | endpoint_inst/mmcm0_clkfbout                                                                                                       |            10.0 |
| mmcm1_clkfbout0                                                                                                                    | endpoint_inst/mmcm1_clkfbout                                                                                                       |            16.0 |
| mmcm1_clkfbout1                                                                                                                    | endpoint_inst/mmcm1_clkfbout                                                                                                       |            16.0 |
| oei_clkfbout                                                                                                                       | phy_inst/U0/core_clocking_i/clkfbout                                                                                               |            16.0 |
| oeiclk                                                                                                                             | phy_inst/U0/core_clocking_i/clkout0                                                                                                |             8.0 |
| oeihclk                                                                                                                            | phy_inst/U0/core_clocking_i/clkout1                                                                                                |            16.0 |
| phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                           | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk                                   |            16.0 |
| sclk100                                                                                                                            | endpoint_inst/mmcm0_clkout2                                                                                                        |            10.0 |
| sclk200                                                                                                                            | endpoint_inst/mmcm0_clkout1                                                                                                        |             5.0 |
| sysclk                                                                                                                             | sysclk_p                                                                                                                           |            10.0 |
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| DAPHNE2                                     |     2.485 |
|   BRAM0_inst                                |     0.004 |
|   core_inst                                 |     0.993 |
|     core_mgt4_inst                          |     0.508 |
|       daq_quad_inst                         |     0.508 |
|     gen_stream_sender[0].stream_sender_inst |     0.014 |
|       crc_inst                              |     0.006 |
|     gen_stream_sender[1].stream_sender_inst |     0.014 |
|       crc_inst                              |     0.006 |
|     gen_stream_sender[2].stream_sender_inst |     0.014 |
|       crc_inst                              |     0.006 |
|     gen_stream_sender[3].stream_sender_inst |     0.014 |
|       crc_inst                              |     0.006 |
|     sender0_spy_hi_inst                     |     0.005 |
|     sender0_spy_lo_inst                     |     0.006 |
|       genbuffer[3].ramb_inst                |     0.002 |
|     st40_sender_inst                        |     0.416 |
|       gen_stc_a[0].gen_stc_c[0].stc_inst    |     0.012 |
|       gen_stc_a[0].gen_stc_c[1].stc_inst    |     0.012 |
|       gen_stc_a[0].gen_stc_c[2].stc_inst    |     0.011 |
|       gen_stc_a[0].gen_stc_c[3].stc_inst    |     0.012 |
|       gen_stc_a[0].gen_stc_c[4].stc_inst    |     0.010 |
|       gen_stc_a[0].gen_stc_c[5].stc_inst    |     0.010 |
|       gen_stc_a[0].gen_stc_c[6].stc_inst    |     0.011 |
|       gen_stc_a[0].gen_stc_c[7].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[0].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[1].stc_inst    |     0.011 |
|       gen_stc_a[1].gen_stc_c[2].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[3].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[4].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[5].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[6].stc_inst    |     0.010 |
|       gen_stc_a[1].gen_stc_c[7].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[0].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[1].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[2].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[3].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[4].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[5].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[6].stc_inst    |     0.010 |
|       gen_stc_a[2].gen_stc_c[7].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[0].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[1].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[2].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[3].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[4].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[5].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[6].stc_inst    |     0.010 |
|       gen_stc_a[3].gen_stc_c[7].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[0].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[1].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[2].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[3].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[4].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[5].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[6].stc_inst    |     0.010 |
|       gen_stc_a[4].gen_stc_c[7].stc_inst    |     0.010 |
|   endpoint_inst                             |     0.378 |
|     pdts_endpoint_inst                      |     0.114 |
|       pdts_endpoint_inst                    |     0.114 |
|   eth_int_inst                              |     0.053 |
|     data_manager_blk                        |     0.034 |
|       GEC_RX_CTRL                           |     0.001 |
|       GEC_TX_SEQ_CTL                        |     0.002 |
|       RAM_COMM_DEC                          |     0.009 |
|       RX_DATA_FIFO                          |     0.007 |
|       RX_SRC_ADDR_FIFO                      |     0.002 |
|       RX_SRC_MAC_FIFO                       |     0.002 |
|       TX_CTRL_ADDR_FIFO                     |     0.003 |
|       TX_CTRL_FIFO                          |     0.004 |
|       TX_CTRL_INFO_FIFO                     |     0.001 |
|       TX_CTRL_MAC_FIFO                      |     0.003 |
|     ec_wrapper                              |     0.016 |
|       ethernet_controller                   |     0.016 |
|   fe_inst                                   |     0.702 |
|     gen_afe[0].afe_inst                     |     0.133 |
|       ffebit_inst                           |     0.015 |
|       genfebit[0].dfebit_inst               |     0.015 |
|       genfebit[1].dfebit_inst               |     0.015 |
|       genfebit[2].dfebit_inst               |     0.015 |
|       genfebit[3].dfebit_inst               |     0.015 |
|       genfebit[4].dfebit_inst               |     0.015 |
|       genfebit[5].dfebit_inst               |     0.015 |
|       genfebit[6].dfebit_inst               |     0.015 |
|       genfebit[7].dfebit_inst               |     0.015 |
|     gen_afe[1].afe_inst                     |     0.132 |
|       ffebit_inst                           |     0.015 |
|       genfebit[0].dfebit_inst               |     0.015 |
|       genfebit[1].dfebit_inst               |     0.015 |
|       genfebit[2].dfebit_inst               |     0.015 |
|       genfebit[3].dfebit_inst               |     0.015 |
|       genfebit[4].dfebit_inst               |     0.015 |
|       genfebit[5].dfebit_inst               |     0.015 |
|       genfebit[6].dfebit_inst               |     0.015 |
|       genfebit[7].dfebit_inst               |     0.015 |
|     gen_afe[2].afe_inst                     |     0.132 |
|       ffebit_inst                           |     0.015 |
|       genfebit[0].dfebit_inst               |     0.015 |
|       genfebit[1].dfebit_inst               |     0.015 |
|       genfebit[2].dfebit_inst               |     0.015 |
|       genfebit[3].dfebit_inst               |     0.015 |
|       genfebit[4].dfebit_inst               |     0.015 |
|       genfebit[5].dfebit_inst               |     0.015 |
|       genfebit[6].dfebit_inst               |     0.015 |
|       genfebit[7].dfebit_inst               |     0.015 |
|     gen_afe[3].afe_inst                     |     0.133 |
|       ffebit_inst                           |     0.015 |
|       genfebit[0].dfebit_inst               |     0.015 |
|       genfebit[1].dfebit_inst               |     0.015 |
|       genfebit[2].dfebit_inst               |     0.015 |
|       genfebit[3].dfebit_inst               |     0.015 |
|       genfebit[4].dfebit_inst               |     0.015 |
|       genfebit[5].dfebit_inst               |     0.015 |
|       genfebit[6].dfebit_inst               |     0.015 |
|       genfebit[7].dfebit_inst               |     0.015 |
|     gen_afe[4].afe_inst                     |     0.133 |
|       ffebit_inst                           |     0.015 |
|       genfebit[0].dfebit_inst               |     0.015 |
|       genfebit[1].dfebit_inst               |     0.015 |
|       genfebit[2].dfebit_inst               |     0.015 |
|       genfebit[3].dfebit_inst               |     0.015 |
|       genfebit[4].dfebit_inst               |     0.015 |
|       genfebit[5].dfebit_inst               |     0.015 |
|       genfebit[6].dfebit_inst               |     0.015 |
|       genfebit[7].dfebit_inst               |     0.015 |
|   gen_spy_afe[0].gen_spy_bit[0].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[1].spy_inst    |     0.003 |
|     genbuffer[0].ramb_inst                  |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[2].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[3].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[4].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[5].spy_inst    |     0.003 |
|     genbuffer[0].ramb_inst                  |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[6].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[7].spy_inst    |     0.002 |
|   gen_spy_afe[0].gen_spy_bit[8].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[0].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[1].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[2].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[3].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[4].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[5].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[6].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[7].spy_inst    |     0.002 |
|   gen_spy_afe[1].gen_spy_bit[8].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[0].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[1].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[2].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[3].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[4].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[5].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[6].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[7].spy_inst    |     0.002 |
|   gen_spy_afe[2].gen_spy_bit[8].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[0].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[1].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[2].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[3].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[4].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[5].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[6].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[7].spy_inst    |     0.002 |
|   gen_spy_afe[3].gen_spy_bit[8].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[0].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[1].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[2].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[3].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[4].spy_inst    |     0.003 |
|     genbuffer[3].ramb_inst                  |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[5].spy_inst    |     0.003 |
|     genbuffer[3].ramb_inst                  |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[6].spy_inst    |     0.003 |
|     genbuffer[3].ramb_inst                  |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[7].spy_inst    |     0.002 |
|   gen_spy_afe[4].gen_spy_bit[8].spy_inst    |     0.002 |
|   phy_inst                                  |     0.244 |
|     U0                                      |     0.244 |
|       core_clocking_i                       |     0.107 |
|       pcs_pma_block_i                       |     0.136 |
|   ts_spy_gen[0].ts_spy_inst                 |     0.003 |
|     genbuffer[3].ramb_inst                  |     0.002 |
|   ts_spy_gen[1].ts_spy_inst                 |     0.002 |
|   ts_spy_gen[2].ts_spy_inst                 |     0.002 |
|   ts_spy_gen[3].ts_spy_inst                 |     0.002 |
+---------------------------------------------+-----------+


