#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Sat Sep 01 14:11:35 2018
# Process ID: 1780
# Current directory: E:/ZedBoard_Projects/FMCOMMS_IPCORE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12228 E:\ZedBoard_Projects\FMCOMMS_IPCORE\fmcomms1_zed.xpr
# Log file: E:/ZedBoard_Projects/FMCOMMS_IPCORE/vivado.log
# Journal file: E:/ZedBoard_Projects/FMCOMMS_IPCORE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.xpr
set_property  ip_repo_paths  {c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library E:/ZedBoard_Projects/FMCOMMS_IPCORE/HLS} [current_project]
update_ip_catalog
open_bd_design {E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:stepGen:1.0 stepGen_0
endgroup
set_property location {2.5 795 2157} [get_bd_cells stepGen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins stepGen_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins stepGen_0/s_axi_CRTL_BUS]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/system_top.sysdef E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.sdk/system_top.hdf

launch_sdk -workspace E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.sdk/system_top.hdf
