{
  "name": "ostd::arch::iommu::interrupt_remapping::table::IntRemappingTable::alloc",
  "span": "ostd/src/arch/x86/iommu/interrupt_remapping/table.rs:36:5: 36:58",
  "mir": "fn ostd::arch::iommu::interrupt_remapping::table::IntRemappingTable::alloc(_1: &arch::iommu::interrupt_remapping::table::IntRemappingTable) -> core::option::Option<arch::iommu::interrupt_remapping::IrtEntryHandle> {\n    let mut _0: core::option::Option<arch::iommu::interrupt_remapping::IrtEntryHandle>;\n    let mut _2: core::ops::ControlFlow<core::option::Option<core::convert::Infallible>, usize>;\n    let mut _3: core::option::Option<usize>;\n    let mut _4: &mut id_alloc::IdAlloc;\n    let mut _5: &mut sync::spin::SpinLockGuard<'_, id_alloc::IdAlloc, sync::guard::LocalIrqDisabled>;\n    let mut _6: sync::spin::SpinLockGuard<'_, id_alloc::IdAlloc, sync::guard::LocalIrqDisabled>;\n    let mut _7: &sync::spin::SpinLock<id_alloc::IdAlloc, sync::guard::LocalIrqDisabled>;\n    let mut _8: isize;\n    let  _9: usize;\n    let mut _10: arch::iommu::interrupt_remapping::IrtEntryHandle;\n    let mut _11: u16;\n    debug self => _1;\n    debug index => _9;\n    debug residual => core::option::Option::<core::convert::Infallible>::None;\n    debug val => _9;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = &((*_1).4: sync::spin::SpinLock<id_alloc::IdAlloc, sync::guard::LocalIrqDisabled>);\n        _6 = sync::spin::SpinLock::<id_alloc::IdAlloc, sync::guard::LocalIrqDisabled>::lock(move _7) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = &mut _6;\n        _4 = <sync::spin::SpinLockGuard<'_, id_alloc::IdAlloc, sync::guard::LocalIrqDisabled> as core::ops::DerefMut>::deref_mut(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        StorageDead(_5);\n        _3 = id_alloc::IdAlloc::alloc(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _2 = <core::option::Option<usize> as core::ops::Try>::branch(move _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        _8 = discriminant(_2);\n        switchInt(move _8) -> [0: bb6, 1: bb7, otherwise: bb5];\n    }\n    bb5: {\n        unreachable;\n    }\n    bb6: {\n        _9 = ((_2 as variant#0).0: usize);\n        drop(_6) -> [return: bb9, unwind unreachable];\n    }\n    bb7: {\n        _0 = <core::option::Option<arch::iommu::interrupt_remapping::IrtEntryHandle> as core::ops::FromResidual<core::option::Option<core::convert::Infallible>>>::from_residual(core::option::Option::<core::convert::Infallible>::None) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        drop(_6) -> [return: bb10, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_6);\n        StorageDead(_2);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = _9 as u16;\n        _10 = IrtEntryHandle(move _11, _1);\n        StorageDead(_11);\n        _0 = core::option::Option::Some(move _10);\n        StorageDead(_10);\n        goto -> bb11;\n    }\n    bb10: {\n        StorageDead(_6);\n        StorageDead(_2);\n        goto -> bb11;\n    }\n    bb11: {\n        return;\n    }\n}\n"
}