

================================================================
== Vitis HLS Report for 'systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2'
================================================================
* Date:           Wed Sep 28 10:01:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_simple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  54.000 ns|  54.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_1_VITIS_LOOP_103_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'M1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M1_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'M1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M1_1_2 = alloca i32 1"   --->   Operation 10 'alloca' 'M1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%M1_1_3 = alloca i32 1"   --->   Operation 11 'alloca' 'M1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%M1_1_4 = alloca i32 1"   --->   Operation 12 'alloca' 'M1_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%M1_1_5 = alloca i32 1"   --->   Operation 13 'alloca' 'M1_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%M1_1_6 = alloca i32 1"   --->   Operation 14 'alloca' 'M1_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M1_1_7 = alloca i32 1"   --->   Operation 15 'alloca' 'M1_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%M1_1_8 = alloca i32 1"   --->   Operation 16 'alloca' 'M1_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%M1_1_9 = alloca i32 1"   --->   Operation 17 'alloca' 'M1_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%M1_1_10 = alloca i32 1"   --->   Operation 18 'alloca' 'M1_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%M1_1_11 = alloca i32 1"   --->   Operation 19 'alloca' 'M1_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%M1_1_12 = alloca i32 1"   --->   Operation 20 'alloca' 'M1_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%M1_1_13 = alloca i32 1"   --->   Operation 21 'alloca' 'M1_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%M1_1_14 = alloca i32 1"   --->   Operation 22 'alloca' 'M1_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%M1_1_15 = alloca i32 1"   --->   Operation 23 'alloca' 'M1_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln102_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln102"   --->   Operation 24 'read' 'sext_ln102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln102_cast = sext i62 %sext_ln102_read"   --->   Operation 25 'sext' 'sext_ln102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_13, i32 0, i32 32, void @empty_14, void @empty_8, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7" [sysArray_simple/sysArray.cpp:102]   --->   Operation 31 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln102_cast" [sysArray_simple/sysArray.cpp:102]   --->   Operation 32 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln102 = icmp_eq  i5 %indvar_flatten7_load, i5 16" [sysArray_simple/sysArray.cpp:102]   --->   Operation 34 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln102 = add i5 %indvar_flatten7_load, i5 1" [sysArray_simple/sysArray.cpp:102]   --->   Operation 35 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split24, void %.exitStub" [sysArray_simple/sysArray.cpp:102]   --->   Operation 36 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [sysArray_simple/sysArray.cpp:103]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sysArray_simple/sysArray.cpp:102]   --->   Operation 38 'load' 'i_load' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.49ns)   --->   "%icmp_ln103 = icmp_eq  i3 %j_load, i3 4" [sysArray_simple/sysArray.cpp:103]   --->   Operation 39 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln102 = select i1 %icmp_ln103, i3 0, i3 %j_load" [sysArray_simple/sysArray.cpp:102]   --->   Operation 40 'select' 'select_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.57ns)   --->   "%add_ln102_1 = add i3 %i_load, i3 1" [sysArray_simple/sysArray.cpp:102]   --->   Operation 41 'add' 'add_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln102_1 = select i1 %icmp_ln103, i3 %add_ln102_1, i3 %i_load" [sysArray_simple/sysArray.cpp:102]   --->   Operation 42 'select' 'select_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i3 %select_ln102_1" [sysArray_simple/sysArray.cpp:102]   --->   Operation 43 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i3 %select_ln102" [sysArray_simple/sysArray.cpp:104]   --->   Operation 44 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln102, i2 %trunc_ln104" [sysArray_simple/sysArray.cpp:105]   --->   Operation 45 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.61ns)   --->   "%switch_ln105 = switch i4 %add_ln, void %branch179, i4 0, void %.split24..split22745_crit_edge, i4 1, void %.split24..split22745_crit_edge3, i4 2, void %branch166, i4 3, void %branch167, i4 4, void %branch168, i4 5, void %branch169, i4 6, void %branch170, i4 7, void %branch171, i4 8, void %branch172, i4 9, void %branch173, i4 10, void %branch174, i4 11, void %branch175, i4 12, void %branch176, i4 13, void %branch177, i4 14, void %branch178" [sysArray_simple/sysArray.cpp:105]   --->   Operation 46 'switch' 'switch_ln105' <Predicate = (!icmp_ln102)> <Delay = 0.61>
ST_1 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln103 = add i3 %select_ln102, i3 1" [sysArray_simple/sysArray.cpp:103]   --->   Operation 47 'add' 'add_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln102 = store i5 %add_ln102, i5 %indvar_flatten7" [sysArray_simple/sysArray.cpp:102]   --->   Operation 48 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln102 = store i3 %select_ln102_1, i3 %i" [sysArray_simple/sysArray.cpp:102]   --->   Operation 49 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln103 = store i3 %add_ln103, i3 %j" [sysArray_simple/sysArray.cpp:103]   --->   Operation 50 'store' 'store_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%M1_1_load = load i32 %M1_1"   --->   Operation 89 'load' 'M1_1_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%M1_1_1_load = load i32 %M1_1_1"   --->   Operation 90 'load' 'M1_1_1_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%M1_1_2_load = load i32 %M1_1_2"   --->   Operation 91 'load' 'M1_1_2_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%M1_1_3_load = load i32 %M1_1_3"   --->   Operation 92 'load' 'M1_1_3_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%M1_1_4_load = load i32 %M1_1_4"   --->   Operation 93 'load' 'M1_1_4_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%M1_1_5_load = load i32 %M1_1_5"   --->   Operation 94 'load' 'M1_1_5_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%M1_1_6_load = load i32 %M1_1_6"   --->   Operation 95 'load' 'M1_1_6_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%M1_1_7_load = load i32 %M1_1_7"   --->   Operation 96 'load' 'M1_1_7_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%M1_1_8_load = load i32 %M1_1_8"   --->   Operation 97 'load' 'M1_1_8_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%M1_1_9_load = load i32 %M1_1_9"   --->   Operation 98 'load' 'M1_1_9_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%M1_1_10_load = load i32 %M1_1_10"   --->   Operation 99 'load' 'M1_1_10_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%M1_1_11_load = load i32 %M1_1_11"   --->   Operation 100 'load' 'M1_1_11_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%M1_1_12_load = load i32 %M1_1_12"   --->   Operation 101 'load' 'M1_1_12_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%M1_1_13_load = load i32 %M1_1_13"   --->   Operation 102 'load' 'M1_1_13_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%M1_1_14_load = load i32 %M1_1_14"   --->   Operation 103 'load' 'M1_1_14_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%M1_1_15_load = load i32 %M1_1_15"   --->   Operation 104 'load' 'M1_1_15_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_15_1_out, i32 %M1_1_15_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_14_1_out, i32 %M1_1_14_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_13_1_out, i32 %M1_1_13_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_12_1_out, i32 %M1_1_12_load"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_11_1_out, i32 %M1_1_11_load"   --->   Operation 109 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_10_1_out, i32 %M1_1_10_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_9_1_out, i32 %M1_1_9_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_8_1_out, i32 %M1_1_8_load"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_7_1_out, i32 %M1_1_7_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_6_1_out, i32 %M1_1_6_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_5_1_out, i32 %M1_1_5_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_4_1_out, i32 %M1_1_4_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_3_1_out, i32 %M1_1_3_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_2_1_out, i32 %M1_1_2_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_1_1_out, i32 %M1_1_1_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %M1_0_1_out, i32 %M1_1_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_102_1_VITIS_LOOP_103_2_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [sysArray_simple/sysArray.cpp:103]   --->   Operation 55 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.19ns)   --->   "%M1_1_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [sysArray_simple/sysArray.cpp:105]   --->   Operation 56 'read' 'M1_1_17' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_14" [sysArray_simple/sysArray.cpp:105]   --->   Operation 57 'store' 'store_ln105' <Predicate = (add_ln == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 58 'br' 'br_ln105' <Predicate = (add_ln == 14)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_13" [sysArray_simple/sysArray.cpp:105]   --->   Operation 59 'store' 'store_ln105' <Predicate = (add_ln == 13)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 60 'br' 'br_ln105' <Predicate = (add_ln == 13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_12" [sysArray_simple/sysArray.cpp:105]   --->   Operation 61 'store' 'store_ln105' <Predicate = (add_ln == 12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 62 'br' 'br_ln105' <Predicate = (add_ln == 12)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_11" [sysArray_simple/sysArray.cpp:105]   --->   Operation 63 'store' 'store_ln105' <Predicate = (add_ln == 11)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 64 'br' 'br_ln105' <Predicate = (add_ln == 11)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_10" [sysArray_simple/sysArray.cpp:105]   --->   Operation 65 'store' 'store_ln105' <Predicate = (add_ln == 10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 66 'br' 'br_ln105' <Predicate = (add_ln == 10)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_9" [sysArray_simple/sysArray.cpp:105]   --->   Operation 67 'store' 'store_ln105' <Predicate = (add_ln == 9)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 68 'br' 'br_ln105' <Predicate = (add_ln == 9)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_8" [sysArray_simple/sysArray.cpp:105]   --->   Operation 69 'store' 'store_ln105' <Predicate = (add_ln == 8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 70 'br' 'br_ln105' <Predicate = (add_ln == 8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_7" [sysArray_simple/sysArray.cpp:105]   --->   Operation 71 'store' 'store_ln105' <Predicate = (add_ln == 7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 72 'br' 'br_ln105' <Predicate = (add_ln == 7)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_6" [sysArray_simple/sysArray.cpp:105]   --->   Operation 73 'store' 'store_ln105' <Predicate = (add_ln == 6)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 74 'br' 'br_ln105' <Predicate = (add_ln == 6)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_5" [sysArray_simple/sysArray.cpp:105]   --->   Operation 75 'store' 'store_ln105' <Predicate = (add_ln == 5)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 76 'br' 'br_ln105' <Predicate = (add_ln == 5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_4" [sysArray_simple/sysArray.cpp:105]   --->   Operation 77 'store' 'store_ln105' <Predicate = (add_ln == 4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 78 'br' 'br_ln105' <Predicate = (add_ln == 4)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_3" [sysArray_simple/sysArray.cpp:105]   --->   Operation 79 'store' 'store_ln105' <Predicate = (add_ln == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 80 'br' 'br_ln105' <Predicate = (add_ln == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_2" [sysArray_simple/sysArray.cpp:105]   --->   Operation 81 'store' 'store_ln105' <Predicate = (add_ln == 2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 82 'br' 'br_ln105' <Predicate = (add_ln == 2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_1" [sysArray_simple/sysArray.cpp:105]   --->   Operation 83 'store' 'store_ln105' <Predicate = (add_ln == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 84 'br' 'br_ln105' <Predicate = (add_ln == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1" [sysArray_simple/sysArray.cpp:105]   --->   Operation 85 'store' 'store_ln105' <Predicate = (add_ln == 0)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 86 'br' 'br_ln105' <Predicate = (add_ln == 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %M1_1_17, i32 %M1_1_15" [sysArray_simple/sysArray.cpp:105]   --->   Operation 87 'store' 'store_ln105' <Predicate = (add_ln == 15)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split22745" [sysArray_simple/sysArray.cpp:105]   --->   Operation 88 'br' 'br_ln105' <Predicate = (add_ln == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	'alloca' operation ('j') [19]  (0 ns)
	'load' operation ('j_load', sysArray_simple/sysArray.cpp:103) on local variable 'j' [53]  (0 ns)
	'icmp' operation ('icmp_ln103', sysArray_simple/sysArray.cpp:103) [57]  (0.5 ns)
	'select' operation ('select_ln102', sysArray_simple/sysArray.cpp:102) [58]  (0.278 ns)
	'add' operation ('add_ln103', sysArray_simple/sysArray.cpp:103) [117]  (0.572 ns)
	'store' operation ('store_ln103', sysArray_simple/sysArray.cpp:103) of variable 'add_ln103', sysArray_simple/sysArray.cpp:103 on local variable 'j' [120]  (0.387 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	bus read operation ('M1[1]', sysArray_simple/sysArray.cpp:105) on port 'gmem' (sysArray_simple/sysArray.cpp:105) [65]  (2.19 ns)
	'store' operation ('store_ln105', sysArray_simple/sysArray.cpp:105) of variable 'M1[1]', sysArray_simple/sysArray.cpp:105 on local variable 'M1[1]' [81]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
