<p><br/></p><h3 id="tACHLLibrary-Commonlyusedcomponentsbydifferentproductsarelistedhere.Childrenpagesdescribefunctionalityofeachcomponent.">Commonly used components by different products are listed here. Children pages describe functionality of each component.Â </h3><p><br/></p><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="highlight-green confluenceTh" data-highlight-colour="green"><h2 id="tACHLLibrary-Component">Component</h2></th><th class="highlight-green confluenceTh" data-highlight-colour="green"><h2 id="tACHLLibrary-Features">Features</h2></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green"><h2 id="tACHLLibrary-Implementation">Implementation</h2></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green"><h2 id="tACHLLibrary-SWVisible">SW Visible</h2></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green"><h2 id="tACHLLibrary-Design">Design</h2></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green"><h2 id="tACHLLibrary-Verification">Verification</h2></th><th class="highlight-green confluenceTh" data-highlight-colour="green"><h2 id="tACHLLibrary-Comment">Comment</h2></th></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168521/gen_wrapper" data-linked-resource-id="16168521" data-linked-resource-version="20" data-linked-resource-type="page">gen_wrapper</a></td><td colspan="1" class="confluenceTd">Generic Wrapper</td><td colspan="1" class="confluenceTd">Ncore 3.0 &amp; Symphony</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">John</td><td colspan="1" class="confluenceTd">Used as test bench top</td><td colspan="1" class="confluenceTd">The generic wrapper is how library elements are snapped together by SW.</td></tr><tr><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167363/dffre" data-linked-resource-id="16167363" data-linked-resource-version="2" data-linked-resource-type="page">dffre</a></td><td class="confluenceTd">deprecated (Don't Use)</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">Code Review</td><td class="confluenceTd">with parameter to optionally connect reset</td></tr><tr><td colspan="1" class="confluenceTd">Icg</td><td colspan="1" class="confluenceTd">Clock gate</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">John</td><td colspan="1" class="confluenceTd">code Review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166303/req_rsp_mux" data-linked-resource-id="16166303" data-linked-resource-version="8" data-linked-resource-type="page">req_rsp_mux</a></td><td colspan="1" class="confluenceTd">Multi-Interface Mux and Demux Pair</td><td colspan="1" class="confluenceTd">Ncore 3.4</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Eric</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Primarily used in IOAIU, but could be used to mux/demux multiple interfaces in a single block. ( A more general Concerto Mux )</td></tr><tr><td colspan="1" class="confluenceTd">Ao_Mux</td><td colspan="1" class="confluenceTd">And Or mux</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd">JS parameter for number of inputs and number of outputs</td></tr><tr><td colspan="1" class="confluenceTd">Case_Mux</td><td colspan="1" class="confluenceTd">Case statement mux</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd">Recommended not to use</td></tr><tr><td colspan="1" class="confluenceTd">Demux</td><td colspan="1" class="confluenceTd">demux one to multiple</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160350/find_first_lr" data-linked-resource-id="16160350" data-linked-resource-version="2" data-linked-resource-type="page">find_first_lr</a></td><td colspan="1" class="confluenceTd">Left to Right find first</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd">Find first, 1 or 0 as specified, in an input bit vector beginning from left (MSB) to right (LSB).</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157186/HW-CTF+find_first_rl" data-linked-resource-id="16157186" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF find_first_rl</a></td><td colspan="1" class="confluenceTd">Right to Left find first</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd">Find first. 1 or 0 as specified, in an input bit vector beginning from right (LSB) to left (MSB).</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167300/flm" data-linked-resource-id="16167300" data-linked-resource-version="5" data-linked-resource-type="page">flm</a></td><td colspan="1" class="confluenceTd">Free List Manager</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">beat_align</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Max_Finder</td><td colspan="1" class="confluenceTd">Finds the Max value</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">binary search tree</td></tr><tr><td colspan="1" class="confluenceTd">Inc_Count</td><td colspan="1" class="confluenceTd">Increment counter</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Dec_Count</td><td colspan="1" class="confluenceTd">Decrement Counter</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Inc_Dec_Count</td><td colspan="1" class="confluenceTd">Increment Decrement Counter</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160324/rr_arb_comb_mux" data-linked-resource-id="16160324" data-linked-resource-version="2" data-linked-resource-type="page">rr_arb_comb_mux</a></td><td colspan="1" class="confluenceTd">Round-robin arbiter, high speed, zero cycle, using the arb_comb component</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163665/Age+Arbiter" rel="nofollow">com_arb_age_buf</a></td><td colspan="1" class="confluenceTd">Age Arbiter</td><td colspan="1" class="confluenceTd">Ncore 3.2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163206/QoS+Arbiter" rel="nofollow">com_arb_qos_age</a></td><td colspan="1" class="confluenceTd">QoS Arbiter</td><td colspan="1" class="confluenceTd">Ncore 3.2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/742359045/SRAM-based+FIFO+with+Memory+Protection" data-linked-resource-id="742359045" data-linked-resource-version="9" data-linked-resource-type="page">com_fifo_mem_2p</a></td><td colspan="1" class="confluenceTd">SRAM-based FIFO with Memory Protection</td><td colspan="1" class="confluenceTd">Ncore 3.7</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Srr_Arb</td><td colspan="1" class="confluenceTd">Simple round robin arb (1,2,3,4 .....)</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Priority_Arb</td><td colspan="1" class="confluenceTd">Priority Arb</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Srr_Mux_Arb</td><td colspan="1" class="confluenceTd">Simple round robin arb (1,2,3,4 .....)</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Priority_Mux_Arb</td><td colspan="1" class="confluenceTd">Priority Arb</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Sfi_Mux_Srr_Arb</td><td colspan="1" class="confluenceTd">SFI arb, does not change until last is seen</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Sfi_Mux_Priority_Arb</td><td colspan="1" class="confluenceTd">SFI arb, does not change until last is seen</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Priority_Encoder</td><td colspan="1" class="confluenceTd">Priority encoder</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Binary_Onehot</td><td colspan="1" class="confluenceTd">Binary to one hot encoder</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">SA</td><td colspan="1" class="confluenceTd">Code review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Onehot_Binary</td><td colspan="1" class="confluenceTd">One hot to Binary encoder</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">SA</td><td colspan="1" class="confluenceTd">Code review</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167107/ecc_mem_encode" data-linked-resource-id="16167107" data-linked-resource-version="6" data-linked-resource-type="page">ecc_mem_encode</a></td><td colspan="1" class="confluenceTd">ECC &amp; parity encoder</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167153/em_mem_check" data-linked-resource-id="16167153" data-linked-resource-version="5" data-linked-resource-type="page">em_mem_check</a></td><td colspan="1" class="confluenceTd">ECC &amp; parity checker</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167080/em_mem_decode" data-linked-resource-id="16167080" data-linked-resource-version="3" data-linked-resource-type="page">em_mem_decode</a></td><td colspan="1" class="confluenceTd">ECC corrector</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Collaps_Fifo</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Replay_Pipeline</td><td colspan="1" class="confluenceTd">only flop option</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Parimal</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167059/self_correcting_fifo" data-linked-resource-id="16167059" data-linked-resource-version="7" data-linked-resource-type="page">self_correcting_fifo</a></td><td colspan="1" class="confluenceTd">FIFO with optional error detection/correction support</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd">only flop option</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167045/multiport_fifo" data-linked-resource-id="16167045" data-linked-resource-version="5" data-linked-resource-type="page">multiport_fifo</a></td><td colspan="1" class="confluenceTd">FIFO with multiple input ports</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">only flop option</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167493/memory_sleep" data-linked-resource-id="16167493" data-linked-resource-version="28" data-linked-resource-type="page">memory_sleep</a></td><td colspan="1" class="confluenceTd">memory sleep controller</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SRAM_Wrappers</td><td colspan="1" class="confluenceTd">SRAM instance wrappers</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">single port dual port</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160331/fifo" data-linked-resource-id="16160331" data-linked-resource-version="1" data-linked-resource-type="page">fifo</a></td><td colspan="1" class="confluenceTd">FIFO with optional head-of-queue optimization, can be configured as bypass-able, or empty pass-through.</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Sync_Fifo</td><td colspan="1" class="confluenceTd">Simple read write FIFO; Configurable flop or SRAM based + ECC support</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">SA</td><td colspan="1" class="confluenceTd">Verify TB</td><td colspan="1" class="confluenceTd">instantiated as three separate parts Write logic, read logic and flops/Memory array</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163996/async_fifo" data-linked-resource-id="16163996" data-linked-resource-version="5" data-linked-resource-type="page">async_fifo</a></td><td colspan="1" class="confluenceTd">Gray pointer read write FIFO; Configurable with ECC/parity support.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">formal</td><td colspan="1" class="confluenceTd">instantiated as three separate parts Write logic, read logic and flops/Memory array</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164563/onehot2valid" data-linked-resource-id="16164563" data-linked-resource-version="2" data-linked-resource-type="page">onehot2valid</a></td><td colspan="1" class="confluenceTd">Used in async_fifo</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">formal as part of async_fifo</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164554/wrap1hot2gray" data-linked-resource-id="16164554" data-linked-resource-version="3" data-linked-resource-type="page">wrap1hot2gray</a></td><td colspan="1" class="confluenceTd">Used in async_fifo</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">formal as part of async_fifo</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164604/gray2wrap1hot" data-linked-resource-id="16164604" data-linked-resource-version="3" data-linked-resource-type="page">gray2wrap1hot</a></td><td colspan="1" class="confluenceTd">Used in async_fifo</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">formal as part of async_fifo</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_async_adapter and gen_vc_async_adapter</a></td><td colspan="1" class="confluenceTd">Used to generically connect Interfaces with ready/valids</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">formal</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">Minimum double flop synchronizer for static signals</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Parameterized number of flops</td></tr><tr><td colspan="1" class="confluenceTd">Pulse_Sync</td><td colspan="1" class="confluenceTd">Synchronize a pulse across clock domains using hand shake</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Handshake_Sync</td><td colspan="1" class="confluenceTd">Synchronize a bus associated with valid and ready using hand shake</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Instantiated as two separate parts.</td></tr><tr><td colspan="1" class="confluenceTd">Reset_Sync</td><td colspan="1" class="confluenceTd">Reset synchronizer</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Reset_widget</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Clk_mux</td><td colspan="1" class="confluenceTd">Clock Mux</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Clk_div_2</td><td colspan="1" class="confluenceTd">Divide by 2 clock</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160282/set_select" data-linked-resource-id="16160282" data-linked-resource-version="3" data-linked-resource-type="page">set_select</a></td><td colspan="1" class="confluenceTd">Select certain bits from an input address to generate an index address that's used to access a set of cachelines</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160293/tag_compress" data-linked-resource-id="16160293" data-linked-resource-version="1" data-linked-resource-type="page">tag_compress</a></td><td colspan="1" class="confluenceTd">Filter out certain bits from an input address to generate a tag</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160266/tag_decompress" data-linked-resource-id="16160266" data-linked-resource-version="2" data-linked-resource-type="page">tag_decompress</a></td><td colspan="1" class="confluenceTd">Reconstruct an address using a tag and an index address</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160297/tag_gen" data-linked-resource-id="16160297" data-linked-resource-version="2" data-linked-resource-type="page">tag_gen</a></td><td colspan="1" class="confluenceTd">Filter out certain bits from an input address to generate a tag, with support for port interleaving</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160305/addr_gen" data-linked-resource-id="16160305" data-linked-resource-version="1" data-linked-resource-type="page">addr_gen</a></td><td colspan="1" class="confluenceTd">Reconstruct an address using a tag and an index address, with support for port interleaving</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Wrap_handaller</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16777888/fault_checker" data-linked-resource-id="16777888" data-linked-resource-version="12" data-linked-resource-type="page">fault_checker</a></td><td colspan="1" class="confluenceTd">Checks output of functional and late unit to detect any faults that might have occurred. Also accumulates other faults in the system.</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Shilpa</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Resiliency Module</td></tr><tr><td colspan="1" class="confluenceTd">Sfi_Socket_Checker_Detector</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Resiliency Module</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164205/protection_placeholder" data-linked-resource-id="16164205" data-linked-resource-version="6" data-linked-resource-type="page">protection_placeholder</a></td><td colspan="1" class="confluenceTd">Enables the user to provide custom protection logic on an interface.</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Resiliency Module</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164381/checker_delay" data-linked-resource-id="16164381" data-linked-resource-version="3" data-linked-resource-type="page">checker_delay</a></td><td colspan="1" class="confluenceTd">Delays an interface for a specified number of cycles.</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Resiliency Module</td></tr><tr><td colspan="1" class="confluenceTd">Q_Channel_PM</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Q channel power manager</td></tr><tr><td colspan="1" class="confluenceTd">CSR array</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">OCP interface or APB ?</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/151781434/Linked+List" rel="nofollow">com_llist</a></td><td colspan="1" class="confluenceTd">Linked List to track any kind of dependency chains.</td><td colspan="1" class="confluenceTd">Ncore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156490/ecc_enc" data-linked-resource-id="16156490" data-linked-resource-version="9" data-linked-resource-type="page">ecc_enc</a></td><td colspan="1" class="confluenceTd">encodes data of variable width with a modified hamming code</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">Formal</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156603/ecc_dec" data-linked-resource-id="16156603" data-linked-resource-version="8" data-linked-resource-type="page">ecc_dec</a></td><td colspan="1" class="confluenceTd">decodes data of variable width using a modified hamming code</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">Formal</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156681/ecc_cor" data-linked-resource-id="16156681" data-linked-resource-version="7" data-linked-resource-type="page">ecc_cor</a></td><td colspan="1" class="confluenceTd">corrects data and ecc bits of variable width using a modified hamming code</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">Formal</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160535/ecc_addr_err" data-linked-resource-id="16160535" data-linked-resource-version="3" data-linked-resource-type="page">ecc_addr_err</a></td><td colspan="1" class="confluenceTd">Detects if there is a single bit error on the address portion of the ECC read from an SRAM</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>logic_tree,<br/>logic_tree_pipe,<br/>logic_tree_pipe_rdy_vldÂ </p></td><td colspan="1" class="confluenceTd">Constructs a binary tree of 2 input logic gates to aid synthesis. Pipelined versions exist.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155739/logic_tree" data-linked-resource-id="16155739" data-linked-resource-version="15" data-linked-resource-type="page">logic_tree</a></td></tr><tr><td colspan="1" class="confluenceTd">logic_tree_bus,<br/>logic_tree_bus_pipe,<br/>logic_tree_bus_pipe_rdy_vldÂ </td><td colspan="1" class="confluenceTd">Constructs a binary tree of 2 input logic gates using busses instead of bits. Pipelined versions exist.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd">Code Review</td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167580/logic_tree_bus" data-linked-resource-id="16167580" data-linked-resource-version="11" data-linked-resource-type="page">logic_tree_bus</a></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163252/prot_reg" data-linked-resource-id="16163252" data-linked-resource-version="4" data-linked-resource-type="page">prot_reg</a></td><td colspan="1" class="confluenceTd">Applies a protectionStyle to a register</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163258/prot_mux" data-linked-resource-id="16163258" data-linked-resource-version="4" data-linked-resource-type="page">prot_mux</a></td><td colspan="1" class="confluenceTd">Accumulates multiple protection Interfaces and merges them into one</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163260/prot_interface" data-linked-resource-id="16163260" data-linked-resource-version="4" data-linked-resource-type="page">prot_interface</a></td><td colspan="1" class="confluenceTd">Takes a protectionScheme and applies it to an Interface</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163268/check_interface" data-linked-resource-id="16163268" data-linked-resource-version="5" data-linked-resource-type="page">check_interface</a></td><td colspan="1" class="confluenceTd">Takes a protectionScheme and checks an interface against it.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163276/correct_interface" data-linked-resource-id="16163276" data-linked-resource-version="6" data-linked-resource-type="page">correct_interface</a></td><td colspan="1" class="confluenceTd">Takes a protectionScheme and uses it to correct and Interface if possible</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">A protectionScheme can implement multiple protectionStyles on a single interface, so only the protectionStyles using ECC will be corrected.</td></tr><tr><td colspan="1" class="confluenceTd">pma_master</td><td colspan="1" class="confluenceTd">Controls multiple P/Q Channel Interfaces from a single Master Interface</td><td colspan="1" class="confluenceTd"><span>Ncore 3.0</span></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">erict</td><td colspan="1" class="confluenceTd"><span>Formal</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166820/pma" data-linked-resource-id="16166820" data-linked-resource-version="105" data-linked-resource-type="page">pma</a></td></tr><tr><td colspan="1" class="confluenceTd">pma_slave</td><td colspan="1" class="confluenceTd">Controls a block from a single Q/P Channel Interface</td><td colspan="1" class="confluenceTd"><span>Ncore 3.0</span></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">erict</td><td colspan="1" class="confluenceTd"><span>Formal</span></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166820/pma" data-linked-resource-id="16166820" data-linked-resource-version="105" data-linked-resource-type="page">pma</a></td></tr><tr><td colspan="1" class="confluenceTd">pma_mux</td><td colspan="1" class="confluenceTd">Collects multiple PMA Control interfaces into one</td><td colspan="1" class="confluenceTd"><span>Ncore 3.0</span></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">erict</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164583/pma_mux" data-linked-resource-id="16164583" data-linked-resource-version="7" data-linked-resource-type="page">pma_mux</a></td></tr><tr><td colspan="1" class="confluenceTd">shift_buffer</td><td colspan="1" class="confluenceTd">Shifts incoming data deats by a specified amount.</td><td colspan="1" class="confluenceTd">NCore 3.0</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">erict</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155749/shift_buffer" data-linked-resource-id="16155749" data-linked-resource-version="7" data-linked-resource-type="page">shift_buffer</a></td></tr><tr><td colspan="1" class="confluenceTd">interrupt</td><td colspan="1" class="confluenceTd">Accumulates N input interrupts into one or N interrupt outputs.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160510/interrupt" data-linked-resource-id="16160510" data-linked-resource-version="22" data-linked-resource-type="page">interrupt</a></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159880/int_async_adapter" data-linked-resource-id="16159880" data-linked-resource-version="12" data-linked-resource-type="page">int_async_adapter</a></td><td colspan="1" class="confluenceTd">Async adapter for InterfaceINT that carries level-sensitive interrupts.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">boon</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159880/int_async_adapter" data-linked-resource-id="16159880" data-linked-resource-version="12" data-linked-resource-type="page">int_async_adapter</a></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166765/rdy_vld_pipe" data-linked-resource-id="16166765" data-linked-resource-version="33" data-linked-resource-type="page">rdy_vld_pipe</a></td><td colspan="1" class="confluenceTd">A pipe stage that uses ready valid protocol</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166765/rdy_vld_pipe" data-linked-resource-id="16166765" data-linked-resource-version="33" data-linked-resource-type="page">rdy_vld_pipe</a></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164379/clock_adapter" data-linked-resource-id="16164379" data-linked-resource-version="3" data-linked-resource-type="page">clock_adapter</a></td><td colspan="1" class="confluenceTd">Used to clock gate an incoming clock into a design</td><td colspan="1" class="confluenceTd">Both</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159151/apb_pipe_adapter+apb_pipe" data-linked-resource-id="16159151" data-linked-resource-version="2" data-linked-resource-type="page">apb_pipe_adapter &amp; apb_pipe</a></td><td colspan="1" class="confluenceTd">A pipe stage for APB.</td><td colspan="1" class="confluenceTd">Symphony</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">robertp</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164193/daisy_arb" data-linked-resource-id="16164193" data-linked-resource-version="4" data-linked-resource-type="page">daisy_arb</a></td><td colspan="1" class="confluenceTd">A block to help with arbitrating multiple requests to multiple targets</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164185/bits2cnt" data-linked-resource-id="16164185" data-linked-resource-version="4" data-linked-resource-type="page">bits2cnt</a></td><td colspan="1" class="confluenceTd">A block that counts the number of 1s in a bit vector</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">There are three versions, refer to documentation.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163523/dffr_sync" data-linked-resource-id="16163523" data-linked-resource-version="4" data-linked-resource-type="page">dffr_sync</a></td><td colspan="1" class="confluenceTd">Synchronizer primitive</td><td colspan="1" class="confluenceTd">Both</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Block that synchronizes a signal across a clock boundary for metastability reason.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160017/barrel_shifter" data-linked-resource-id="16160017" data-linked-resource-version="1" data-linked-resource-type="page">barrel_shifter</a></td><td colspan="1" class="confluenceTd">A barrel shifter primitive</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">A left barrel shifter with programable width and min shift distance to use if having timing problems.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165381/shift_right" data-linked-resource-id="16165381" data-linked-resource-version="1" data-linked-resource-type="page">shift_right</a></td><td colspan="1" class="confluenceTd">A shift right primitive</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">A right shift with 0 fill with programable width and min shift distance to use if having timing problems.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165385/shift_left" data-linked-resource-id="16165385" data-linked-resource-version="1" data-linked-resource-type="page">shift_left</a></td><td colspan="1" class="confluenceTd">A shift left primitive</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">A left shift with 0 fill with programable width and min shift distance to use if having timing problems.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165393/adder" data-linked-resource-id="16165393" data-linked-resource-version="2" data-linked-resource-type="page">adder</a></td><td colspan="1" class="confluenceTd">An adder primitive</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">An adder with programable width and carry tree width to use if having timing problems.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164748/adder_stack" data-linked-resource-id="16164748" data-linked-resource-version="2" data-linked-resource-type="page">adder_stack</a></td><td colspan="1" class="confluenceTd">An adder primitive that lets you add 3 or more fixed width integers.</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">An adder that can add a stack of integers.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160004/accumulator" data-linked-resource-id="16160004" data-linked-resource-version="14" data-linked-resource-type="page">accumulator</a></td><td colspan="1" class="confluenceTd">A block that accumulates multiple and variable narrow bit groups into one wide bit group</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">The bits coming in have a width. The width of the final accumulator is programable and the width of of the minimum shift size is programmable.</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164792/greater_than" data-linked-resource-id="16164792" data-linked-resource-version="3" data-linked-resource-type="page">greater_than</a></td><td colspan="1" class="confluenceTd">Brute forces greater than for lowest levels of logic</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170547/apb_async_adapter" data-linked-resource-id="16170547" data-linked-resource-version="8" data-linked-resource-type="page">apb_async_adapter</a></td><td colspan="1" class="confluenceTd">Async adapter for apb interfaces</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/36962365/compare_filter" data-linked-resource-id="36962365" data-linked-resource-version="9" data-linked-resource-type="page">compare_filter</a></td><td colspan="1" class="confluenceTd">Compares two signal, verifies they behave the same in a fixed time, produces filtered version.</td><td colspan="1" class="confluenceTd">Ncore</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/95977502/gen_pipe_adapter" data-linked-resource-id="95977502" data-linked-resource-version="1" data-linked-resource-type="page">gen_pipe_adapter</a></td><td colspan="1" class="confluenceTd">Can take any ready/valid interface and pipe it.</td><td colspan="1" class="confluenceTd">Both</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">jcodd</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/290979845/amba_interface_protection" data-linked-resource-id="290979845" data-linked-resource-version="3" data-linked-resource-type="page">amba_interface_protection</a></td><td colspan="1" class="confluenceTd">Implements Interface Parity protection for an AMBA interface (AXI, ACE, CHI-E)</td><td colspan="1" class="confluenceTd">Ncore 3.6</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">darshan</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div>