"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[53],{1109:e=>{e.exports=JSON.parse('{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"tutorialSidebar":[{"type":"link","label":"Getting started","href":"/docs/intro","docId":"intro"},{"type":"category","label":"SystemVerilog","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Language features note","href":"/docs/SystemVerilog/language-features-note","docId":"SystemVerilog/Language features note 8f7095f56eea4011abe40b31bddd8ed2"},{"type":"link","label":"SystemVerilog OOP for UVM","href":"/docs/SystemVerilog/systemverilog-oop-for-uvm","docId":"SystemVerilog/SystemVerilog OOP for UVM aa7c183de7944150b5d19d0bf1bc5ec6"}],"href":"/docs/category/systemverilog"},{"type":"category","label":"Protocol","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"FIFO interface (ready/valid)","href":"/docs/Protocol/fifo_interface","docId":"Protocol/fifo_interface"}]},{"type":"category","label":"UVM","collapsible":true,"collapsed":true,"items":[{"type":"category","label":"Advanced UVM","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Architecting a UVM Testbench","href":"/docs/UVM/Advanced UVM/architecting-a-uvm-testbench","docId":"UVM/Advanced UVM/Architecting a UVM Testbench 8b0be6641be64643b9afdb56103e501c"},{"type":"link","label":"How TLM Works","href":"/docs/UVM/Advanced UVM/how-tlm-works","docId":"UVM/Advanced UVM/How TLM Works 16641e32b174431d9f3407614e02b820"},{"type":"link","label":"Layered Sequences","href":"/docs/UVM/Advanced UVM/layered-sequences","docId":"UVM/Advanced UVM/Layered Sequences e6bc3288bd9c4b5985542100dcef6c63"},{"type":"link","label":"Modeling transactions","href":"/docs/UVM/Advanced UVM/modeling-transactions","docId":"UVM/Advanced UVM/Modeling transactions a303ff1c8f6c48dcb6f39ff710aec1a2"},{"type":"link","label":"Register-Based Testing","href":"/docs/UVM/Advanced UVM/registered-based-testing","docId":"UVM/Advanced UVM/Register-Based Testing 6b6f30db4dc44a938eee977c6ce11452"},{"type":"link","label":"Setting up the Register Layer","href":"/docs/UVM/Advanced UVM/setting-up-the-register-layer","docId":"UVM/Advanced UVM/Setting up the Register Layer cac69577d55b4842a42551179a5b03ff"},{"type":"link","label":"The Proper Care and Feeding of Sequences","href":"/docs/UVM/Advanced UVM/the-proper-care-and-feeding-of-sequences","docId":"UVM/Advanced UVM/The Proper Care and Feeding of Sequences 097d3eb384014414b6f464e1595aa2e5"},{"type":"link","label":"Understanding the Factory and Configuration","href":"/docs/UVM/Advanced UVM/understanding-the-factory-and-configuration","docId":"UVM/Advanced UVM/Understanding the Factory and Configuration 7addb239f3544199955d06914cacc652"},{"type":"link","label":"Using the Register Layer","href":"/docs/UVM/Advanced UVM/using-the-register-layer","docId":"UVM/Advanced UVM/Using the Register Layer 09a6b5ff47434deab1457ad0938241fc"},{"type":"link","label":"Writing and managing Tests","href":"/docs/UVM/Advanced UVM/writing-and-managing-tests","docId":"UVM/Advanced UVM/Writing and managing Tests 79e0d3fbda0b4ef1b25fdefc394cbb0f"}]}]}]},"docs":{"intro":{"id":"intro","title":"Getting started","description":"Get started by browsing through the notes about your favorite topics listed on the sidebar.","sidebar":"tutorialSidebar"},"Protocol/fifo_interface":{"id":"Protocol/fifo_interface","title":"FIFO interface (ready/valid)","description":"The FIFO interface","sidebar":"tutorialSidebar"},"SystemVerilog/Language features note 8f7095f56eea4011abe40b31bddd8ed2":{"id":"SystemVerilog/Language features note 8f7095f56eea4011abe40b31bddd8ed2","title":"Language features note","description":"- For multiple \xa0@\xa0 inside a block:","sidebar":"tutorialSidebar"},"SystemVerilog/SystemVerilog OOP for UVM aa7c183de7944150b5d19d0bf1bc5ec6":{"id":"SystemVerilog/SystemVerilog OOP for UVM aa7c183de7944150b5d19d0bf1bc5ec6","title":"SystemVerilog OOP for UVM","description":"Note taken from the course SystemVerilog OOP for UVM on Verification Academy","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Architecting a UVM Testbench 8b0be6641be64643b9afdb56103e501c":{"id":"UVM/Advanced UVM/Architecting a UVM Testbench 8b0be6641be64643b9afdb56103e501c","title":"Architecting a UVM Testbench","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/How TLM Works 16641e32b174431d9f3407614e02b820":{"id":"UVM/Advanced UVM/How TLM Works 16641e32b174431d9f3407614e02b820","title":"How TLM Works","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Layered Sequences e6bc3288bd9c4b5985542100dcef6c63":{"id":"UVM/Advanced UVM/Layered Sequences e6bc3288bd9c4b5985542100dcef6c63","title":"Layered Sequences","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Modeling transactions a303ff1c8f6c48dcb6f39ff710aec1a2":{"id":"UVM/Advanced UVM/Modeling transactions a303ff1c8f6c48dcb6f39ff710aec1a2","title":"Modeling transactions","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Register-Based Testing 6b6f30db4dc44a938eee977c6ce11452":{"id":"UVM/Advanced UVM/Register-Based Testing 6b6f30db4dc44a938eee977c6ce11452","title":"Register-Based Testing","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Setting up the Register Layer cac69577d55b4842a42551179a5b03ff":{"id":"UVM/Advanced UVM/Setting up the Register Layer cac69577d55b4842a42551179a5b03ff","title":"Setting up the Register Layer","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/The Proper Care and Feeding of Sequences 097d3eb384014414b6f464e1595aa2e5":{"id":"UVM/Advanced UVM/The Proper Care and Feeding of Sequences 097d3eb384014414b6f464e1595aa2e5","title":"The Proper Care and Feeding of Sequences","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Understanding the Factory and Configuration 7addb239f3544199955d06914cacc652":{"id":"UVM/Advanced UVM/Understanding the Factory and Configuration 7addb239f3544199955d06914cacc652","title":"Understanding the Factory and Configuration","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Using the Register Layer 09a6b5ff47434deab1457ad0938241fc":{"id":"UVM/Advanced UVM/Using the Register Layer 09a6b5ff47434deab1457ad0938241fc","title":"Using the Register Layer","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"},"UVM/Advanced UVM/Writing and managing Tests 79e0d3fbda0b4ef1b25fdefc394cbb0f":{"id":"UVM/Advanced UVM/Writing and managing Tests 79e0d3fbda0b4ef1b25fdefc394cbb0f","title":"Writing and managing Tests","description":"Contents are extracted from the Advanced UVM sessions by Verification Academy.","sidebar":"tutorialSidebar"}}}')}}]);