<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

</twCmdLine><twDesign>pcb.ncd</twDesign><twDesignPath>pcb.ncd</twDesignPath><twPCF>pcb.pcf</twPCF><twPcfPath>pcb.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg484"><twDevName>xc3s700an</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  </twConstName><twItemCnt>13257</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1287</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.120</twMinPer></twConstHead><twPathRptBanner iPaths="162" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (SLICE_X55Y11.CIN), 162 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>13.079</twTotPathDel><twClkSkew dest = "0.221" src = "0.262">0.041</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_rd_or0000</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>ddr_mgr_main_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y11.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.254</twLogDel><twRouteDel>4.825</twRouteDel><twTotDel>13.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>13.034</twTotPathDel><twClkSkew dest = "0.221" src = "0.262">0.041</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_rd_or0000</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>ddr_mgr_main_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y11.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.254</twLogDel><twRouteDel>4.780</twRouteDel><twTotDel>13.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>12.967</twTotPathDel><twClkSkew dest = "0.221" src = "0.262">0.041</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y11.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.956</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>12.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3 (SLICE_X21Y39.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twTotPathDel>12.903</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.712</twRouteDel><twTotDel>12.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twTotPathDel>12.858</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.667</twRouteDel><twTotDel>12.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twTotPathDel>12.789</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_5.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>6.539</twRouteDel><twTotDel>12.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2 (SLICE_X21Y39.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twTotPathDel>12.903</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.712</twRouteDel><twTotDel>12.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twTotPathDel>12.858</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.667</twRouteDel><twTotDel>12.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twTotPathDel>12.789</twTotPathDel><twClkSkew dest = "0.576" src = "0.672">0.096</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_5.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>6.539</twRouteDel><twTotDel>12.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F (SLICE_X58Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.777</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew dest = "0.007" src = "0.005">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X59Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G (SLICE_X58Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.777</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew dest = "0.007" src = "0.005">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X59Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point synchro_reset/use_fdp.fdb (SLICE_X33Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.896</twSlack><twSrc BELType="FF">synchro_reset/use_fdp.fda</twSrc><twDest BELType="FF">synchro_reset/use_fdp.fdb</twDest><twTotPathDel>0.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>synchro_reset/use_fdp.fda</twSrc><twDest BELType='FF'>synchro_reset/use_fdp.fdb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>rst</twComp><twBEL>synchro_reset/use_fdp.fda</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>synchro_reset/temp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>rst</twComp><twBEL>synchro_reset/use_fdp.fdb</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="10.157" period="13.333" constraintValue="13.333" deviceLimit="3.176" freqLimit="314.861" physResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" logResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" locationPin="RAMB16_X1Y1.CLKA" clockNet="clk_75m"/><twPinLimit anchorID="39" type="MINPERIOD" name="" slack="10.331" period="13.333" constraintValue="13.333" deviceLimit="3.002" freqLimit="333.111" physResource="clock_gen_inst/DCM_SP_INST/CLKFX" logResource="clock_gen_inst/DCM_SP_INST/CLKFX" locationPin="DCM_X2Y3.CLKFX" clockNet="clock_gen_inst/CLKFX_BUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Tcl" slack="11.731" period="13.333" constraintValue="6.666" deviceLimit="0.801" physResource="top_btn_filter_inst/pin_in_sync&lt;0&gt;/CLK" logResource="top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fdb/CK" locationPin="SLICE_X8Y11.CLK" clockNet="clk_75m"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmpc" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>3688</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1368</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.433</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us (SLICE_X14Y30.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twTotPathDel>7.335</twTotPathDel><twClkSkew dest = "0.406" src = "0.504">0.098</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twBEL></twPathDel><twLogDel>3.561</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>7.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twTotPathDel>7.172</twTotPathDel><twClkSkew dest = "0.406" src = "0.504">0.098</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twBEL></twPathDel><twLogDel>3.550</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>7.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twTotPathDel>7.021</twTotPathDel><twClkSkew dest = "0.406" src = "0.504">0.098</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us</twBEL></twPathDel><twLogDel>3.550</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>7.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="61" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (SLICE_X10Y14.G2), 61 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twTotPathDel>7.201</twTotPathDel><twClkSkew dest = "0.221" src = "0.270">0.049</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X4Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y3.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;6&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut&lt;3&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt&lt;2&gt;7</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twBEL></twPathDel><twLogDel>5.286</twLogDel><twRouteDel>1.915</twRouteDel><twTotDel>7.201</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twTotPathDel>7.154</twTotPathDel><twClkSkew dest = "0.221" src = "0.270">0.049</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X4Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y0.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;_rt</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y3.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;6&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut&lt;3&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt&lt;2&gt;7</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twBEL></twPathDel><twLogDel>5.224</twLogDel><twRouteDel>1.930</twRouteDel><twTotDel>7.154</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twTotPathDel>7.144</twTotPathDel><twClkSkew dest = "0.221" src = "0.270">0.049</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;0&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y2.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy&lt;4&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt&lt;2&gt;7</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1</twBEL><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twBEL></twPathDel><twLogDel>5.173</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>7.144</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11 (SLICE_X16Y9.BY), 11 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twTotPathDel>7.004</twTotPathDel><twClkSkew dest = "0.214" src = "0.428">0.214</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y22.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;11&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>3.601</twRouteDel><twTotDel>7.004</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.982</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twTotPathDel>6.447</twTotPathDel><twClkSkew dest = "0.423" src = "0.512">0.089</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;57&gt;</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>ila0_trig0&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;11&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twBEL></twPathDel><twLogDel>3.392</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>6.447</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.063</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twTotPathDel>6.372</twTotPathDel><twClkSkew dest = "0.423" src = "0.506">0.083</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X10Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;11&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11</twBEL></twPathDel><twLogDel>2.796</twLogDel><twRouteDel>3.576</twRouteDel><twTotDel>6.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X6Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.850</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twDest><twTotPathDel>0.918</twTotPathDel><twClkSkew dest = "0.275" src = "0.207">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y11.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.600</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y11.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/row_address_reg&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>0.918</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13 (SLICE_X32Y20.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twDest><twTotPathDel>0.973</twTotPathDel><twClkSkew dest = "0.783" src = "0.665">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y20.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twBEL></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9 (SLICE_X27Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9</twDest><twTotPathDel>0.905</twTotPathDel><twClkSkew dest = "0.142" src = "0.121">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X2Y0.CLK0" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tcl" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/rd_data_valid_sync/CLK" logResource="ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/use_fdc.fdb/CK" locationPin="SLICE_X16Y35.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tch" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/rd_data_valid_sync/CLK" logResource="ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/use_fdc.fdb/CK" locationPin="SLICE_X16Y35.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>1263</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>591</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.323</twMinPer></twConstHead><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X44Y53.BY), 70 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>7.255</twTotPathDel><twClkSkew dest = "0.430" src = "0.498">0.068</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X52Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y59.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_1_and00001</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>3.956</twLogDel><twRouteDel>3.299</twRouteDel><twTotDel>7.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>7.103</twTotPathDel><twClkSkew dest = "0.430" src = "0.498">0.068</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X52Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y59.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_1_and00001</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>3.912</twLogDel><twRouteDel>3.191</twRouteDel><twTotDel>7.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>6.938</twTotPathDel><twClkSkew dest = "0.430" src = "0.509">0.079</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X54Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X54Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y59.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y61.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>2.920</twRouteDel><twTotDel>6.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/data_fault (SLICE_X27Y50.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/data_fault</twDest><twTotPathDel>4.959</twTotPathDel><twClkSkew dest = "1.506" src = "1.719">0.213</twClkSkew><twDelConst>5.638</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/data_fault</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;57&gt;</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>ila0_trig0&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N4</twComp><twBEL>ddr_mgr_main_inst/data_fault_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/data_fault</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>2.805</twRouteDel><twTotDel>4.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.870</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twSrc><twDest BELType="FF">ddr_mgr_main_inst/data_fault</twDest><twTotPathDel>4.558</twTotPathDel><twClkSkew dest = "0.588" src = "0.678">0.090</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/data_fault</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X39Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst90</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst90</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N4</twComp><twBEL>ddr_mgr_main_inst/data_fault_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/data_fault</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>4.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E (SLICE_X2Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.627</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E</twDest><twTotPathDel>3.042</twTotPathDel><twClkSkew dest = "0.589" src = "0.679">0.090</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X16Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4&lt;31&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.191</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_data_rising&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>2.191</twRouteDel><twTotDel>3.042</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T (H6.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.609</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T</twDest><twTotPathDel>0.714</twTotPathDel><twClkSkew dest = "0.360" src = "0.255">-0.105</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y79.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X1Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twBEL></twPathDel><twPathDel><twSite>H6.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>H6.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_DQ&lt;12&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.714</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T (F3.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.617</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T</twDest><twTotPathDel>0.714</twTotPathDel><twClkSkew dest = "0.352" src = "0.255">-0.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y79.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X1Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twBEL></twPathDel><twPathDel><twSite>F3.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>F3.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_DQ&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.714</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T (G4.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.625</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T</twDest><twTotPathDel>0.722</twTotPathDel><twClkSkew dest = "0.352" src = "0.255">-0.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y79.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X1Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twBEL></twPathDel><twPathDel><twSite>G4.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>G4.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_DQ&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.638">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X2Y0.CLK90" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="96" type="MINLOWPULSE" name="Tcl" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CLK" logResource="ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CK" locationPin="SLICE_X42Y52.CLK" clockNet="ddr_mgr_main_inst/mig_clk90"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Tch" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CLK" logResource="ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CK" locationPin="SLICE_X42Y52.CLK" clockNet="ddr_mgr_main_inst/mig_clk90"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK180" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK180" locationPin="DCM_X2Y0.CLK180" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tcl" slack="6.036" period="7.518" constraintValue="3.759" deviceLimit="0.741" physResource="SD_LDQS_N/OTCLK2" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1/CK" locationPin="K2.OTCLK2" clockNet="ddr_mgr_main_inst/u_mem_controller/clk_180"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Twc" slack="6.036" period="7.518" constraintValue="3.759" deviceLimit="0.741" physResource="SD_LDQS_N/OTCLK2" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1/CK" locationPin="K2.OTCLK2" clockNet="ddr_mgr_main_inst/u_mem_controller/clk_180"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS  </twConstName><twItemCnt>1759</twItemCnt><twErrCntSetup>207</twErrCntSetup><twErrCntEndPt>207</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>938</twEndPtCnt><twPathErrCnt>676</twPathErrCnt><twMinPer>5.870</twMinPer></twConstHead><twPathRptBanner iPaths="130" iCriticalPaths="106" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG (SLICE_X18Y88.CIN), 130 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.111</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>5.773</twTotPathDel><twClkSkew dest = "0.425" src = "0.522">0.097</twClkSkew><twDelConst>3.759</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X18Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.I_SRLT_EQ_2.U_SRLH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y88.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>5.008</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>5.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>86.7</twPctLog><twPctRoute>13.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.031</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>5.693</twTotPathDel><twClkSkew dest = "0.425" src = "0.522">0.097</twClkSkew><twDelConst>3.759</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X19Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y88.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>4.756</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>5.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.031</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>5.618</twTotPathDel><twClkSkew dest = "0.216" src = "0.388">0.172</twClkSkew><twDelConst>3.759</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y73.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y88.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>4.861</twLogDel><twRouteDel>0.757</twRouteDel><twTotDel>5.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>86.5</twPctLog><twPctRoute>13.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X1Y4.WEB0), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.348</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew dest = "0.565" src = "0.690">0.125</twClkSkew><twDelConst>3.759</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEB0</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.054</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>3.054</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X1Y4.WEB1), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.344</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>4.978</twTotPathDel><twClkSkew dest = "0.565" src = "0.690">0.125</twClkSkew><twDelConst>3.759</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEB1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>3.050</twRouteDel><twTotDel>4.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.664</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.757</twTotPathDel><twClkSkew dest = "0.650" src = "0.557">-0.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;51&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;51&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "0.008" src = "0.007">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y48.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.728</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.821</twTotPathDel><twClkSkew dest = "0.650" src = "0.557">-0.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;51&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;50&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 
</twPinLimitBanner><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y3.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="125" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="126" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="127" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.Y</twSrc><twDest>SLICE_X2Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="128" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in&lt;0&gt;&quot; MAXDELAY =         0.46 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.555</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.095</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in&lt;0&gt;</twNet><twDel>0.555</twDel><twNotMet></twNotMet><twTimeConst>0.460</twTimeConst><twAbsSlack>0.095</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.555</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.425</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.484</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.425</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.484</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.F4</twDest><twNetDelInfo twAcc="twRouted">0.429</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.437</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.429</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.437</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="129" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.049</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.049</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.Y</twSrc><twDest>SLICE_X2Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="130" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.065</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.065</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y55.Y</twSrc><twDest>SLICE_X3Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="131" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.005</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.005</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.X</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="132" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.016</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twNotMet></twNotMet><twTimeConst>0.170</twTimeConst><twAbsSlack>0.016</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.Y</twSrc><twDest>SLICE_X3Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="133" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.Y</twSrc><twDest>SLICE_X0Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="134" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.049</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.049</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.Y</twSrc><twDest>SLICE_X0Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="135" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.065</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.065</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y55.Y</twSrc><twDest>SLICE_X1Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="136" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.005</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.005</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.X</twSrc><twDest>SLICE_X0Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="137" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.016</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twNotMet></twNotMet><twTimeConst>0.170</twTimeConst><twAbsSlack>0.016</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.Y</twSrc><twDest>SLICE_X1Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="138" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y75.Y</twSrc><twDest>SLICE_X2Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="139" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">NET &quot;ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in&lt;1&gt;&quot; MAXDELAY =         0.46 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.541</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.081</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in&lt;1&gt;</twNet><twDel>0.541</twDel><twNotMet></twNotMet><twTimeConst>0.460</twTimeConst><twAbsSlack>0.081</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y75.G1</twDest><twNetDelInfo twAcc="twRouted">0.541</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.472</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y74.G2</twDest><twNetDelInfo twAcc="twRouted">0.485</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.472</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.F3</twDest><twNetDelInfo twAcc="twRouted">0.412</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.413</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.F3</twDest><twNetDelInfo twAcc="twRouted">0.412</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.G4</twDest><twNetDelInfo twAcc="twRouted">0.451</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.F4</twDest><twNetDelInfo twAcc="twRouted">0.415</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.415</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="140" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.049</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.049</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y74.Y</twSrc><twDest>SLICE_X2Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="141" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.065</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.065</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y75.Y</twSrc><twDest>SLICE_X3Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="142" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.005</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.005</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.X</twSrc><twDest>SLICE_X2Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="143" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.016</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twNotMet></twNotMet><twTimeConst>0.170</twTimeConst><twAbsSlack>0.016</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.Y</twSrc><twDest>SLICE_X3Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="144" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y75.Y</twSrc><twDest>SLICE_X0Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="145" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.049</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.049</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y74.Y</twSrc><twDest>SLICE_X0Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="146" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.065</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.065</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y75.Y</twSrc><twDest>SLICE_X1Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="147" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.005</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.170</twTimeConst><twAbsSlack>0.005</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.X</twSrc><twDest>SLICE_X0Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="148" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.17 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.016</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twNotMet></twNotMet><twTimeConst>0.170</twTimeConst><twAbsSlack>0.016</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.Y</twSrc><twDest>SLICE_X1Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="149" twConstType="PATHBLOCK" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X44Y73.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.779</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.977</twDel><twSUTime>0.802</twSUTime><twTotPathDel>5.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y73.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y73.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.722</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>5.779</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y78.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.695</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.309</twDel><twSUTime>0.386</twSUTime><twTotPathDel>2.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.739</twLogDel><twRouteDel>0.956</twRouteDel><twTotDel>2.695</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y78.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twUnconstPath anchorID="155" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.927</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.200</twDel><twSUTime>0.727</twSUTime><twTotPathDel>1.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.927</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y78.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twUnconstPath anchorID="157" twDataPathType="twDataPathMinDelay" ><twTotDel>1.430</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.960</twDel><twSUTime>-0.470</twSUTime><twTotPathDel>1.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y78.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>0.396</twRouteDel><twTotDel>1.430</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>72.3</twPctLog><twPctRoute>27.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y78.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twUnconstPath anchorID="159" twDataPathType="twDataPathMinDelay" ><twTotDel>2.020</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.847</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>2.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>2.020</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X44Y73.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMinDelay" ><twTotDel>4.486</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.981</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>4.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y78.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y78.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y73.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y73.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.840</twLogDel><twRouteDel>1.646</twRouteDel><twTotDel>4.486</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="162" twConstType="PATHBLOCK" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="163" twConstType="PATHBLOCK" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="164" twConstType="PATHBLOCK" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y78.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="165"><twUnconstPath anchorID="166" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.751</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.751</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>3.829</twRouteDel><twTotDel>5.751</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="167"><twUnconstPath anchorID="168" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.636</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.636</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y82.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.857</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>3.669</twRouteDel><twTotDel>5.636</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="169"><twUnconstPath anchorID="170" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.605</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.605</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>3.659</twRouteDel><twTotDel>5.605</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.702</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y89.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>13.298</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X59Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.702</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y89.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>1.251</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X59Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>1.251</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="175"><twConstRollup name="clk_50m_in" fullName="NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="19.680" errors="0" errorRollup="0" items="0" itemsRollup="13257"/><twConstRollup name="clock_gen_inst/CLKFX_BUF" fullName="PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  " type="child" depth="1" requirement="13.333" prefType="period" actual="13.120" actualRollup="N/A" errors="0" errorRollup="0" items="13257" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="176"><twConstRollup name="mem_clk_s" fullName="NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;" type="origin" depth="0" requirement="7.519" prefType="period" actual="4.800" actualRollup="11.740" errors="0" errorRollup="207" items="0" itemsRollup="6710"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.433" actualRollup="N/A" errors="0" errorRollup="0" items="3688" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.323" actualRollup="N/A" errors="0" errorRollup="0" items="1263" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS  " type="child" depth="1" requirement="3.759" prefType="period" actual="5.870" actualRollup="N/A" errors="207" errorRollup="0" items="1759" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="177">7</twUnmetConstCnt><twDataSheet anchorID="178" twNameLen="15"><twClk2SUList anchorID="179" twDestWidth="7"><twDest>CLK_50M</twDest><twClk2SU><twSrc>CLK_50M</twSrc><twRiseRise>13.120</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="180" twDestWidth="7"><twDest>CLK_AUX</twDest><twClk2SU><twSrc>CLK_AUX</twSrc><twRiseRise>7.433</twRiseRise><twFallRise>5.172</twFallRise><twRiseFall>3.132</twRiseFall><twFallFall>7.250</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="181"><twErrCnt>213</twErrCnt><twScore>78719</twScore><twSetupScore>78719</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19982</twPathCnt><twNetCnt>25</twNetCnt><twConnCnt>6092</twConnCnt></twConstCov><twStats anchorID="182"><twMinPer>13.120</twMinPer><twFootnote number="1" /><twMaxFreq>76.220</twMaxFreq><twMaxFromToDel>1.702</twMaxFromToDel><twMaxNetDel>0.555</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jan 12 19:04:29 2017 </twTimestamp></twFoot><twClientInfo anchorID="183"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 226 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
