{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503122922562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503122922562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 16:08:34 2017 " "Processing started: Sat Aug 19 16:08:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503122922562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503122922562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB202 -c LAB202 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB202 -c LAB202" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503122922562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503122924515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab202.vhd 12 6 " "Found 12 design units, including 6 entities, in source file lab202.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB202-Behavior " "Found design unit 1: LAB202-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 circuit_b-Behavior " "Found design unit 2: circuit_b-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mul_2to1-Behavior " "Found design unit 3: mul_2to1-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 circuit_a-Behavior " "Found design unit 4: circuit_a-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 comparator-Behavior " "Found design unit 5: comparator-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 char_7seg-Behavior " "Found design unit 6: char_7seg-Behavior" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB202 " "Found entity 1: LAB202" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "2 circuit_b " "Found entity 2: circuit_b" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "3 mul_2to1 " "Found entity 3: mul_2to1" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "4 circuit_a " "Found entity 4: circuit_a" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator " "Found entity 5: comparator" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""} { "Info" "ISGN_ENTITY_NAME" "6 char_7seg " "Found entity 6: char_7seg" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503122925249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB202 " "Elaborating entity \"LAB202\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503122925390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:M0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:M0\"" {  } { { "LAB202.vhd" "M0" { Text "Z:/COMP3222LAB202/LAB202.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503122925452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_a circuit_a:M1 " "Elaborating entity \"circuit_a\" for hierarchy \"circuit_a:M1\"" {  } { { "LAB202.vhd" "M1" { Text "Z:/COMP3222LAB202/LAB202.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503122925499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2to1 mul_2to1:M2 " "Elaborating entity \"mul_2to1\" for hierarchy \"mul_2to1:M2\"" {  } { { "LAB202.vhd" "M2" { Text "Z:/COMP3222LAB202/LAB202.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503122925562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:M3 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:M3\"" {  } { { "LAB202.vhd" "M3" { Text "Z:/COMP3222LAB202/LAB202.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503122925609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_b circuit_b:M4 " "Elaborating entity \"circuit_b\" for hierarchy \"circuit_b:M4\"" {  } { { "LAB202.vhd" "M4" { Text "Z:/COMP3222LAB202/LAB202.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503122925656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503122926359 "|LAB202|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503122926359 "|LAB202|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503122926359 "|LAB202|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503122926359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503122927093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "LAB202.vhd" "" { Text "Z:/COMP3222LAB202/LAB202.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503122927296 "|LAB202|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1503122927296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503122927312 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503122927312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503122927312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503122927312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503122927390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 16:08:47 2017 " "Processing ended: Sat Aug 19 16:08:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503122927390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503122927390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503122927390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503122927390 ""}
