<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="33" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>CGRA</data>
            <data>CRYSTAL</data>
            <data>DLL</data>
            <data>DQSL</data>
            <data>EFUSECODE</data>
            <data>FLSIF</data>
            <data>HMEMC</data>
            <data>HSST</data>
            <data>IO</data>
            <data>IOCKDIV</data>
            <data>IOCKDLY</data>
            <data>IOCKGATE</data>
            <data>IPAL</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>OSC</data>
            <data>PCIE</data>
            <data>PLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>START</data>
            <data>UDID</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>ip_2port_ram</data>
            <data>24</data>
            <data>20</data>
            <data>0</data>
            <data>0</data>
            <data>0.5</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>29</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>7</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>u_ram_2port</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0.5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>U_ipml_sdpram_ram_2port</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0.5</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
            <row>
                <data>u_ram_rd</data>
                <data>7</data>
                <data>5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_ram_wr</data>
                <data>17</data>
                <data>15</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>7</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>27</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 27 output ports with no output delay specified.</data>
                        <row>
                            <data>ram_rd_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[5]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[6]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[7]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[5]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[6]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[7]</data>
                        </row>
                        <row>
                            <data>ram_wr_en</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>22</data>
            <data>0</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>295.9455MHz</data>
            <data>50.0000MHz</data>
            <data>16.621</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>16.621</data>
            <data>0.000</data>
            <data>0</data>
            <data>39</data>
            <data>1.145</data>
            <data>0.000</data>
            <data>0</data>
            <data>39</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 22 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (1.211, 1.211, 1.312, 1.312)</data>
                        <row>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk (net)</data>
                            <row>
                                <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[1]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[2]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[3]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[4]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[1]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[2]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[3]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[4]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[1]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[2]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[3]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[4]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[5]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>16.621</data>
            <data>0.000</data>
            <data>0</data>
            <data>38</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>1.145</data>
            <data>0.000</data>
            <data>0</data>
            <data>38</data>
        </row>
    </table>
    <table id="synthesize_report_timing_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>18.298</data>
            <data>0.000</data>
            <data>0</data>
            <data>1</data>
        </row>
    </table>
    <table id="synthesize_report_timing_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>1.562</data>
            <data>0.000</data>
            <data>0</data>
            <data>1</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>22</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>16.621</data>
            <data>4</data>
            <data>12</data>
            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>3.363</data>
            <data>1.372 (40.8%)</data>
            <data>1.991 (59.2%)</data>
            <general_container>
                <data>Path #1: setup slack is 16.621(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.778" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.745</data>
                            <data>5.489</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="26">nt_ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.239</data>
                            <data>5.728</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/Z (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.464</data>
                            <data>6.192</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N77</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/I3 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>6.377</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=12)</data>
                            <data>0.782</data>
                            <data>7.159</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>7.392</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.392</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N53</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.422</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.422</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N54</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.452</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.452</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N55</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.482</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.482</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N56</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.512</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.512</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N57</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_6/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.542</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_6/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.542</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N58</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_7/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.236</data>
                            <data>7.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_7/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.778</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N30 [7]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.399" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>0.034</data>
                            <data>24.399</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.651</data>
            <data>4</data>
            <data>12</data>
            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>3.333</data>
            <data>1.342 (40.3%)</data>
            <data>1.991 (59.7%)</data>
            <general_container>
                <data>Path #2: setup slack is 16.651(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.748" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.745</data>
                            <data>5.489</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="26">nt_ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.239</data>
                            <data>5.728</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/Z (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.464</data>
                            <data>6.192</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N77</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/I3 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>6.377</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=12)</data>
                            <data>0.782</data>
                            <data>7.159</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>7.392</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.392</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N53</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.422</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.422</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N54</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.452</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.452</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N55</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.482</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.482</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N56</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.512</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.512</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N57</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_6/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.236</data>
                            <data>7.748</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_6/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.748</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N30 [6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.399" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>0.034</data>
                            <data>24.399</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.681</data>
            <data>4</data>
            <data>12</data>
            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[5]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>3.303</data>
            <data>1.312 (39.7%)</data>
            <data>1.991 (60.3%)</data>
            <general_container>
                <data>Path #3: setup slack is 16.681(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.718" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.745</data>
                            <data>5.489</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="26">nt_ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.239</data>
                            <data>5.728</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N4_mux4_4/Z (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.464</data>
                            <data>6.192</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N77</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/I3 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>6.377</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=12)</data>
                            <data>0.782</data>
                            <data>7.159</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="46">u_ram_wr/N5</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>7.392</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.392</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N53</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.422</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.422</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N54</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.452</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.452</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N55</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.030</data>
                            <data>7.482</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.482</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N56</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.236</data>
                            <data>7.718</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="57">u_ram_wr/N18_1_5/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.718</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N30 [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[5]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.399" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>0.034</data>
                            <data>24.399</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>1.145</data>
            <data>1</data>
            <data>4</data>
            <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.192</data>
            <data>0.551 (46.2%)</data>
            <data>0.641 (53.8%)</data>
            <general_container>
                <data>Path #1: hold slack is 1.145(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.607" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.641</data>
                            <data>5.379</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="25">nt_ram_wr_en</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/N29[0]/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.228</data>
                            <data>5.607</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/N29[0]/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.607</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N29 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.462" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.047</data>
                            <data>4.462</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.184</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK</data>
            <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.231</data>
            <data>0.538 (43.7%)</data>
            <data>0.693 (56.3%)</data>
            <general_container>
                <data>Path #2: hold slack is 1.184(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.646" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/Q (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.693</data>
                            <data>5.431</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">rd_flag</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/N13[0]/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.215</data>
                            <data>5.646</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/N13[0]/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.646</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rd/N13 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.462" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.047</data>
                            <data>4.462</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.204</data>
            <data>1</data>
            <data>5</data>
            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.243</data>
            <data>0.573 (46.1%)</data>
            <data>0.670 (53.9%)</data>
            <general_container>
                <data>Path #3: hold slack is 1.204(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.658" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.670</data>
                            <data>5.408</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/N30[0]_1/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.250</data>
                            <data>5.658</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/N30[0]_1/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.658</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N30 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.454" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.039</data>
                            <data>4.454</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>18.298</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>1.530</data>
            <data>0.323 (21.1%)</data>
            <data>1.207 (78.9%)</data>
            <general_container>
                <data>Path #1: recovery slack is 18.298(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.945" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/Q (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.000</data>
                            <data>4.738</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">rd_flag</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_rd/N0/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>4.738</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rd/N0/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.207</data>
                            <data>5.945</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="33">rd_rst</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.243" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.122</data>
                            <data>24.243</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>1.562</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.536</data>
            <data>0.329 (21.4%)</data>
            <data>1.207 (78.6%)</data>
            <general_container>
                <data>Path #1: removal slack is 1.562(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.951" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/CLK (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/Q (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.000</data>
                            <data>4.744</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">rd_flag</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_rd/N0/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>4.744</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rd/N0/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.207</data>
                            <data>5.951</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="33">rd_rst</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.389" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=22)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.026</data>
                            <data>4.389</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 24 of 22560 (0.11%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 24
Total Registers: 20 of 33840 (0.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 60 (0.83%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 29 of 226 (12.83%)
</data>
        </comment>
        <row>
            <data>GTP_DFF_C                   </data>
            <data>19</data>
        </row>
        <row>
            <data>GTP_DFF_CE                   </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_DRM9K                    </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT2                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT3                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT4                     </data>
            <data>5</data>
        </row>
        <row>
            <data>GTP_LUT5                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT5CARRY                </data>
            <data>7</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_OUTBUF                </data>
            <data>27</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/PDS/ip_2port_ram/prj/ip_2port_ram.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:4s</data>
            <data>235</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'ram_rd_addr' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'ram_rd_data' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'ram_wr_addr' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'ram_wr_data' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_en' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net N0</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net N0</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_en' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_2port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>