//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z5saxpyifPfS_

.visible .entry _Z5saxpyifPfS_(
	.param .u32 _Z5saxpyifPfS__param_0,
	.param .f32 _Z5saxpyifPfS__param_1,
	.param .u64 _Z5saxpyifPfS__param_2,
	.param .u64 _Z5saxpyifPfS__param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;


	ld.param.u32 	%r2, [_Z5saxpyifPfS__param_0];
	ld.param.f32 	%f1, [_Z5saxpyifPfS__param_1];
	ld.param.u64 	%rd1, [_Z5saxpyifPfS__param_2];
	ld.param.u64 	%rd2, [_Z5saxpyifPfS__param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f2, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	ld.global.f32 	%f3, [%rd7];
	fma.rn.f32 	%f4, %f2, %f1, %f3;
	st.global.f32 	[%rd7], %f4;

BB0_2:
	ret;
}


