<stg><name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="5" op_3_bw="5" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_31

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="5" op_3_bw="5" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_36, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof

]]></Node>
<StgValue><ssdm name="sof_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:8 %store_ln664 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln664"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body25:1 %j_1 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25:2 %icmp_ln664 = icmp_eq  i12 %j_1, i12 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln664"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25:4 %j_2 = add i12 %j_1, i12 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body25:5 %br_ln664 = br i1 %icmp_ln664, void %for.body25.split, void %for.inc90.exitStub

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split:2 %axi_last = icmp_eq  i12 %j_1, i12 %sub_read

]]></Node>
<StgValue><ssdm name="axi_last"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.body25.split:7 %switch_ln697 = switch i8 %p_read_1, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb72

]]></Node>
<StgValue><ssdm name="switch_ln697"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.inc:2 %switch_ln697 = switch i8 %p_read_1, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb72.1

]]></Node>
<StgValue><ssdm name="switch_ln697"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.inc.1:1 %switch_ln697 = switch i8 %p_read_1, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb72.2

]]></Node>
<StgValue><ssdm name="switch_ln697"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.2:3 %store_ln664 = store i12 %j_2, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln664"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2:4 %br_ln664 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body25.split:0 %specpipeline_ln667 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln667"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body25.split:1 %specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln664"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body25.split:3 %stream_csc_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %stream_csc

]]></Node>
<StgValue><ssdm name="stream_csc_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="36">
<![CDATA[
for.body25.split:4 %pix_rgb = trunc i36 %stream_csc_read

]]></Node>
<StgValue><ssdm name="pix_rgb"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split:5 %pix_444_1 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="pix_444_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split:6 %pix_444 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="pix_444"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
sw.bb72:0 %axi_data_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb

]]></Node>
<StgValue><ssdm name="axi_data_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb72:1 %br_ln704 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
sw.bb:0 %axi_data_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_444_1

]]></Node>
<StgValue><ssdm name="axi_data_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:1 %br_ln701 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln701"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
sw.default:0 %axi_data = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb

]]></Node>
<StgValue><ssdm name="axi_data"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
sw.default:1 %br_ln707 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body25:0 %sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc.2

]]></Node>
<StgValue><ssdm name="sof_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body25:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0">
<![CDATA[
for.inc:0 %axi_data_2 = phi i13 %axi_data, void %sw.default, i13 %axi_data_3, void %sw.bb72, i13 %axi_data_1, void %sw.bb

]]></Node>
<StgValue><ssdm name="axi_data_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="36" op_0_bw="13">
<![CDATA[
for.inc:1 %sext_ln618 = sext i13 %axi_data_2

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.bb72.1:0 %axi_data_6 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="axi_data_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
sw.bb72.1:1 %br_ln704 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.bb.1:0 %axi_data_5 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="axi_data_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.1:1 %br_ln701 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln701"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.default.1:0 %axi_data_4 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="axi_data_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
sw.default.1:1 %br_ln707 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0" op_4_bw="36" op_5_bw="0">
<![CDATA[
for.inc.1:0 %axi_data_7 = phi i36 %axi_data_4, void %sw.default.1, i36 %axi_data_6, void %sw.bb72.1, i36 %axi_data_5, void %sw.bb.1

]]></Node>
<StgValue><ssdm name="axi_data_7"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.bb72.2:0 %axi_data_10 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="axi_data_10"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
sw.bb72.2:1 %br_ln704 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.bb.2:0 %axi_data_9 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_rgb, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="axi_data_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.2:1 %br_ln701 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln701"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.default.2:0 %axi_data_8 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="axi_data_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="p_read_1" val="!0"/>
<literal name="p_read_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
sw.default.2:1 %br_ln707 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0" op_4_bw="36" op_5_bw="0">
<![CDATA[
for.inc.2:0 %axi_data_11 = phi i36 %axi_data_8, void %sw.default.2, i36 %axi_data_10, void %sw.bb72.2, i36 %axi_data_9, void %sw.bb.2

]]></Node>
<StgValue><ssdm name="axi_data_11"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="36">
<![CDATA[
for.inc.2:1 %zext_ln712 = zext i36 %axi_data_11

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="5" op_3_bw="5" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="40" op_9_bw="5" op_10_bw="5" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc.2:2 %write_ln712 = write void @_ssdm_op_Write.axis.volatile.i40P0A.i5P0A.i5P0A.i1P0A.i1P0A.i1P0A.i1P0A, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i40 %zext_ln712, i5 31, i5 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln712"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.inc90.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
