
Loading design for application trce from file versa_ecp5_ae53.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 17:35:28 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               6.114ns  (18.2% logic, 81.8% route), 5 logic levels.

 Constraint Details:

      6.114ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 3.995ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    6.114   (18.2% logic, 81.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[22]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               6.114ns  (18.2% logic, 81.8% route), 5 logic levels.

 Constraint Details:

      6.114ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 3.995ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R30C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    6.114   (18.2% logic, 81.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[30]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               6.094ns  (18.3% logic, 81.7% route), 5 logic levels.

 Constraint Details:

      6.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.015ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    6.094   (18.3% logic, 81.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[28]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               6.094ns  (18.3% logic, 81.7% route), 5 logic levels.

 Constraint Details:

      6.094ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.015ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    6.094   (18.3% logic, 81.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.943ns  (18.7% logic, 81.3% route), 5 logic levels.

 Constraint Details:

      5.943ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.166ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17C.CLK to     R27C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.925     R27C17C.Q1 to     R29C19D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]
CTOF_DEL    ---     0.180     R29C19D.B0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.943   (18.7% logic, 81.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[22]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.943ns  (18.7% logic, 81.3% route), 5 logic levels.

 Constraint Details:

      5.943ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.166ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17C.CLK to     R27C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.925     R27C17C.Q1 to     R29C19D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]
CTOF_DEL    ---     0.180     R29C19D.B0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R30C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.943   (18.7% logic, 81.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[28]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.923ns  (18.8% logic, 81.2% route), 5 logic levels.

 Constraint Details:

      5.923ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.186ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17C.CLK to     R27C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.925     R27C17C.Q1 to     R29C19D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]
CTOF_DEL    ---     0.180     R29C19D.B0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.923   (18.8% logic, 81.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[30]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.923ns  (18.8% logic, 81.2% route), 5 logic levels.

 Constraint Details:

      5.923ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.186ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17C.CLK to     R27C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.925     R27C17C.Q1 to     R29C19D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[12]
CTOF_DEL    ---     0.180     R29C19D.B0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.923   (18.8% logic, 81.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.901ns  (18.9% logic, 81.1% route), 5 logic levels.

 Constraint Details:

      5.901ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3626 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.208ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.428     R31C20C.F0 to     R28C15C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.901   (18.9% logic, 81.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.901ns  (18.9% logic, 81.1% route), 5 logic levels.

 Constraint Details:

      5.901ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.208ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.428     R31C20C.F0 to     R28C15A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.901   (18.9% logic, 81.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[22]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.867ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.867ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.242ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17A.CLK to     R27C17A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.849     R27C17A.Q1 to     R29C19D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]
CTOF_DEL    ---     0.180     R29C19D.D0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R30C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.867   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.867ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.867ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.242ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17A.CLK to     R27C17A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.849     R27C17A.Q1 to     R29C19D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]
CTOF_DEL    ---     0.180     R29C19D.D0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.867   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[22]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.862ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.862ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.247ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R29C17C.CLK to     R29C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.844     R29C17C.Q1 to     R29C19D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]
CTOF_DEL    ---     0.180     R29C19D.C0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R30C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.862   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R29C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.862ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.862ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.247ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R29C17C.CLK to     R29C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.844     R29C17C.Q1 to     R29C19D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]
CTOF_DEL    ---     0.180     R29C19D.C0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.862   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R29C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[30]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.847ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.847ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17A.CLK to     R27C17A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.849     R27C17A.Q1 to     R29C19D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]
CTOF_DEL    ---     0.180     R29C19D.D0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.847   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[28]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.847ns  (19.0% logic, 81.0% route), 5 logic levels.

 Constraint Details:

      5.847ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R27C17A.CLK to     R27C17A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.849     R27C17A.Q1 to     R29C19D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[14]
CTOF_DEL    ---     0.180     R29C19D.D0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.847   (19.0% logic, 81.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R27C17A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[28]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.842ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.842ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.267ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R29C17C.CLK to     R29C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.844     R29C17C.Q1 to     R29C19D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]
CTOF_DEL    ---     0.180     R29C19D.C0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.842   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R29C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[30]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.842ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.842ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.267ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R29C17C.CLK to     R29C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.844     R29C17C.Q1 to     R29C19D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[11]
CTOF_DEL    ---     0.180     R29C19D.C0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.842   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R29C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.834ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.834ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.275ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R28C15A.CLK to     R28C15A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.023     R28C15A.Q1 to     R29C18C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]
CTOF_DEL    ---     0.180     R29C18C.D1 to     R29C18C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5511
ROUTE         1     0.577     R29C18C.F1 to     R30C18D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_13
CTOF_DEL    ---     0.180     R30C18D.B0 to     R30C18D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5060
ROUTE        15     0.505     R30C18D.F0 to     R30C20D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R30C20D.C1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.834   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[22]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.834ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.834ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.275ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R28C15A.CLK to     R28C15A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.023     R28C15A.Q1 to     R29C18C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]
CTOF_DEL    ---     0.180     R29C18C.D1 to     R29C18C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5511
ROUTE         1     0.577     R29C18C.F1 to     R30C18D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_13
CTOF_DEL    ---     0.180     R30C18D.B0 to     R30C18D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5060
ROUTE        15     0.505     R30C18D.F0 to     R30C20D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R30C20D.C1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R30C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.834   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[7]

   Delay:               5.815ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.815ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3624 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.294ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3624:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.342     R31C20C.F0 to     R30C17B.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.815   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C17B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[5]

   Delay:               5.815ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.815ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3623 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.294ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3623:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C17C.CLK to     R26C17C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.096     R26C17C.Q1 to     R29C19D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[13]
CTOF_DEL    ---     0.180     R29C19D.A0 to     R29C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.542     R29C19D.F0 to     R29C19D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_21_N_3L3
CTOF_DEL    ---     0.180     R29C19D.B1 to     R29C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5066
ROUTE         1     0.747     R29C19D.F1 to     R30C20D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1_1
CTOF_DEL    ---     0.180     R30C20D.B1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.342     R31C20C.F0 to     R30C17A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.815   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C17C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3623:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R30C17A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.295ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[28]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.814ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.814ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.295ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R28C15A.CLK to     R28C15A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.023     R28C15A.Q1 to     R29C18C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]
CTOF_DEL    ---     0.180     R29C18C.D1 to     R29C18C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5511
ROUTE         1     0.577     R29C18C.F1 to     R30C18D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_13
CTOF_DEL    ---     0.180     R30C18D.B0 to     R30C18D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5060
ROUTE        15     0.505     R30C18D.F0 to     R30C20D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R30C20D.C1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.814   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.295ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[30]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.814ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      5.814ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.295ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R28C15A.CLK to     R28C15A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     1.023     R28C15A.Q1 to     R29C18C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[4]
CTOF_DEL    ---     0.180     R29C18C.D1 to     R29C18C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5511
ROUTE         1     0.577     R29C18C.F1 to     R30C18D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_13
CTOF_DEL    ---     0.180     R30C18D.B0 to     R30C18D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5060
ROUTE        15     0.505     R30C18D.F0 to     R30C20D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_cnt_20
CTOF_DEL    ---     0.180     R30C20D.C1 to     R30C20D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5055
ROUTE        35     0.975     R30C20D.F1 to     R31C20C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1_sqmuxa_1
CTOF_DEL    ---     0.180     R31C20C.A0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.621     R31C20C.F0 to     R28C21C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.814   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C15A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R28C21C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               5.780ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      5.780ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3637 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.329ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3637 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R26C18A.CLK to     R26C18A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3637 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.805     R26C18A.Q1 to     R29C18D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnt[21]
CTOOFX_DEL  ---     0.306     R29C18D.C1 to   R29C18D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_4470
ROUTE         1     0.718   R29C18D.OFX0 to     R27C18C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_5_N_3L3_1
CTOF_DEL    ---     0.180     R27C18C.A1 to     R27C18C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5063
ROUTE         2     0.968     R27C18C.F1 to     R31C20A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_5_N_3L3
CTOF_DEL    ---     0.180     R31C20A.A1 to     R31C20A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5070
ROUTE         1     0.409     R31C20A.F1 to     R31C20C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/un13_cnt_21_x_RNINVNQ2
CTOF_DEL    ---     0.180     R31C20C.B0 to     R31C20C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_5068
ROUTE        29     1.641     R31C20C.F0 to     R31C18A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    5.780   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3637:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R26C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.777 EXTREF0.REFCLKO to    R31C18A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  166.528MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1686 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.800ns
         The internal maximum frequency of the following component is 312.500 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DCUA       CH0_FF_TXI_CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst

   Delay:               3.200ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.288ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.288ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.922ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.288   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.288ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.288ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.922ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.288   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.287ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.287ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.923ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.287   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.287ns  (50.5% logic, 49.5% route), 9 logic levels.

 Constraint Details:

      3.287ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.923ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.287   (50.5% logic, 49.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.253ns  (50.0% logic, 50.0% route), 8 logic levels.

 Constraint Details:

      3.253ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.957ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.253   (50.0% logic, 50.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.253ns  (50.0% logic, 50.0% route), 8 logic levels.

 Constraint Details:

      3.253ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.957ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.253   (50.0% logic, 50.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.252ns  (50.0% logic, 50.0% route), 8 logic levels.

 Constraint Details:

      3.252ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.958ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.252   (50.0% logic, 50.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.252ns  (50.0% logic, 50.0% route), 8 logic levels.

 Constraint Details:

      3.252ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.958ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.252   (50.0% logic, 50.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.244ns  (49.4% logic, 50.6% route), 8 logic levels.

 Constraint Details:

      3.244ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.966ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34B.B1 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.244   (49.4% logic, 50.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.244ns  (49.4% logic, 50.6% route), 8 logic levels.

 Constraint Details:

      3.244ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.966ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34B.B0 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.244   (49.4% logic, 50.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.243ns  (49.5% logic, 50.5% route), 8 logic levels.

 Constraint Details:

      3.243ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.967ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34B.B0 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.243   (49.5% logic, 50.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.243ns  (49.5% logic, 50.5% route), 8 logic levels.

 Constraint Details:

      3.243ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.967ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34B.B1 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R55C35A.FCI to    R55C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000    R55C35A.FCO to    R55C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R55C35B.FCI to     R55C35B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369
ROUTE         1     0.000     R55C35B.F0 to    R55C35B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.243   (49.5% logic, 50.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.978ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.232ns  (49.6% logic, 50.4% route), 8 logic levels.

 Constraint Details:

      3.232ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.978ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R55C35A.FCI to     R55C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F0 to    R55C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.232   (49.6% logic, 50.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.978ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.232ns  (49.6% logic, 50.4% route), 8 logic levels.

 Constraint Details:

      3.232ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.978ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R55C35A.FCI to     R55C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F0 to    R55C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.232   (49.6% logic, 50.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.231ns  (49.6% logic, 50.4% route), 8 logic levels.

 Constraint Details:

      3.231ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.979ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R55C35A.FCI to     R55C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F0 to    R55C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.231   (49.6% logic, 50.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.231ns  (49.6% logic, 50.4% route), 8 logic levels.

 Constraint Details:

      3.231ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.979ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R55C35A.FCI to     R55C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F0 to    R55C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.231   (49.6% logic, 50.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.209ns  (48.9% logic, 51.1% route), 7 logic levels.

 Constraint Details:

      3.209ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.001ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34B.B0 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.209   (48.9% logic, 51.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.209ns  (48.9% logic, 51.1% route), 7 logic levels.

 Constraint Details:

      3.209ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.001ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34B.B1 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.209   (48.9% logic, 51.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.208ns  (48.9% logic, 51.1% route), 7 logic levels.

 Constraint Details:

      3.208ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.002ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34B.B1 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.208   (48.9% logic, 51.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.208ns  (48.9% logic, 51.1% route), 7 logic levels.

 Constraint Details:

      3.208ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.002ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34B.B0 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R55C35A.FCI to     R55C35A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F1 to    R55C35A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.208   (48.9% logic, 51.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.197ns  (49.1% logic, 50.9% route), 7 logic levels.

 Constraint Details:

      3.197ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.013ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R55C34D.FCI to     R55C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R55C34D.F1 to    R55C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.197   (49.1% logic, 50.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.197ns  (49.1% logic, 50.9% route), 7 logic levels.

 Constraint Details:

      3.197ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.013ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R55C34D.FCI to     R55C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R55C34D.F1 to    R55C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.197   (49.1% logic, 50.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.196ns  (49.1% logic, 50.9% route), 7 logic levels.

 Constraint Details:

      3.196ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.014ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R55C34A.B0 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R55C34D.FCI to     R55C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R55C34D.F1 to    R55C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.196   (49.1% logic, 50.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.196ns  (49.1% logic, 50.9% route), 7 logic levels.

 Constraint Details:

      3.196ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.014ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R53C36C.CLK to     R53C36C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.584     R53C36C.Q1 to     R55C36D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/core_rstn_2
CTOF_DEL    ---     0.180     R55C36D.B1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.770     R55C36D.F0 to     R55C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34A.B1 to    R55C34A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_364
ROUTE         1     0.000    R55C34A.FCO to    R55C34B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R55C34B.FCI to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R55C34D.FCI to     R55C34D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000     R55C34D.F1 to    R55C34D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.196   (49.1% logic, 50.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R53C36C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxStatus_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               3.188ns  (48.6% logic, 51.4% route), 7 logic levels.

 Constraint Details:

      3.188ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.022ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R57C36A.CLK to     R57C36A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         2     0.585     R57C36A.Q1 to     R55C36D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/rxp_status[1]
CTOF_DEL    ---     0.180     R55C36D.A1 to     R55C36D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE         1     0.273     R55C36D.F1 to     R55C36D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R55C36D.D0 to     R55C36D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_5085
ROUTE        11     0.782     R55C36D.F0 to     R55C34B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R55C34B.B1 to    R55C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_365
ROUTE         1     0.000    R55C34B.FCO to    R55C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R55C34C.FCI to    R55C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_366
ROUTE         1     0.000    R55C34C.FCO to    R55C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R55C34D.FCI to    R55C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_367
ROUTE         1     0.000    R55C34D.FCO to    R55C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R55C35A.FCI to     R55C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368
ROUTE         1     0.000     R55C35A.F0 to    R55C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    3.188   (48.6% logic, 51.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_1154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R57C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R55C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  312.500MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.830ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.830ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.380ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.612     R61C34C.Q1 to     R63C34A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R63C34A.A0 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.830   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.830ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.830ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.380ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.612     R61C34C.Q1 to     R63C34A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R63C34A.A1 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.830   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.813ns  (53.1% logic, 46.9% route), 6 logic levels.

 Constraint Details:

      2.813ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.397ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C34C.CLK to     R63C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.595     R63C34C.Q1 to     R63C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R63C34A.B1 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.813   (53.1% logic, 46.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.813ns  (53.1% logic, 46.9% route), 6 logic levels.

 Constraint Details:

      2.813ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.397ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C34C.CLK to     R63C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.595     R63C34C.Q1 to     R63C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R63C34A.B0 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.813   (53.1% logic, 46.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.807ns  (44.8% logic, 55.2% route), 4 logic levels.

 Constraint Details:

      2.807ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.403ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C35D.CLK to     R64C35D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.786     R64C35D.Q0 to     R63C36C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_setcount_4
CTOF_DEL    ---     0.180     R63C36C.B0 to     R63C36C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5337
ROUTE         1     0.763     R63C36C.F0 to     R63C35D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R63C35D.B0 to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.807   (44.8% logic, 55.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C35D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.716ns  (50.4% logic, 49.6% route), 6 logic levels.

 Constraint Details:

      2.716ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.494ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.621     R61C34C.Q0 to     R63C34D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOF_DEL    ---     0.180     R63C34D.C0 to     R63C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5391
ROUTE         2     0.725     R63C34D.F0 to     R63C35B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R63C35B.A1 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.716   (50.4% logic, 49.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.705ns  (55.2% logic, 44.8% route), 6 logic levels.

 Constraint Details:

      2.705ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.505ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.612     R61C34C.Q1 to     R63C34A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R63C34A.A1 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.599   R63C34A.OFX0 to     R62C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R62C34B.B0 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.705   (55.2% logic, 44.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.705ns  (55.2% logic, 44.8% route), 6 logic levels.

 Constraint Details:

      2.705ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.505ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.612     R61C34C.Q1 to     R63C34A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R63C34A.A0 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.599   R63C34A.OFX0 to     R62C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R62C34B.B0 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.705   (55.2% logic, 44.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.704ns  (50.6% logic, 49.4% route), 6 logic levels.

 Constraint Details:

      2.704ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.506ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R61C34C.Q1 to     R63C34D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOF_DEL    ---     0.180     R63C34D.B0 to     R63C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5391
ROUTE         2     0.725     R63C34D.F0 to     R63C35B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R63C35B.A1 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.704   (50.6% logic, 49.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.701ns  (55.4% logic, 44.6% route), 6 logic levels.

 Constraint Details:

      2.701ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.509ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.481     R61C34C.Q0 to     R63C34A.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R63C34A.C1 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.701   (55.4% logic, 44.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.701ns  (55.4% logic, 44.6% route), 6 logic levels.

 Constraint Details:

      2.701ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.509ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.481     R61C34C.Q0 to     R63C34A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R63C34A.C0 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.724   R63C34A.OFX0 to     R63C35B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R63C35B.B0 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.701   (55.4% logic, 44.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.694ns  (46.7% logic, 53.3% route), 4 logic levels.

 Constraint Details:

      2.694ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.516ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C35D.CLK to     R61C35D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         8     0.673     R61C35D.Q0 to     R63C36C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R63C36C.C0 to     R63C36C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5337
ROUTE         1     0.763     R63C36C.F0 to     R63C35D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R63C35D.B0 to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.694   (46.7% logic, 53.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C35D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.694ns  (52.9% logic, 47.1% route), 7 logic levels.

 Constraint Details:

      2.694ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.516ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R62C35A.CLK to     R62C35A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R62C35A.Q0 to     R62C33D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R62C33D.D0 to     R62C33D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729
ROUTE        24     0.960     R62C33D.F0 to     R63C35A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R63C35A.A1 to    R63C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R63C35A.FCO to    R63C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R63C35B.FCI to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.694   (52.9% logic, 47.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.517ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.693ns  (53.0% logic, 47.0% route), 7 logic levels.

 Constraint Details:

      2.693ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.517ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R62C35A.CLK to     R62C35A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.308     R62C35A.Q0 to     R62C33D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R62C33D.D0 to     R62C33D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729
ROUTE        24     0.959     R62C33D.F0 to     R63C35A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R63C35A.B1 to    R63C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R63C35A.FCO to    R63C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R63C35B.FCI to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.693   (53.0% logic, 47.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.689ns  (50.9% logic, 49.1% route), 6 logic levels.

 Constraint Details:

      2.689ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.521ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C34C.CLK to     R63C34C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         5     0.594     R63C34C.Q0 to     R63C34D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R63C34D.A0 to     R63C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5391
ROUTE         2     0.725     R63C34D.F0 to     R63C35B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R63C35B.A1 to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.689   (50.9% logic, 49.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.688ns  (55.6% logic, 44.4% route), 6 logic levels.

 Constraint Details:

      2.688ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.522ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C34C.CLK to     R63C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.595     R63C34C.Q1 to     R63C34A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R63C34A.B0 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.599   R63C34A.OFX0 to     R62C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R62C34B.B0 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.688   (55.6% logic, 44.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.688ns  (55.6% logic, 44.4% route), 6 logic levels.

 Constraint Details:

      2.688ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.522ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C34C.CLK to     R63C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.595     R63C34C.Q1 to     R63C34A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R63C34A.B1 to   R63C34A.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_4474
ROUTE         2     0.599   R63C34A.OFX0 to     R62C34B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R62C34B.B0 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.688   (55.6% logic, 44.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.531ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.679ns  (47.0% logic, 53.0% route), 4 logic levels.

 Constraint Details:

      2.679ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.531ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C35D.CLK to     R61C35D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         8     0.658     R61C35D.Q0 to     R62C35D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R62C35D.C0 to     R62C35D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393
ROUTE         1     0.763     R62C35D.F0 to     R62C34D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_cmp_set
C0TOFCO_DE  ---     0.355     R62C34D.B0 to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.679   (47.0% logic, 53.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C35D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.534ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.676ns  (53.3% logic, 46.7% route), 7 logic levels.

 Constraint Details:

      2.676ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.534ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R62C33D.CLK to     R62C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.290     R62C33D.Q0 to     R62C33D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0
CTOF_DEL    ---     0.180     R62C33D.C0 to     R62C33D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729
ROUTE        24     0.960     R62C33D.F0 to     R63C35A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R63C35A.A1 to    R63C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R63C35A.FCO to    R63C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R63C35B.FCI to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.676   (53.3% logic, 46.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.675ns  (53.3% logic, 46.7% route), 7 logic levels.

 Constraint Details:

      2.675ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.535ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R62C33D.CLK to     R62C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.290     R62C33D.Q0 to     R62C33D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0
CTOF_DEL    ---     0.180     R62C33D.C0 to     R62C33D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729
ROUTE        24     0.959     R62C33D.F0 to     R63C35A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R63C35A.B1 to    R63C35A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_351
ROUTE         1     0.000    R63C35A.FCO to    R63C35B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R63C35B.FCI to    R63C35B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_352
ROUTE         1     0.000    R63C35B.FCO to    R63C35C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R63C35C.FCI to    R63C35C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_353
ROUTE         1     0.000    R63C35C.FCO to    R63C35D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R63C35D.FCI to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.675   (53.3% logic, 46.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.622ns  (47.9% logic, 52.1% route), 4 logic levels.

 Constraint Details:

      2.622ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.588ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R63C34C.CLK to     R63C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         9     0.603     R63C34C.Q1 to     R63C36C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOF_DEL    ---     0.180     R63C36C.A0 to     R63C36C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5337
ROUTE         1     0.763     R63C36C.F0 to     R63C35D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R63C35D.B0 to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.622   (47.9% logic, 52.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.622ns  (48.0% logic, 52.0% route), 4 logic levels.

 Constraint Details:

      2.622ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.588ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R64C35D.CLK to     R64C35D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.786     R64C35D.Q0 to     R63C36C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_setcount_4
CTOF_DEL    ---     0.180     R63C36C.B1 to     R63C36C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5337
ROUTE         1     0.578     R63C36C.F1 to     R63C35D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_set
C0TOFCO_DE  ---     0.355     R63C35D.A0 to    R63C35D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_354
ROUTE         1     0.000    R63C35D.FCO to    R63C36A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R63C36A.FCI to     R63C36A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319
ROUTE         1     0.000     R63C36A.F0 to    R63C36A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.622   (48.0% logic, 52.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R64C35D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R63C36A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.619ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.591ns  (52.9% logic, 47.1% route), 6 logic levels.

 Constraint Details:

      2.591ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.619ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         3     0.621     R61C34C.Q0 to     R63C34D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOF_DEL    ---     0.180     R63C34D.C0 to     R63C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5391
ROUTE         2     0.600     R63C34D.F0 to     R62C34B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R62C34B.A1 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.591   (52.9% logic, 47.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_79  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.588ns  (48.6% logic, 51.4% route), 4 logic levels.

 Constraint Details:

      2.588ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.622ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R62C35D.CLK to     R62C35D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.567     R62C35D.Q0 to     R62C35D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_4
CTOF_DEL    ---     0.180     R62C35D.B0 to     R62C35D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393
ROUTE         1     0.763     R62C35D.F0 to     R62C34D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_cmp_set
C0TOFCO_DE  ---     0.355     R62C34D.B0 to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.588   (48.6% logic, 51.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.579ns  (53.0% logic, 47.0% route), 6 logic levels.

 Constraint Details:

      2.579ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.631ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R61C34C.CLK to     R61C34C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.611     R61C34C.Q1 to     R63C34D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOF_DEL    ---     0.180     R63C34D.B0 to     R63C34D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_5391
ROUTE         2     0.600     R63C34D.F0 to     R62C34B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R62C34B.A1 to    R62C34B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_334
ROUTE         1     0.000    R62C34B.FCO to    R62C34C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R62C34C.FCI to    R62C34C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_335
ROUTE         1     0.000    R62C34C.FCO to    R62C34D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R62C34D.FCI to    R62C34D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_336
ROUTE         1     0.000    R62C34D.FCO to    R62C35A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R62C35A.FCI to     R62C35A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337
ROUTE         1     0.000     R62C35A.F0 to    R62C35A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.579   (53.0% logic, 47.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R61C34C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R62C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  381.679MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.053ns  (56.6% logic, 43.4% route), 12 logic levels.

 Constraint Details:

      3.053ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.157ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R40C50B.CLK to     R40C50B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.728     R40C50B.Q0 to     R41C50B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]
C0TOFCO_DE  ---     0.355     R41C50B.B0 to    R41C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_270
ROUTE         1     0.000    R41C50B.FCO to    R41C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_2
FCITOFCO_D  ---     0.056    R41C50C.FCI to    R41C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_271
ROUTE         1     0.000    R41C50C.FCO to    R41C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_4
FCITOFCO_D  ---     0.056    R41C50D.FCI to    R41C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_272
ROUTE         1     0.000    R41C50D.FCO to    R41C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_6
FCITOFCO_D  ---     0.056    R41C51A.FCI to    R41C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_273
ROUTE         1     0.000    R41C51A.FCO to    R41C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_8
FCITOFCO_D  ---     0.056    R41C51B.FCI to    R41C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_274
ROUTE         1     0.000    R41C51B.FCO to    R41C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_10
FCITOFCO_D  ---     0.056    R41C51C.FCI to    R41C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_275
ROUTE         1     0.000    R41C51C.FCO to    R41C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_12
FCITOFCO_D  ---     0.056    R41C51D.FCI to    R41C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_276
ROUTE         1     0.000    R41C51D.FCO to    R41C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_14
FCITOFCO_D  ---     0.056    R41C52A.FCI to    R41C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_277
ROUTE         1     0.000    R41C52A.FCO to    R41C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_16
FCITOFCO_D  ---     0.056    R41C52B.FCI to    R41C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_278
ROUTE         1     0.000    R41C52B.FCO to    R41C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_18
FCITOF1_DE  ---     0.349    R41C52C.FCI to     R41C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_279
ROUTE         1     0.598     R41C52C.F1 to     R41C54B.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_11[20]
CTOF_DEL    ---     0.180     R41C54B.C1 to     R41C54B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668
ROUTE         1     0.000     R41C54B.F1 to    R41C54B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.053   (56.6% logic, 43.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R41C54B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.052ns  (59.5% logic, 40.5% route), 14 logic levels.

 Constraint Details:

      3.052ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.158ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50A.A1 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.052   (59.5% logic, 40.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.052ns  (59.5% logic, 40.5% route), 14 logic levels.

 Constraint Details:

      3.052ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.158ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50A.A0 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.052   (59.5% logic, 40.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.017ns  (55.4% logic, 44.6% route), 11 logic levels.

 Constraint Details:

      3.017ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3667 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R40C50B.CLK to     R40C50B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.728     R40C50B.Q0 to     R41C50B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[1]
C0TOFCO_DE  ---     0.355     R41C50B.B0 to    R41C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_270
ROUTE         1     0.000    R41C50B.FCO to    R41C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_2
FCITOFCO_D  ---     0.056    R41C50C.FCI to    R41C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_271
ROUTE         1     0.000    R41C50C.FCO to    R41C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_4
FCITOFCO_D  ---     0.056    R41C50D.FCI to    R41C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_272
ROUTE         1     0.000    R41C50D.FCO to    R41C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_6
FCITOFCO_D  ---     0.056    R41C51A.FCI to    R41C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_273
ROUTE         1     0.000    R41C51A.FCO to    R41C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_8
FCITOFCO_D  ---     0.056    R41C51B.FCI to    R41C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_274
ROUTE         1     0.000    R41C51B.FCO to    R41C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_10
FCITOFCO_D  ---     0.056    R41C51C.FCI to    R41C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_275
ROUTE         1     0.000    R41C51C.FCO to    R41C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_12
FCITOFCO_D  ---     0.056    R41C51D.FCI to    R41C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_276
ROUTE         1     0.000    R41C51D.FCO to    R41C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_14
FCITOFCO_D  ---     0.056    R41C52A.FCI to    R41C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_277
ROUTE         1     0.000    R41C52A.FCO to    R41C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_16
FCITOF1_DE  ---     0.349    R41C52B.FCI to     R41C52B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_278
ROUTE         1     0.618     R41C52B.F1 to     R42C54D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_11[18]
CTOF_DEL    ---     0.180     R42C54D.D1 to     R42C54D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3667
ROUTE         1     0.000     R42C54D.F1 to    R42C54D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.017   (55.4% logic, 44.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C54D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.017ns  (59.0% logic, 41.0% route), 13 logic levels.

 Constraint Details:

      3.017ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50A.A0 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.017   (59.0% logic, 41.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               3.017ns  (59.0% logic, 41.0% route), 13 logic levels.

 Constraint Details:

      3.017ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50A.A1 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    3.017   (59.0% logic, 41.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.996ns  (58.7% logic, 41.3% route), 13 logic levels.

 Constraint Details:

      2.996ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50B.A0 to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.996   (58.7% logic, 41.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.996ns  (58.7% logic, 41.3% route), 13 logic levels.

 Constraint Details:

      2.996ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50B.A1 to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.996   (58.7% logic, 41.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.996ns  (58.7% logic, 41.3% route), 13 logic levels.

 Constraint Details:

      2.996ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50A.A0 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R40C52C.FCI to     R40C52C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F0 to    R40C52C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.996   (58.7% logic, 41.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.996ns  (58.7% logic, 41.3% route), 13 logic levels.

 Constraint Details:

      2.996ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50A.A1 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R40C52C.FCI to     R40C52C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F0 to    R40C52C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.996   (58.7% logic, 41.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.217ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.993ns  (60.7% logic, 39.3% route), 14 logic levels.

 Constraint Details:

      2.993ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.217ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R43C50B.CLK to     R43C50B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         1     0.717     R43C50B.Q0 to     R43C52A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]
C1TOFCO_DE  ---     0.355     R43C52A.B1 to    R43C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_231
ROUTE         1     0.000    R43C52A.FCO to    R43C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_0
FCITOFCO_D  ---     0.056    R43C52B.FCI to    R43C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_232
ROUTE         1     0.000    R43C52B.FCO to    R43C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_2
FCITOFCO_D  ---     0.056    R43C52C.FCI to    R43C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_233
ROUTE         1     0.000    R43C52C.FCO to    R43C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_4
FCITOFCO_D  ---     0.056    R43C52D.FCI to    R43C52D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_234
ROUTE         1     0.000    R43C52D.FCO to    R43C53A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_6
FCITOFCO_D  ---     0.056    R43C53A.FCI to    R43C53A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_235
ROUTE         1     0.000    R43C53A.FCO to    R43C53B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_8
FCITOFCO_D  ---     0.056    R43C53B.FCI to    R43C53B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_236
ROUTE         1     0.000    R43C53B.FCO to    R43C53C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_10
FCITOFCO_D  ---     0.056    R43C53C.FCI to    R43C53C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_237
ROUTE         1     0.000    R43C53C.FCO to    R43C53D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_12
FCITOFCO_D  ---     0.056    R43C53D.FCI to    R43C53D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_238
ROUTE         1     0.000    R43C53D.FCO to    R43C54A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_14
FCITOFCO_D  ---     0.056    R43C54A.FCI to    R43C54A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_239
ROUTE         1     0.000    R43C54A.FCO to    R43C54B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_16
FCITOFCO_D  ---     0.056    R43C54B.FCI to    R43C54B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_240
ROUTE         1     0.000    R43C54B.FCO to    R43C54C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_18
FCITOFCO_D  ---     0.056    R43C54C.FCI to    R43C54C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_241
ROUTE         1     0.000    R43C54C.FCO to    R43C54D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_20
FCITOF0_DE  ---     0.328    R43C54D.FCI to     R43C54D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_242
ROUTE         1     0.458     R43C54D.F0 to     R41C54A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_s_21_0_S0
CTOF_DEL    ---     0.180     R41C54A.C0 to     R41C54A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669
ROUTE         1     0.000     R41C54A.F0 to    R41C54A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.993   (60.7% logic, 39.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R43C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R41C54A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.981ns  (51.5% logic, 48.5% route), 9 logic levels.

 Constraint Details:

      2.981ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.229ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.855     R40C49D.F0 to     R40C51B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C51B.A1 to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.981   (51.5% logic, 48.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.981ns  (51.5% logic, 48.5% route), 9 logic levels.

 Constraint Details:

      2.981ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.229ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.855     R40C49D.F0 to     R40C51B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C51B.A0 to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.981   (51.5% logic, 48.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.975ns  (59.9% logic, 40.1% route), 13 logic levels.

 Constraint Details:

      2.975ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.235ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R40C50A.CLK to     R40C50A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.596     R40C50A.Q1 to     R41C50A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]
C1TOFCO_DE  ---     0.355     R41C50A.B1 to    R41C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_269
ROUTE         1     0.000    R41C50A.FCO to    R41C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_0
FCITOFCO_D  ---     0.056    R41C50B.FCI to    R41C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_270
ROUTE         1     0.000    R41C50B.FCO to    R41C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_2
FCITOFCO_D  ---     0.056    R41C50C.FCI to    R41C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_271
ROUTE         1     0.000    R41C50C.FCO to    R41C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_4
FCITOFCO_D  ---     0.056    R41C50D.FCI to    R41C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_272
ROUTE         1     0.000    R41C50D.FCO to    R41C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_6
FCITOFCO_D  ---     0.056    R41C51A.FCI to    R41C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_273
ROUTE         1     0.000    R41C51A.FCO to    R41C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_8
FCITOFCO_D  ---     0.056    R41C51B.FCI to    R41C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_274
ROUTE         1     0.000    R41C51B.FCO to    R41C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_10
FCITOFCO_D  ---     0.056    R41C51C.FCI to    R41C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_275
ROUTE         1     0.000    R41C51C.FCO to    R41C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_12
FCITOFCO_D  ---     0.056    R41C51D.FCI to    R41C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_276
ROUTE         1     0.000    R41C51D.FCO to    R41C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_14
FCITOFCO_D  ---     0.056    R41C52A.FCI to    R41C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_277
ROUTE         1     0.000    R41C52A.FCO to    R41C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_16
FCITOFCO_D  ---     0.056    R41C52B.FCI to    R41C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_278
ROUTE         1     0.000    R41C52B.FCO to    R41C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_3_cry_18
FCITOF1_DE  ---     0.349    R41C52C.FCI to     R41C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_279
ROUTE         1     0.598     R41C52C.F1 to     R41C54B.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_11[20]
CTOF_DEL    ---     0.180     R41C54B.C1 to     R41C54B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668
ROUTE         1     0.000     R41C54B.F1 to    R41C54B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.975   (59.9% logic, 40.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R41C54B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.965ns  (57.5% logic, 42.5% route), 12 logic levels.

 Constraint Details:

      2.965ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.245ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.671     R40C49D.F0 to     R40C50C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50C.B0 to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.965   (57.5% logic, 42.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.965ns  (57.5% logic, 42.5% route), 12 logic levels.

 Constraint Details:

      2.965ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.245ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.671     R40C49D.F0 to     R40C50C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50C.B1 to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.965   (57.5% logic, 42.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.961ns  (58.3% logic, 41.7% route), 12 logic levels.

 Constraint Details:

      2.961ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.249ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50A.A1 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R40C52B.FCI to     R40C52B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R40C52B.F1 to    R40C52B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.961   (58.3% logic, 41.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.961ns  (58.3% logic, 41.7% route), 12 logic levels.

 Constraint Details:

      2.961ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.249ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50A.A0 to    R40C50A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000    R40C50A.FCO to    R40C50B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R40C50B.FCI to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R40C52B.FCI to     R40C52B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R40C52B.F1 to    R40C52B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.961   (58.3% logic, 41.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.961ns  (58.3% logic, 41.7% route), 12 logic levels.

 Constraint Details:

      2.961ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.249ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C50B.A0 to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.961   (58.3% logic, 41.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.961ns  (58.3% logic, 41.7% route), 12 logic levels.

 Constraint Details:

      2.961ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.249ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.646     R40C49D.F0 to     R40C50B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C50B.A1 to    R40C50B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000    R40C50B.FCO to    R40C50C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R40C50C.FCI to    R40C50C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000    R40C50C.FCO to    R40C50D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R40C50D.FCI to    R40C50D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000    R40C50D.FCO to    R40C51A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R40C51A.FCI to    R40C51A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000    R40C51A.FCO to    R40C51B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R40C51B.FCI to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.961   (58.3% logic, 41.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.949ns  (59.7% logic, 40.3% route), 13 logic levels.

 Constraint Details:

      2.949ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3659 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3659 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R43C50D.CLK to     R43C50D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3659 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.729     R43C50D.Q0 to     R43C52B.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[1]
C0TOFCO_DE  ---     0.355     R43C52B.B0 to    R43C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_232
ROUTE         1     0.000    R43C52B.FCO to    R43C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_2
FCITOFCO_D  ---     0.056    R43C52C.FCI to    R43C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_233
ROUTE         1     0.000    R43C52C.FCO to    R43C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_4
FCITOFCO_D  ---     0.056    R43C52D.FCI to    R43C52D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_234
ROUTE         1     0.000    R43C52D.FCO to    R43C53A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_6
FCITOFCO_D  ---     0.056    R43C53A.FCI to    R43C53A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_235
ROUTE         1     0.000    R43C53A.FCO to    R43C53B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_8
FCITOFCO_D  ---     0.056    R43C53B.FCI to    R43C53B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_236
ROUTE         1     0.000    R43C53B.FCO to    R43C53C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_10
FCITOFCO_D  ---     0.056    R43C53C.FCI to    R43C53C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_237
ROUTE         1     0.000    R43C53C.FCO to    R43C53D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_12
FCITOFCO_D  ---     0.056    R43C53D.FCI to    R43C53D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_238
ROUTE         1     0.000    R43C53D.FCO to    R43C54A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_14
FCITOFCO_D  ---     0.056    R43C54A.FCI to    R43C54A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_239
ROUTE         1     0.000    R43C54A.FCO to    R43C54B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_16
FCITOFCO_D  ---     0.056    R43C54B.FCI to    R43C54B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_240
ROUTE         1     0.000    R43C54B.FCO to    R43C54C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_18
FCITOFCO_D  ---     0.056    R43C54C.FCI to    R43C54C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_241
ROUTE         1     0.000    R43C54C.FCO to    R43C54D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_20
FCITOF0_DE  ---     0.328    R43C54D.FCI to     R43C54D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_242
ROUTE         1     0.458     R43C54D.F0 to     R41C54A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_s_21_0_S0
CTOF_DEL    ---     0.180     R41C54A.C0 to     R41C54A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669
ROUTE         1     0.000     R41C54A.F0 to    R41C54A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.949   (59.7% logic, 40.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R43C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3669:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R41C54A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.948ns  (60.5% logic, 39.5% route), 13 logic levels.

 Constraint Details:

      2.948ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R43C50B.CLK to     R43C50B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         1     0.717     R43C50B.Q0 to     R43C52A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]
C1TOFCO_DE  ---     0.355     R43C52A.B1 to    R43C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_231
ROUTE         1     0.000    R43C52A.FCO to    R43C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_0
FCITOFCO_D  ---     0.056    R43C52B.FCI to    R43C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_232
ROUTE         1     0.000    R43C52B.FCO to    R43C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_2
FCITOFCO_D  ---     0.056    R43C52C.FCI to    R43C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_233
ROUTE         1     0.000    R43C52C.FCO to    R43C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_4
FCITOFCO_D  ---     0.056    R43C52D.FCI to    R43C52D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_234
ROUTE         1     0.000    R43C52D.FCO to    R43C53A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_6
FCITOFCO_D  ---     0.056    R43C53A.FCI to    R43C53A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_235
ROUTE         1     0.000    R43C53A.FCO to    R43C53B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_8
FCITOFCO_D  ---     0.056    R43C53B.FCI to    R43C53B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_236
ROUTE         1     0.000    R43C53B.FCO to    R43C53C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_10
FCITOFCO_D  ---     0.056    R43C53C.FCI to    R43C53C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_237
ROUTE         1     0.000    R43C53C.FCO to    R43C53D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_12
FCITOFCO_D  ---     0.056    R43C53D.FCI to    R43C53D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_238
ROUTE         1     0.000    R43C53D.FCO to    R43C54A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_14
FCITOFCO_D  ---     0.056    R43C54A.FCI to    R43C54A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_239
ROUTE         1     0.000    R43C54A.FCO to    R43C54B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_16
FCITOFCO_D  ---     0.056    R43C54B.FCI to    R43C54B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_240
ROUTE         1     0.000    R43C54B.FCO to    R43C54C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_18
FCITOF1_DE  ---     0.349    R43C54C.FCI to     R43C54C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_241
ROUTE         1     0.448     R43C54C.F1 to     R41C54B.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2_0_cry_19_0_S1
CTOF_DEL    ---     0.180     R41C54B.D1 to     R41C54B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668
ROUTE         1     0.000     R41C54B.F1 to    R41C54B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff_1_m_6_175_i_m2[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.948   (60.5% logic, 39.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R43C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R41C54B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.946ns  (51.0% logic, 49.0% route), 8 logic levels.

 Constraint Details:

      2.946ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.264ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.855     R40C49D.F0 to     R40C51B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C51B.A0 to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.946   (51.0% logic, 49.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.946ns  (50.2% logic, 49.8% route), 8 logic levels.

 Constraint Details:

      2.946ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.264ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.876     R40C49D.F0 to     R40C51C.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R40C51C.B0 to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R40C52C.FCI to    R40C52C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000    R40C52C.FCO to    R40C52D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R40C52D.FCI to     R40C52D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263
ROUTE         1     0.000     R40C52D.F0 to    R40C52D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.946   (50.2% logic, 49.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               2.946ns  (51.0% logic, 49.0% route), 8 logic levels.

 Constraint Details:

      2.946ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.264ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.590     R42C49C.Q1 to     R40C49D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2
CTOF_DEL    ---     0.180     R40C49D.B0 to     R40C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5712
ROUTE        23     0.855     R40C49D.F0 to     R40C51B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R40C51B.A1 to    R40C51B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000    R40C51B.FCO to    R40C51C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R40C51C.FCI to    R40C51C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000    R40C51C.FCO to    R40C51D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R40C51D.FCI to    R40C51D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000    R40C51D.FCO to    R40C52A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R40C52A.FCI to    R40C52A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000    R40C52A.FCO to    R40C52B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R40C52B.FCI to    R40C52B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000    R40C52B.FCO to    R40C52C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R40C52C.FCI to     R40C52C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262
ROUTE         1     0.000     R40C52C.F1 to    R40C52C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    2.946   (51.0% logic, 49.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R40C52C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  351.741MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u1_clk_125" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.156ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.974ns  (75.1% logic, 24.9% route), 6 logic levels.

 Constraint Details:

      6.974ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.156ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO32 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.023 EBR_R34C64.DO32 to     R39C69C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[14]
CTOF_DEL    ---     0.180     R39C69C.D0 to     R39C69C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6125
ROUTE         1     0.717     R39C69C.F0 to     R39C71C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[4]
C1TOFCO_DE  ---     0.355     R39C71C.B1 to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOFCO_D  ---     0.056    R39C72A.FCI to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.974   (75.1% logic, 24.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[8]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.939ns  (74.9% logic, 25.1% route), 5 logic levels.

 Constraint Details:

      6.939ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.191ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO32 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.023 EBR_R34C64.DO32 to     R39C69C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[14]
CTOF_DEL    ---     0.180     R39C69C.D0 to     R39C69C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6125
ROUTE         1     0.717     R39C69C.F0 to     R39C71C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[4]
C1TOFCO_DE  ---     0.355     R39C71C.B1 to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF1_DE  ---     0.349    R39C72A.FCI to     R39C72A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F1 to    R39C72A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[8] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.939   (74.9% logic, 25.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.918ns  (74.8% logic, 25.2% route), 5 logic levels.

 Constraint Details:

      6.918ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.212ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO32 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.023 EBR_R34C64.DO32 to     R39C69C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[14]
CTOF_DEL    ---     0.180     R39C69C.D0 to     R39C69C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6125
ROUTE         1     0.717     R39C69C.F0 to     R39C71C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[4]
C1TOFCO_DE  ---     0.355     R39C71C.B1 to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF0_DE  ---     0.328    R39C72A.FCI to     R39C72A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F0 to    R39C72A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.918   (74.8% logic, 25.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.903ns  (77.4% logic, 22.6% route), 8 logic levels.

 Constraint Details:

      6.903ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.227ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOFCO_D  ---     0.056    R39C72A.FCI to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.903   (77.4% logic, 22.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.896ns  (76.7% logic, 23.3% route), 7 logic levels.

 Constraint Details:

      6.896ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.234ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOFCO_D  ---     0.056    R39C72A.FCI to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.896   (76.7% logic, 23.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[6]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.883ns  (74.7% logic, 25.3% route), 4 logic levels.

 Constraint Details:

      6.883ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.247ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO32 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.023 EBR_R34C64.DO32 to     R39C69C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[14]
CTOF_DEL    ---     0.180     R39C69C.D0 to     R39C69C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6125
ROUTE         1     0.717     R39C69C.F0 to     R39C71C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[4]
C1TOFCO_DE  ---     0.355     R39C71C.B1 to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF1_DE  ---     0.349    R39C71D.FCI to     R39C71D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F1 to    R39C71D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[6] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.883   (74.7% logic, 25.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.868ns  (74.9% logic, 25.1% route), 4 logic levels.

 Constraint Details:

      6.868ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.278 EBR_R34C64.CLKR to EBR_R34C64.DO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.010 EBR_R34C64.DO0 to     R39C70A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[18]
CTOF_DEL    ---     0.180     R39C70A.D0 to     R39C70A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6129
ROUTE         1     0.717     R39C70A.F0 to     R39C72A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[8]
C1TOFCO_DE  ---     0.355     R39C72A.B1 to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.868   (74.9% logic, 25.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[8]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.868ns  (77.3% logic, 22.7% route), 7 logic levels.

 Constraint Details:

      6.868ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF1_DE  ---     0.349    R39C72A.FCI to     R39C72A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F1 to    R39C72A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[8] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.868   (77.3% logic, 22.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[5]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.862ns  (74.6% logic, 25.4% route), 4 logic levels.

 Constraint Details:

      6.862ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.268ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO32 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     1.023 EBR_R34C64.DO32 to     R39C69C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[14]
CTOF_DEL    ---     0.180     R39C69C.D0 to     R39C69C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6125
ROUTE         1     0.717     R39C69C.F0 to     R39C71C.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[4]
C1TOFCO_DE  ---     0.355     R39C71C.B1 to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF0_DE  ---     0.328    R39C71D.FCI to     R39C71D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F0 to    R39C71D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[5] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.862   (74.6% logic, 25.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[8]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.861ns  (76.6% logic, 23.4% route), 6 logic levels.

 Constraint Details:

      6.861ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.269ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF1_DE  ---     0.349    R39C72A.FCI to     R39C72A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F1 to    R39C72A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[8] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.861   (76.6% logic, 23.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.847ns  (77.3% logic, 22.7% route), 7 logic levels.

 Constraint Details:

      6.847ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.283ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF0_DE  ---     0.328    R39C72A.FCI to     R39C72A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F0 to    R39C72A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.847   (77.3% logic, 22.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.840ns  (76.5% logic, 23.5% route), 6 logic levels.

 Constraint Details:

      6.840ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.290ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOFCO_D  ---     0.056    R39C71D.FCI to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF0_DE  ---     0.328    R39C72A.FCI to     R39C72A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F0 to    R39C72A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.840   (76.5% logic, 23.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[6]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.812ns  (77.1% logic, 22.9% route), 6 logic levels.

 Constraint Details:

      6.812ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.318ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF1_DE  ---     0.349    R39C71D.FCI to     R39C71D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F1 to    R39C71D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[6] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.812   (77.1% logic, 22.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[6]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.805ns  (76.4% logic, 23.6% route), 5 logic levels.

 Constraint Details:

      6.805ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.325ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF1_DE  ---     0.349    R39C71D.FCI to     R39C71D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F1 to    R39C71D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[6] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.805   (76.4% logic, 23.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[5]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.791ns  (77.1% logic, 22.9% route), 6 logic levels.

 Constraint Details:

      6.791ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.339ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF0_DE  ---     0.328    R39C71D.FCI to     R39C71D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F0 to    R39C71D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[5] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.791   (77.1% logic, 22.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.786ns  (76.3% logic, 23.7% route), 5 logic levels.

 Constraint Details:

      6.786ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.344ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO33 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO33 to     R39C69B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[15]
CTOF_DEL    ---     0.180     R39C69B.D0 to     R39C69B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6126
ROUTE         1     0.717     R39C69B.F0 to     R39C71D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[5]
C0TOFCO_DE  ---     0.355     R39C71D.B0 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOFCO_D  ---     0.056    R39C72A.FCI to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.786   (76.3% logic, 23.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[9]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.786ns  (76.3% logic, 23.7% route), 5 logic levels.

 Constraint Details:

      6.786ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.344ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO34 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO34 to     R39C69D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[16]
CTOF_DEL    ---     0.180     R39C69D.D0 to     R39C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6127
ROUTE         1     0.717     R39C69D.F0 to     R39C71D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[6]
C1TOFCO_DE  ---     0.355     R39C71D.B1 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOFCO_D  ---     0.056    R39C72A.FCI to    R39C72A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000    R39C72A.FCO to    R39C72B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[8]
FCITOF0_DE  ---     0.328    R39C72B.FCI to     R39C72B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761
ROUTE         1     0.000     R39C72B.F0 to    R39C72B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[9] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.786   (76.3% logic, 23.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72B.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[5]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.784ns  (76.3% logic, 23.7% route), 5 logic levels.

 Constraint Details:

      6.784ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.346ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOFCO_D  ---     0.056    R39C71C.FCI to    R39C71C.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000    R39C71C.FCO to    R39C71D.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[4]
FCITOF0_DE  ---     0.328    R39C71D.FCI to     R39C71D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000     R39C71D.F0 to    R39C71D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[5] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.784   (76.3% logic, 23.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71D.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.374ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[4]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.756ns  (77.0% logic, 23.0% route), 5 logic levels.

 Constraint Details:

      6.756ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.374ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOF1_DE  ---     0.349    R39C71C.FCI to     R39C71C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000     R39C71C.F1 to    R39C71C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[4] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.756   (77.0% logic, 23.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[8]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.751ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      6.751ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.379ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO33 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO33 to     R39C69B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[15]
CTOF_DEL    ---     0.180     R39C69B.D0 to     R39C69B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6126
ROUTE         1     0.717     R39C69B.F0 to     R39C71D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[5]
C0TOFCO_DE  ---     0.355     R39C71D.B0 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF1_DE  ---     0.349    R39C72A.FCI to     R39C72A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F1 to    R39C72A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[8] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.751   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[8]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.751ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      6.751ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.379ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO34 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO34 to     R39C69D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[16]
CTOF_DEL    ---     0.180     R39C69D.D0 to     R39C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6127
ROUTE         1     0.717     R39C69D.F0 to     R39C71D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[6]
C1TOFCO_DE  ---     0.355     R39C71D.B1 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF1_DE  ---     0.349    R39C72A.FCI to     R39C72A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F1 to    R39C72A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[8] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.751   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[4]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.749ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      6.749ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO30 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.820 EBR_R34C64.DO30 to     R36C69D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[12]
CTOF_DEL    ---     0.180     R36C69D.C0 to     R36C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6123
ROUTE         1     0.786     R36C69D.F0 to     R39C71B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[2]
C1TOFCO_DE  ---     0.355     R39C71B.A1 to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOF1_DE  ---     0.349    R39C71C.FCI to     R39C71C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000     R39C71C.F1 to    R39C71C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[4] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.749   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[3]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.735ns  (76.9% logic, 23.1% route), 5 logic levels.

 Constraint Details:

      6.735ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.395ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO28 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.810 EBR_R34C64.DO28 to     R35C71B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[10]
CTOF_DEL    ---     0.180     R35C71B.D0 to     R35C71B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6121
ROUTE         1     0.747     R35C71B.F0 to     R39C71A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[0]
C1TOFCO_DE  ---     0.355     R39C71A.B1 to    R39C71A.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_756
ROUTE         1     0.000    R39C71A.FCO to    R39C71B.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[0]
FCITOFCO_D  ---     0.056    R39C71B.FCI to    R39C71B.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_757
ROUTE         1     0.000    R39C71B.FCO to    R39C71C.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[2]
FCITOF0_DE  ---     0.328    R39C71C.FCI to     R39C71C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758
ROUTE         1     0.000     R39C71C.F0 to    R39C71C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[3] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.735   (76.9% logic, 23.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_758:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C71C.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.730ns  (76.1% logic, 23.9% route), 4 logic levels.

 Constraint Details:

      6.730ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.400ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO33 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO33 to     R39C69B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[15]
CTOF_DEL    ---     0.180     R39C69B.D0 to     R39C69B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6126
ROUTE         1     0.717     R39C69B.F0 to     R39C71D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[5]
C0TOFCO_DE  ---     0.355     R39C71D.B0 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF0_DE  ---     0.328    R39C72A.FCI to     R39C72A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F0 to    R39C72A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.730   (76.1% logic, 23.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW16KD   Port           U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0(ASIC)  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               6.730ns  (76.1% logic, 23.9% route), 4 logic levels.

 Constraint Details:

      6.730ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760 meets
      8.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 8.130ns) by 1.400ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.259 EBR_R34C64.CLKR to EBR_R34C64.DO34 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.891 EBR_R34C64.DO34 to     R39C69D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atbl_data_out[16]
CTOF_DEL    ---     0.180     R39C69D.D0 to     R39C69D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_6127
ROUTE         1     0.717     R39C69D.F0 to     R39C71D.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_4[6]
C1TOFCO_DE  ---     0.355     R39C71D.B1 to    R39C71D.FCO U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_759
ROUTE         1     0.000    R39C71D.FCO to    R39C72A.FCI U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_cry[6]
FCITOF0_DE  ---     0.328    R39C72A.FCI to     R39C72A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760
ROUTE         1     0.000     R39C72A.F0 to    R39C72A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnt_s[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    6.730   (76.1% logic, 23.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C64.CLKR U1_CORE/s_u1_clk_125
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C72A.CLK U1_CORE/s_u1_clk_125
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  146.113MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            175 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_kcntl_out  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:              10.067ns  (11.4% logic, 88.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     2.288     R63C29D.F0 to    R53C28B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                   10.067   (11.4% logic, 88.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[2]

   Delay:              10.067ns  (11.4% logic, 88.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     2.288     R63C29D.F0 to    R53C28C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                   10.067   (11.4% logic, 88.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_57  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_59

   Delay:              10.067ns  (11.4% logic, 88.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     2.288     R63C29D.F0 to    R53C30B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                   10.067   (11.4% logic, 88.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_6  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.727ns  (11.8% logic, 88.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.948     R63C29D.F0 to    R55C31A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.727   (11.8% logic, 88.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[4]

   Delay:               9.704ns  (11.9% logic, 88.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.925     R63C29D.F0 to    R55C28C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.704   (11.9% logic, 88.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[0]

   Delay:               9.704ns  (11.9% logic, 88.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.925     R63C29D.F0 to    R55C28B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.704   (11.9% logic, 88.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_8  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_9

   Delay:               9.663ns  (11.9% logic, 88.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.884     R63C29D.F0 to    R55C29C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.663   (11.9% logic, 88.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_10  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_11

   Delay:               9.663ns  (11.9% logic, 88.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.884     R63C29D.F0 to    R55C29B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.663   (11.9% logic, 88.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_7  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.663ns  (11.9% logic, 88.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.884     R63C29D.F0 to    R55C29D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.663   (11.9% logic, 88.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_53  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_55

   Delay:               9.554ns  (12.0% logic, 88.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.775     R63C29D.F0 to    R60C29D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.554   (12.0% logic, 88.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_49  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_51

   Delay:               9.554ns  (12.0% logic, 88.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.775     R63C29D.F0 to    R59C29C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.554   (12.0% logic, 88.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_data_out[6]

   Delay:               9.511ns  (12.1% logic, 87.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.732     R63C29D.F0 to    R56C28A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.511   (12.1% logic, 87.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_skip_added  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.511ns  (12.1% logic, 87.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.732     R63C29D.F0 to    R56C28B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.511   (12.1% logic, 87.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_21  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_22

   Delay:               9.458ns  (12.2% logic, 87.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.679     R63C29D.F0 to    R56C30D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.458   (12.2% logic, 87.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[6]

   Delay:               9.256ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.256   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[0]

   Delay:               9.256ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.256   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[8]

   Delay:               9.256ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.256   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[2]

   Delay:               9.256ns  (12.4% logic, 87.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.256   (12.4% logic, 87.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[2]

   Delay:               9.215ns  (12.5% logic, 87.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.436     R63C29D.F0 to    R64C33B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.215   (12.5% logic, 87.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_74  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.095ns  (12.6% logic, 87.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.316     R63C29D.F0 to    R59C31D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.095   (12.6% logic, 87.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_77  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_78

   Delay:               9.095ns  (12.6% logic, 87.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.316     R63C29D.F0 to    R59C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.095   (12.6% logic, 87.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_75  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_76

   Delay:               9.095ns  (12.6% logic, 87.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.316     R63C29D.F0 to    R59C31C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.095   (12.6% logic, 87.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[2]

   Delay:               9.071ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.292     R63C29D.F0 to    R64C30A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    9.071   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/skip_added  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.064ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.285     R63C29D.F0 to    R56C32A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.064   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/read_enable  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               9.064ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     6.629       A6.PADDI to     R63C29D.B0 PERST_N_c
CTOF_DEL    ---     0.180     R63C29D.B0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.285     R63C29D.F0 to    R56C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    9.064   (12.7% logic, 87.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[2]

   Delay:               2.595ns  (22.2% logic, 77.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.595   (22.2% logic, 77.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[8]

   Delay:               2.595ns  (22.2% logic, 77.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.595   (22.2% logic, 77.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[0]

   Delay:               2.595ns  (22.2% logic, 77.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.595   (22.2% logic, 77.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[6]

   Delay:               2.595ns  (22.2% logic, 77.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.477     R63C29D.F0 to    R64C31A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.595   (22.2% logic, 77.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[2]

   Delay:               2.554ns  (22.5% logic, 77.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.436     R63C29D.F0 to    R64C33B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.554   (22.5% logic, 77.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[2]

   Delay:               2.410ns  (23.9% logic, 76.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.292     R63C29D.F0 to    R64C30A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.410   (23.9% logic, 76.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.372ns  (24.2% logic, 75.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.254     R63C29D.F0 to    R62C33D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.372   (24.2% logic, 75.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/in_skip_removed  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.372ns  (24.2% logic, 75.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.254     R63C29D.F0 to    R62C33A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.372   (24.2% logic, 75.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.372ns  (24.2% logic, 75.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.254     R63C29D.F0 to    R62C33B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.372   (24.2% logic, 75.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               2.361ns  (24.4% logic, 75.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.243     R63C29D.F0 to    R62C31A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.361   (24.4% logic, 75.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[8]

   Delay:               2.361ns  (24.4% logic, 75.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.243     R63C29D.F0 to    R62C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.361   (24.4% logic, 75.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[10]

   Delay:               2.360ns  (24.4% logic, 75.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.242     R63C29D.F0 to    R60C35D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.360   (24.4% logic, 75.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[0]

   Delay:               2.240ns  (25.7% logic, 74.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.122     R63C29D.F0 to    R63C30D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.240   (25.7% logic, 74.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[6]

   Delay:               2.240ns  (25.7% logic, 74.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.122     R63C29D.F0 to    R62C30A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.240   (25.7% logic, 74.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d2[4]

   Delay:               2.240ns  (25.7% logic, 74.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     1.122     R63C29D.F0 to    R62C30C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.240   (25.7% logic, 74.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_25  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_26

   Delay:               2.061ns  (27.9% logic, 72.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.943     R63C29D.F0 to    R60C33B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.061   (27.9% logic, 72.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[10]

   Delay:               2.013ns  (28.6% logic, 71.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.895     R63C29D.F0 to    R65C36D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    2.013   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_18  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_24

   Delay:               1.918ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.800     R63C29D.F0 to    R61C34A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.918   (30.0% logic, 70.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_85  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_86

   Delay:               1.918ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.800     R63C29D.F0 to    R61C33A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.918   (30.0% logic, 70.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_84  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               1.918ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.800     R63C29D.F0 to    R61C33D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.918   (30.0% logic, 70.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17

   Delay:               1.918ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.800     R63C29D.F0 to    R61C34C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.918   (30.0% logic, 70.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_27  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_28

   Delay:               1.918ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.800     R63C29D.F0 to    R61C33C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.918   (30.0% logic, 70.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[10]

   Delay:               1.906ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.788     R63C29D.F0 to    R62C36B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.906   (30.2% logic, 69.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[4]

   Delay:               1.896ns  (30.3% logic, 69.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.778     R63C29D.F0 to    R63C32A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.896   (30.3% logic, 69.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               1.896ns  (30.3% logic, 69.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.543     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.778     R63C29D.F0 to    R63C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.896   (30.3% logic, 69.7% route), 2 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            6 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S0" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.399ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1157 to LTSSM_S0

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R52C58B.CLK to     R52C58B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1157 (from U1_CORE/s_u1_clk_125)
ROUTE        13     1.309     R52C58B.Q0 to     R47C65C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[0]
CTOF_DEL    ---     0.180     R47C65C.D0 to     R47C65C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6295
ROUTE         1     2.749     R47C65C.F0 to      F16.PADDO s_u1_ltssm_state_i[0]
DOPAD_DEL   ---     1.766      F16.PADDO to        F16.PAD LTSSM_S0
                  --------
                    6.399   (36.6% logic, 63.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S1" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    6.218ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1157 to LTSSM_S1

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C58B.CLK to     R52C58B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1157 (from U1_CORE/s_u1_clk_125)
ROUTE        13     1.271     R52C58B.Q1 to     R47C66A.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[1]
CTOF_DEL    ---     0.180     R47C66A.B0 to     R47C66A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6296
ROUTE         1     2.608     R47C66A.F0 to      E17.PADDO s_u1_ltssm_state_i[1]
DOPAD_DEL   ---     1.766      E17.PADDO to        E17.PAD LTSSM_S1
                  --------
                    6.218   (37.6% logic, 62.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S3" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    5.977ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1158 to LTSSM_S3

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C58C.CLK to     R52C58C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1158 (from U1_CORE/s_u1_clk_125)
ROUTE        11     1.227     R52C58C.Q1 to     R47C66D.B0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[3]
CTOF_DEL    ---     0.180     R47C66D.B0 to     R47C66D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6298
ROUTE         1     2.411     R47C66D.F0 to      F17.PADDO s_u1_ltssm_state_i[3]
DOPAD_DEL   ---     1.766      F17.PADDO to        F17.PAD LTSSM_S3
                  --------
                    5.977   (39.1% logic, 60.9% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_S2" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    5.908ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1158 to LTSSM_S2

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R52C58C.CLK to     R52C58C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_1158 (from U1_CORE/s_u1_clk_125)
ROUTE        11     1.156     R52C58C.Q0 to     R47C66B.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u1_ltssm_state[2]
CTOF_DEL    ---     0.180     R47C66B.C0 to     R47C66B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6297
ROUTE         1     2.411     R47C66B.F0 to      F18.PADDO s_u1_ltssm_state_i[2]
DOPAD_DEL   ---     1.766      F18.PADDO to        F18.PAD LTSSM_S2
                  --------
                    5.908   (39.6% logic, 60.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DL_UP" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    5.593ns delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_4167 to DL_UP

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R45C64D.CLK to     R45C64D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_4167 (from U1_CORE/s_u1_clk_125)
ROUTE        50     1.389     R45C64D.Q0 to     R31C68A.D0 U1_CORE/U1_PCIE/s_u1_dl_up
CTOF_DEL    ---     0.180     R31C68A.D0 to     R31C68A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/SLICE_6294
ROUTE         1     1.863     R31C68A.F0 to      E18.PADDO s_u1_dl_up_i
DOPAD_DEL   ---     1.766      E18.PADDO to        E18.PAD DL_UP
                  --------
                    5.593   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "TICK_CLK" CLKNET "U1_CORE/s_u1_clk_125" 

Report:    3.106ns delay U1_CORE/U2_RTC/SLICE_1140 to TICK_CLK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C87A.CLK to     R18C87A.Q0 U1_CORE/U2_RTC/SLICE_1140 (from U1_CORE/s_u1_clk_125)
ROUTE         2     0.945     R18C87A.Q0 to      E16.PADDO TICK_CLK_c
DOPAD_DEL   ---     1.766      E16.PADDO to        E16.PAD TICK_CLK
                  --------
                    3.106   (69.6% logic, 30.4% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/s_u1_refclk" 100.000000 MHz |             |             |
PAR_ADJ 10.000000 ;                     |  100.000 MHz|  166.528 MHz|   5  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/pclk"           |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |  250.000 MHz|  312.500 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_r|             |             |
x_fclk_0" 250.000000 MHz PAR_ADJ        |             |             |
25.000000 ;                             |  250.000 MHz|  381.679 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_p|             |             |
clk" 250.000000 MHz PAR_ADJ 25.000000 ; |  250.000 MHz|  351.741 MHz|  12  
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u1_clk_125"    |             |             |
125.000000 MHz PAR_ADJ 12.500000 ;      |  125.000 MHz|  146.113 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net


--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 101444 paths, 5 nets, and 40583 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Feb 27 17:35:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C47C.CLK to     R13C47C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         1     0.129     R13C47C.Q0 to     R13C47C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/pll_lol_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C47C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R37C39A.CLK to     R37C39A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.057     R37C39A.Q0 to     R37C39A.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxsdr_appd_4
CTOF_DEL    ---     0.076     R37C39A.D0 to     R37C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607
ROUTE         1     0.000     R37C39A.F0 to    R37C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_44_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R37C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R37C39A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C38B.CLK to     R40C38B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.058     R40C38B.Q0 to     R40C38B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxs_cnt[0]
CTOF_DEL    ---     0.076     R40C38B.D0 to     R40C38B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605
ROUTE         1     0.000     R40C38B.F0 to    R40C38B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_31_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R40C38B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R40C38B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C44B.CLK to     R43C44B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.058     R43C44B.Q0 to     R43C44B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl
CTOF_DEL    ---     0.076     R43C44B.D0 to     R43C44B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680
ROUTE         1     0.000     R43C44B.F0 to    R43C44B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/N_8047_0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R43C44B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R43C44B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C20B.CLK to     R30C20B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.060     R30C20B.Q0 to     R30C20B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[2]
CTOF_DEL    ---     0.076     R30C20B.D0 to     R30C20B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653
ROUTE         1     0.000     R30C20B.F0 to    R30C20B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C20B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C20B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.299ns  (54.8% logic, 45.2% route), 1 logic levels.

 Constraint Details:

      0.299ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.181ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C46B.CLK to     R44C46B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.135     R44C46B.Q0 to     R44C46B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.299   (54.8% logic, 45.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C48D.CLK to     R44C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         1     0.145     R44C48D.Q0 to     R44C46B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C19D.CLK to     R30C19D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         5     0.071     R30C19D.Q0 to     R30C19D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[4]
CTOF_DEL    ---     0.076     R30C19D.C0 to     R30C19D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654
ROUTE         1     0.000     R30C19D.F0 to    R30C19D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C19D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C19D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R37C39D.CLK to     R37C39D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.071     R37C39D.Q0 to     R37C39D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxsr_appd[0]
CTOF_DEL    ---     0.076     R37C39D.C0 to     R37C39D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608
ROUTE         1     0.000     R37C39D.F0 to    R37C39D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_8043_0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R37C39D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R37C39D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R31C20D.CLK to     R31C20D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.073     R31C20D.Q0 to     R31C20D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[7]
CTOF_DEL    ---     0.076     R31C20D.C0 to     R31C20D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656
ROUTE         1     0.000     R31C20D.F0 to    R31C20D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R31C20D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3656:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R31C20D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.314ns  (76.4% logic, 23.6% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.195ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C43C.CLK to     R13C43C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.074     R13C43C.Q0 to     R13C43C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[1]
CTOF_DEL    ---     0.076     R13C43C.C0 to     R13C43C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563
ROUTE         1     0.000     R13C43C.F0 to    R13C43C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.314   (76.4% logic, 23.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.333ns  (78.7% logic, 21.3% route), 2 logic levels.

 Constraint Details:

      0.333ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.214ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C42C.CLK to     R13C42C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.071     R13C42C.Q0 to     R13C42C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/txp_cnt[0]
CTOOFX_DEL  ---     0.098     R13C42C.C0 to   R13C42C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609
ROUTE         1     0.000   R13C42C.OFX0 to    R13C42C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_28_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.333   (78.7% logic, 21.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.334ns  (78.4% logic, 21.6% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.215ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R12C43C.CLK to     R12C43C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.072     R12C43C.Q0 to     R12C43C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[0]
CTOOFX_DEL  ---     0.098     R12C43C.C0 to   R12C43C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562
ROUTE         1     0.000   R12C43C.OFX0 to    R12C43C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.334   (78.4% logic, 21.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R12C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R12C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.334ns  (78.4% logic, 21.6% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.215ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C43D.CLK to     R13C43D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.072     R13C43D.Q0 to     R13C43D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[2]
CTOOFX_DEL  ---     0.098     R13C43D.C0 to   R13C43D.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564
ROUTE         1     0.000   R13C43D.OFX0 to    R13C43D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.334   (78.4% logic, 21.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C43D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C43D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_pul  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.233ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C44B.CLK to     R43C44B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         8     0.129     R43C44B.Q0 to     R43C44A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R43C44B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R43C44A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rxs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.rlol1_cnt[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.369ns  (65.0% logic, 35.0% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3606 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3577 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.250ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3606 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C38D.CLK to     R41C38D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3606 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        30     0.129     R41C38D.Q0 to     R41C38C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxs_rst
CTOF_DEL    ---     0.076     R41C38C.D1 to     R41C38C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3577
ROUTE         1     0.000     R41C38C.F1 to    R41C38C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlol1_cnt_lm[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.369   (65.0% logic, 35.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R41C38D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R41C38C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rstat_pclk  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C46B.CLK to     R44C46B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.136     R44C46B.Q1 to     R44C46A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rhb_sync_p2
CTOF_DEL    ---     0.076     R44C46A.C0 to     R44C46A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679
ROUTE         1     0.000     R44C46A.F0 to    R44C46A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rstat_pclk_2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C46B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R44C46A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.380ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R12C43C.CLK to     R12C43C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         9     0.140     R12C43C.Q0 to     R13C43C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt[0]
CTOF_DEL    ---     0.076     R13C43C.D0 to     R13C43C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563
ROUTE         1     0.000     R13C43C.F0 to    R13C43C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol0_cnt_3[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.380   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R12C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C43C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[5]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.380ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R30C19D.CLK to     R30C19D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         4     0.141     R30C19D.Q1 to     R30C19D.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_1[5]
CTOF_DEL    ---     0.076     R30C19D.C1 to     R30C19D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654
ROUTE         1     0.000     R30C19D.F1 to    R30C19D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/rx_sm_21[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.380   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C19D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R30C19D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.384ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.265ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R8C48D.CLK to      R8C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        23     0.144      R8C48D.Q0 to      R8C48C.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c
CTOF_DEL    ---     0.076      R8C48C.D1 to      R8C48C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611
ROUTE         1     0.000      R8C48C.F1 to     R8C48C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/txs_cnt_RNO[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.384   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.384ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.265ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R8C48D.CLK to      R8C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        23     0.144      R8C48D.Q0 to      R8C48C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c
CTOF_DEL    ---     0.076      R8C48C.D0 to      R8C48C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611
ROUTE         1     0.000      R8C48C.F0 to     R8C48C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_27_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.384   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol_cnt[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.386ns  (62.2% logic, 37.8% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.267ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R8C48D.CLK to      R8C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        23     0.146      R8C48D.Q0 to      R7C48D.D1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c
CTOF_DEL    ---     0.076      R7C48D.D1 to      R7C48D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573
ROUTE         1     0.000      R7C48D.F1 to     R7C48D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol_cnt_lm[17] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.386   (62.2% logic, 37.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R7C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txs_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.plol_cnt[16]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.386ns  (62.2% logic, 37.8% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.267ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R8C48D.CLK to      R8C48D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE        23     0.146      R8C48D.Q0 to      R7C48D.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c
CTOF_DEL    ---     0.076      R7C48D.D0 to      R7C48D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573
ROUTE         1     0.000      R7C48D.F0 to     R7C48D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol_cnt_lm[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.386   (62.2% logic, 37.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R8C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3573:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to     R7C48D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.pll_lol_p3  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.waita_plol0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.388ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3561 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3612 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.269ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3561 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R12C44D.CLK to     R12C44D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3561 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         2     0.148     R12C44D.Q0 to     R12C43A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/pll_lol_p3
CTOF_DEL    ---     0.076     R12C43A.C0 to     R12C43A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3612
ROUTE         1     0.000     R12C43A.F0 to    R12C43A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/plol_fedge (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.388   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3561:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R12C44D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R12C43A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_rst  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               0.389ns  (61.2% logic, 38.8% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.270ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C42A.CLK to     R13C42A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
ROUTE         3     0.151     R13C42A.Q0 to     R13C42C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_pcs_rst_c
MTOF_DEL    ---     0.074     R13C42C.M0 to   R13C42C.OFX0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609
ROUTE         1     0.000   R13C42C.OFX0 to    R13C42C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_28_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    0.389   (61.2% logic, 38.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C42A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.661 EXTREF0.REFCLKO to    R13C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1686 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/RAM0

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1113 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C33D.CLK to     R52C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE        18     0.136     R52C33D.Q0 to     R52C32C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R52C32C.D0 to  R52C32C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1112
ROUTE         2     0.000  R52C32C.WADO0 to   R52C32A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C32A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/RAM1

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1114 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C33D.CLK to     R52C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE        18     0.136     R52C33D.Q0 to     R52C32C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R52C32C.D0 to  R52C32C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1112
ROUTE         2     0.000  R52C32C.WADO0 to   R52C32B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_1_ram/SLICE_1114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C32B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/RAM0

   Delay:               0.311ns  (52.7% logic, 47.3% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1102 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.170ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C33D.CLK to     R52C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE        18     0.147     R52C33D.Q0 to     R52C33C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R52C33C.D0 to  R52C33C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1101
ROUTE         2     0.000  R52C33C.WADO0 to   R52C33A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.311   (52.7% logic, 47.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/RAM1

   Delay:               0.311ns  (52.7% logic, 47.3% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1103 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.170ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C33D.CLK to     R52C33D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE        18     0.147     R52C33D.Q0 to     R52C33C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R52C33C.D0 to  R52C33C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1101
ROUTE         2     0.000  R52C33C.WADO0 to   R52C33B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.311   (52.7% logic, 47.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/rf_0_ram/SLICE_1103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C33B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2489 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C35B.CLK to     R60C35B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R60C35B.Q1 to     R60C35A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C35A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C19B.CLK to     R49C19B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C19B.Q1 to     R49C19D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C19B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C19D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C20A.CLK to     R49C20A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C20A.Q1 to     R49C20D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f5  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f6_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2491 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2491:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C37C.CLK to     R60C37C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R60C37C.Q1 to     R60C37B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f5 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2491:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C37B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[14]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C21B.CLK to     R51C21B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C21B.Q1 to     R51C21D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[13] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C21B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C21D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[3]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C20D.CLK to     R49C20D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C20D.Q1 to     R49C20C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_data_reg1[5]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_data_reg2[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2473 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2477 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2473 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C26C.CLK to     R55C26C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2473 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R55C26C.Q1 to     R55C26A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_data_reg1[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2473:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C26C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C26A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C33B.CLK to     R54C33B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R54C33B.Q0 to     R54C33B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C33B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2484:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C33B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_fndisp_8  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C47A.CLK to     R68C47A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R68C47A.Q0 to     R68C47A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R68C47A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R68C47A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg4_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C34D.CLK to     R49C34D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C34D.Q0 to     R49C34D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C34D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[6]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C19B.CLK to     R49C19B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C19B.Q0 to     R49C19B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C19B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C19B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f4  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f5  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C37C.CLK to     R60C37C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R60C37C.Q0 to     R60C37C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f4 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C37C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_fclk  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C42C.CLK to     R54C42C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R54C42C.Q0 to     R54C42C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/start_mask_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C42C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C28D.CLK to     R53C28D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R53C28D.Q0 to     R53C28D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R53C28D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2483:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R53C28D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C35B.CLK to     R60C35B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R60C35B.Q0 to     R60C35B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2488:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C35B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C20A.CLK to     R49C20A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R49C20A.Q0 to     R49C20A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R49C20A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg4  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C49C.CLK to     R50C49C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R50C49C.Q0 to     R50C49C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg4_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C32D.CLK to     R51C32D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C32D.Q0 to     R51C32D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_2485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C22D.CLK to     R51C22D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C22D.Q0 to     R51C22D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C22D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C22D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f0  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C34A.CLK to     R52C34A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R52C34A.Q0 to     R52C34A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_f0 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C34A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C34A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C21B.CLK to     R51C21B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
ROUTE         1     0.129     R51C21B.Q0 to     R51C21B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxelec_ctc_delay_chx[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C21B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C21B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0

   Delay:               0.301ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.301ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.160ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32D.CLK to     R61C32D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.137     R61C32D.Q0 to     R61C31C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R61C31C.D0 to  R61C31C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50
ROUTE         2     0.000  R61C31C.WADO0 to   R61C31A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.301   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C31A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.301ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.301ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.160ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32D.CLK to     R61C32D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.137     R61C32D.Q0 to     R61C31C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R61C31C.D0 to  R61C31C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50
ROUTE         2     0.000  R61C31C.WADO0 to   R61C31B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD0_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.301   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3750:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C31B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[5]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R68C53C.CLK to     R68C53C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C53C.Q1 to     R68C53D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C53C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C53D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[14]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R68C41D.CLK to     R68C41D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C41D.Q1 to     R68C41B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[13] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxValid_chx_reg  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R63C31A.CLK to     R63C31A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R63C31A.Q1 to     R63C31B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxValid_chx_reg (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R63C31B.CLK to     R63C31B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R63C31B.Q1 to     R63C31B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3781:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C29B.CLK to     R56C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R56C29B.Q0 to     R56C29B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ei_ctc_chx_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C29B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3703:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R56C29B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0

   Delay:               0.314ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.56 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32C.CLK to     R61C32C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.150     R61C32C.Q0 to     R61C30C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R61C30C.C0 to  R61C30C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.55
ROUTE         2     0.000  R61C30C.WADO2 to   R61C30A.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD2_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.314   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C30A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[6]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C53D.CLK to     R68C53D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C53D.Q0 to     R68C53D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C53D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C53D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R63C40B.CLK to     R63C40B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R63C40B.Q0 to     R63C40B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/pcs_wait_done_chx_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C40B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C40B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R67C47B.CLK to     R67C47B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R67C47B.Q0 to     R67C47B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R67C47B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R67C47B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[20]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxValid_chx_reg  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R63C31A.CLK to     R63C31A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R63C31A.Q0 to     R63C31A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[20] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R63C31A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.314ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32C.CLK to     R61C32C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.150     R61C32C.Q0 to     R61C31C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R61C31C.C0 to  R61C31C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50
ROUTE         2     0.000  R61C31C.WADO2 to   R61C31B.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD2_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.314   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C31B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[15]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C41B.CLK to     R68C41B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C41B.Q0 to     R68C41B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[14] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0

   Delay:               0.314ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32C.CLK to     R61C32C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.150     R61C32C.Q0 to     R61C31C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R61C31C.C0 to  R61C31C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.50
ROUTE         2     0.000  R61C31C.WADO2 to   R61C31A.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD2_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.314   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C31A.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C41D.CLK to     R68C41D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C41D.Q0 to     R68C41D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C41D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C49A.CLK to     R68C49A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C49A.Q0 to     R68C49A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3789 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3789 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C33B.CLK to     R62C33B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3789 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R62C33B.Q0 to     R62C33D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_enable (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3789:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R62C33B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_5729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R62C33D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync1_RxPolarity  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync2_RxPolarity  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C45C.CLK to     R66C45C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R66C45C.Q0 to     R66C45C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/sync1_RxPolarity (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R66C45C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C41A.CLK to     R64C41A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R64C41A.Q0 to     R64C41A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C41A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[17]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C40D.CLK to     R68C40D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R68C40D.Q0 to     R68C40D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C40D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R68C40D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[18]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[19]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R65C34A.CLK to     R65C34A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.129     R65C34A.Q0 to     R65C34A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/rxvalid_delay_chx[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R65C34A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3726:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R65C34A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1

   Delay:               0.314ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C32C.CLK to     R61C32C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         4     0.150     R61C32C.Q0 to     R61C30C.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R61C30C.C0 to  R61C30C.WADO2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.55
ROUTE         2     0.000  R61C30C.WADO2 to   R61C30B.WAD2 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD2_INT (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.314   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3751:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R61C30B.WCK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxData_chx_reg[3]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3692 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3769 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3692 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3769:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R64C33C.CLK to     R64C33C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3692 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         2     0.131     R64C33C.Q1 to     R64C33B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxData_chx_reg[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3692:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C33C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3769:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R64C33B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxDataK_chx_reg  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5731 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3772 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5731 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3772:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R65C32D.CLK to     R65C32D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5731 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         2     0.131     R65C32D.Q0 to     R65C32C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/RxDataK_chx_reg (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5731:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R65C32D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/SLICE_3772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R65C32C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C49B.CLK to     R47C49B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.057     R47C49B.Q0 to     R47C49B.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R47C49B.D0 to     R47C49B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671
ROUTE         1     0.000     R47C49B.F0 to    R47C49B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.297ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C49C.CLK to     R42C49C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         4     0.133     R42C49C.Q0 to     R42C49C.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.297   (55.2% logic, 44.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C49D.CLK to     R47C49D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.071     R47C49D.Q0 to     R47C49D.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C49D.C0 to     R47C49D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657
ROUTE         1     0.000     R47C49D.F0 to    R47C49D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3670 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3670:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C49B.CLK to     R47C49B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.136     R47C49B.Q1 to     R47C49A.C0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R47C49A.C0 to     R47C49A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3670
ROUTE         1     0.000     R47C49A.F0 to    R47C49A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_i[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.376ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.257ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C49B.CLK to     R47C49B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.136     R47C49B.Q0 to     R47C49B.C1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R47C49B.C1 to     R47C49B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671
ROUTE         1     0.000     R47C49B.F1 to    R47C49B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.376   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.375ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3673 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.257ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3673 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C48A.CLK to     R42C48A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3673 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         1     0.211     R42C48A.Q0 to     R42C49C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.375   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C48A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p3  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.385ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.385ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5711 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.267ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5711:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C49C.CLK to     R42C49C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE        25     0.222     R42C49C.Q1 to     R42C51A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/ppul_sync_p2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.385   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C49C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_5711:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R42C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C51D.CLK to     R40C51D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R40C51D.Q1 to     R40C51D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[14]
CTOF_DEL    ---     0.076     R40C51D.A1 to     R40C51D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000     R40C51D.F1 to    R40C51D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[14] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C50D.CLK to     R40C50D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R40C50D.Q1 to     R40C50D.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[6]
CTOF_DEL    ---     0.076     R40C50D.A1 to     R40C50D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000     R40C50D.F1 to    R40C50D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C51C.CLK to     R40C51C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R40C51C.Q1 to     R40C51C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[12]
CTOF_DEL    ---     0.076     R40C51C.A1 to     R40C51C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258
ROUTE         1     0.000     R40C51C.F1 to    R40C51C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[12] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C50C.CLK to     R40C50C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.156     R40C50C.Q1 to     R40C50C.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[4]
CTOF_DEL    ---     0.076     R40C50C.A1 to     R40C50C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000     R40C50C.F1 to    R40C50C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C49B.CLK to     R47C49B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R47C49B.Q1 to     R47C49B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R47C49B.B1 to     R47C49B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671
ROUTE         1     0.000     R47C49B.F1 to    R47C49B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C52A.CLK to     R40C52A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R40C52A.Q1 to     R40C52A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[16]
CTOF_DEL    ---     0.076     R40C52A.B1 to     R40C52A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260
ROUTE         1     0.000     R40C52A.F1 to    R40C52A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[16] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C52A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C52A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[2]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C50B.CLK to     R40C50B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R40C50B.Q1 to     R40C50B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[2]
CTOF_DEL    ---     0.076     R40C50B.B1 to     R40C50B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253
ROUTE         1     0.000     R40C50B.F1 to    R40C50B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C51B.CLK to     R40C51B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R40C51B.Q1 to     R40C51B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[10]
CTOF_DEL    ---     0.076     R40C51B.B1 to     R40C51B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257
ROUTE         1     0.000     R40C51B.F1 to    R40C51B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C52B.CLK to     R40C52B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.162     R40C52B.Q1 to     R40C52B.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[18]
CTOF_DEL    ---     0.076     R40C52B.B1 to     R40C52B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261
ROUTE         1     0.000     R40C52B.F1 to    R40C52B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C52B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C52B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C50A.CLK to     R40C50A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.162     R40C50A.Q1 to     R40C50A.B1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]
CTOF_DEL    ---     0.076     R40C50A.B1 to     R40C50A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252
ROUTE         1     0.000     R40C50A.F1 to    R40C50A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C51A.CLK to     R40C51A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R40C51A.Q1 to     R40C51A.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[8]
CTOF_DEL    ---     0.076     R40C51A.A1 to     R40C51A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000     R40C51A.F1 to    R40C51A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C51D.CLK to     R40C51D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R40C51D.Q0 to     R40C51D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[13]
CTOF_DEL    ---     0.076     R40C51D.A0 to     R40C51D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259
ROUTE         1     0.000     R40C51D.F0 to    R40C51D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[13] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C50C.CLK to     R40C50C.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R40C50C.Q0 to     R40C50C.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[3]
CTOF_DEL    ---     0.076     R40C50C.A0 to     R40C50C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254
ROUTE         1     0.000     R40C50C.F0 to    R40C50C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50C.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C51A.CLK to     R40C51A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R40C51A.Q0 to     R40C51A.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[7]
CTOF_DEL    ---     0.076     R40C51A.A0 to     R40C51A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256
ROUTE         1     0.000     R40C51A.F0 to    R40C51A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C51A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[5]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C50D.CLK to     R40C50D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         2     0.222     R40C50D.Q0 to     R40C50D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[5]
CTOF_DEL    ---     0.076     R40C50D.A0 to     R40C50D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255
ROUTE         1     0.000     R40C50D.F0 to    R40C50D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_s[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.462ns  (35.3% logic, 64.7% route), 1 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.344ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C50A.CLK to     R40C50A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.299     R40C50A.Q1 to     R43C50B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.462   (35.3% logic, 64.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R40C50A.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R43C50B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.466ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.347ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C49D.CLK to     R47C49D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.226     R47C49D.Q0 to     R47C49B.A1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C49B.A1 to     R47C49B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671
ROUTE         1     0.000     R47C49B.F1 to    R47C49B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.466   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk +)

   Delay:               0.466ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.347ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C49D.CLK to     R47C49D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
ROUTE         3     0.226     R47C49D.Q0 to     R47C49B.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C49B.A0 to     R47C49B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671
ROUTE         1     0.000     R47C49B.F0 to    R47C49B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/phb_cnt_RNO[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk)
                  --------
                    0.466   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49D.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/SLICE_3671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C49B.CLK U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u1_clk_125" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM0

   Delay:               0.288ns  (56.9% logic, 43.1% route), 2 logic levels.

 Constraint Details:

      0.288ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1089 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1089:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C68D.CLK to     R20C68D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 (from U1_CORE/s_u1_clk_125)
ROUTE         7     0.124     R20C68D.Q0 to     R20C68C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R20C68C.D0 to  R20C68C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1088
ROUTE         2     0.000  R20C68C.WADO0 to   R20C68A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.288   (56.9% logic, 43.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1089:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM1  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM1

   Delay:               0.288ns  (56.9% logic, 43.1% route), 2 logic levels.

 Constraint Details:

      0.288ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1090 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1090:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C68D.CLK to     R20C68D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 (from U1_CORE/s_u1_clk_125)
ROUTE         7     0.124     R20C68D.Q0 to     R20C68C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R20C68C.D0 to  R20C68C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1088
ROUTE         2     0.000  R20C68C.WADO0 to   R20C68B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.288   (56.9% logic, 43.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68B.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/wr_ptr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0/RAM0  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.298ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/SLICE_2402 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.157ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/SLICE_2402 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C65D.CLK to     R60C65D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/SLICE_2402 (from U1_CORE/s_u1_clk_125)
ROUTE         6     0.134     R60C65D.Q0 to     R61C65C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/CO0
ZERO_DEL    ---     0.000     R61C65C.D0 to  R61C65C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0.0
ROUTE         2     0.000  R61C65C.WADO0 to   R61C65A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.298   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/SLICE_2402:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C65D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/u1_pmi_distributed_dpram/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C65A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/RAM1  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/RAM1

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.11 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C65A.CLK to     R13C65A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 (from U1_CORE/s_u1_clk_125)
ROUTE        29     0.140     R13C65A.Q0 to     R13C66C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]
ZERO_DEL    ---     0.000     R13C66C.D0 to  R13C66C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1
ROUTE         2     0.000  R13C66C.WADO0 to   R13C66B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C66B.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/RAM1  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/RAM1

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1.44 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1.44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C65A.CLK to     R13C65A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 (from U1_CORE/s_u1_clk_125)
ROUTE        29     0.140     R13C65A.Q0 to     R13C67C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]
ZERO_DEL    ---     0.000     R13C67C.D0 to  R13C67C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1.43
ROUTE         2     0.000  R13C67C.WADO0 to   R13C67B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1.44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C67B.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/RAM0

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.12 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C65A.CLK to     R13C65A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 (from U1_CORE/s_u1_clk_125)
ROUTE        29     0.140     R13C65A.Q0 to     R13C66C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]
ZERO_DEL    ---     0.000     R13C66C.D0 to  R13C66C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1
ROUTE         2     0.000  R13C66C.WADO0 to   R13C66A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_1_1.12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C66A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/RAM0

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C65A.CLK to     R13C65A.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226 (from U1_CORE/s_u1_clk_125)
ROUTE        29     0.140     R13C65A.Q0 to     R13C67C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/wr_ptr[0]
ZERO_DEL    ---     0.000     R13C67C.D0 to  R13C67C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1.43
ROUTE         2     0.000  R13C67C.WADO0 to   R13C67A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/SLICE_3226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/u1_err_mem/mem_5_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R13C67A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/RAM1  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/RAM1

   Delay:               0.306ns  (53.6% logic, 46.4% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1081 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.165ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1081:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C68D.CLK to     R20C68D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 (from U1_CORE/s_u1_clk_125)
ROUTE         7     0.142     R20C68D.Q0 to     R19C68C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R19C68C.D0 to  R19C68C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1079
ROUTE         2     0.000  R19C68C.WADO0 to   R19C68B.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.306   (53.6% logic, 46.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1081:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R19C68B.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/RAM0  (to U1_CORE/s_u1_clk_125 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/RAM0

   Delay:               0.306ns  (53.6% logic, 46.4% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1080 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.165ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C68D.CLK to     R20C68D.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560 (from U1_CORE/s_u1_clk_125)
ROUTE         7     0.142     R20C68D.Q0 to     R19C68C.D0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R19C68C.D0 to  R19C68C.WADO0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1079
ROUTE         2     0.000  R19C68C.WADO0 to   R19C68A.WAD0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/WAD0_INT (to U1_CORE/s_u1_clk_125)
                  --------
                    0.306   (53.6% logic, 46.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R20C68D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_2/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R19C68A.WCK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end1  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end2  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R21C55B.CLK to     R21C55B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R21C55B.Q1 to     R21C55B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end1_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R21C55B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R21C55B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[17]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[17]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1689 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1509 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1689 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C78C.CLK to     R53C78C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1689 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R53C78C.Q1 to     R53C78D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[17] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R53C78C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R53C78D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[13]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[13]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1507 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1687 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R61C77A.CLK to     R61C77A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1687 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R61C77A.Q1 to     R61C77D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[13] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C77A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C77D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_edb  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R23C64B.CLK to     R23C64B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R23C64B.Q1 to     R23C64B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/txtp_edb_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R23C64B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R23C64B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb4  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb5  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C65A.CLK to     R44C65A.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R44C65A.Q1 to     R44C65A.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb4_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R44C65A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st3  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C59D.CLK to     R57C59D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R57C59D.Q1 to     R57C59D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st2_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R57C59D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R57C59D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_10  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1562 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C62B.CLK to     R47C62B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1562 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R47C62B.Q1 to     R47C62C.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_2 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C62B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C62C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num_i[1]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num[1]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2954 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4168 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2954 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R23C69C.CLK to     R23C69C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2954 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R23C69C.Q1 to     R23C69D.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/bus_num_i[1] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2954:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R23C69C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_4168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R23C69D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[25]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[25]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1693 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1513 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1693 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C77B.CLK to     R53C77B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1693 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R53C77B.Q1 to     R53C77A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[25] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R53C77B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R53C77A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_12  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_6  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1563 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C62C.CLK to     R47C62C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R47C62C.Q1 to     R47C62A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_12 (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1564:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C62C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C62A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb2  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb3  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R26C64B.CLK to     R26C64B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R26C64B.Q1 to     R26C64B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb2_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R26C64B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R26C64B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[15]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[15]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1688 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1508 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1688 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R61C74B.CLK to     R61C74B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1688 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R61C74B.Q1 to     R61C74A.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[15] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C74B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_1508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C74A.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end3  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end4  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R31C51B.CLK to     R31C51B.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R31C51B.Q1 to     R31C51B.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end3_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R31C51B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R31C51B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_st  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st1  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C59D.CLK to     R47C59D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R47C59D.Q1 to     R47C59D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/txtp_st_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C59D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/SLICE_1593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C59D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/tag_i[7]  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/tag[7]  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2994 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2946 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2994 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2946:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R31C70C.CLK to     R31C70C.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2994 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R31C70C.Q1 to     R31C70B.M1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/tag_i[7] (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R31C70C.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/SLICE_2946:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R31C70B.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb6  (from U1_CORE/s_u1_clk_125 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb7  (to U1_CORE/s_u1_clk_125 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577 to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C67D.CLK to     R47C67D.Q1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577 (from U1_CORE/s_u1_clk_125)
ROUTE         1     0.129     R47C67D.Q1 to     R47C67D.M0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb6_Q (to U1_CORE/s_u1_clk_125)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C67D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_1577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R47C67D.CLK U1_CORE/s_u1_clk_125
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            175 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.522ns  (25.6% logic, 74.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.227       A6.PADDI to     R33C42B.D1 PERST_N_c
CTOF_DEL    ---     0.089     R33C42B.D1 to     R33C42B.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3603
ROUTE         1     0.000     R33C42B.F1 to    R33C42B.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[11] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.056   (27.1% logic, 72.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/phy_l0_rp  (to U1_CORE/s_u1_clk_125 +)

   Delay:               2.510ns  (22.7% logic, 77.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.292       A6.PADDI to     R41C48A.CE PERST_N_c (to U1_CORE/s_u1_clk_125)
                  --------
                    3.032   (24.4% logic, 75.6% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.598ns  (24.8% logic, 75.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.307       A6.PADDI to     R33C42C.D1 PERST_N_c
CTOF_DEL    ---     0.089     R33C42C.D1 to     R33C42C.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3599
ROUTE         1     0.000     R33C42C.F1 to    R33C42C.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[3] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.136   (26.4% logic, 73.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[2]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.598ns  (24.8% logic, 75.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.307       A6.PADDI to     R33C42C.D0 PERST_N_c
CTOF_DEL    ---     0.089     R33C42C.D0 to     R33C42C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3599
ROUTE         1     0.000     R33C42C.F0 to    R33C42C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[2] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.136   (26.4% logic, 73.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[10]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.607ns  (24.7% logic, 75.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.370       A6.PADDI to     R33C42B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C42B.C0 to     R33C42B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3603
ROUTE         1     0.000     R33C42B.F0 to    R33C42B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[10] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.199   (25.9% logic, 74.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[8]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.693ns  (24.0% logic, 76.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.474       A6.PADDI to     R31C42A.C0 PERST_N_c
CTOF_DEL    ---     0.089     R31C42A.C0 to     R31C42A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3602
ROUTE         1     0.000     R31C42A.F0 to    R31C42A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[8] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.303   (25.1% logic, 74.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.693ns  (24.0% logic, 76.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.474       A6.PADDI to     R31C42A.C1 PERST_N_c
CTOF_DEL    ---     0.089     R31C42A.C1 to     R31C42A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3602
ROUTE         1     0.000     R31C42A.F1 to    R31C42A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[9] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.303   (25.1% logic, 74.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk2.rxp_rst2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.802ns  (23.0% logic, 77.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.595       A6.PADDI to     R33C38B.B0 PERST_N_c
CTOF_DEL    ---     0.089     R33C38B.B0 to     R33C38B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3575
ROUTE         1     0.000     R33C38B.F0 to    R33C38B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxp_rst210 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.424   (24.2% logic, 75.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_en  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.889ns  (22.3% logic, 77.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.704       A6.PADDI to     R33C40C.B0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40C.B0 to     R33C40C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3604
ROUTE         1     0.000     R33C40C.F0 to    R33C40C.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_dual_or_rserd_rst_2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.533   (23.5% logic, 76.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxpr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.932ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.758       A6.PADDI to     R36C39B.A0 PERST_N_c
CTOF_DEL    ---     0.089     R36C39B.A0 to     R36C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3597
ROUTE         1     0.000     R36C39B.F0 to    R36C39B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxpr_appd_RNO[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.587   (23.1% logic, 76.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.ruo_rx_rdyr  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.937ns  (22.0% logic, 78.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.769       A6.PADDI to     R37C39B.A0 PERST_N_c
CTOF_DEL    ---     0.089     R37C39B.A0 to     R37C39B.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3792
ROUTE         1     0.000     R37C39B.F0 to    R37C39B.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlols_p2_1_0_a2 (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.598   (23.0% logic, 77.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               2.943ns  (21.9% logic, 78.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.773       A6.PADDI to     R37C39A.B0 PERST_N_c
CTOF_DEL    ---     0.089     R37C39A.B0 to     R37C39A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3607
ROUTE         1     0.000     R37C39A.F0 to    R37C39A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_44_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.602   (23.0% logic, 77.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.079ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.920       A6.PADDI to     R31C41D.D1 PERST_N_c
CTOF_DEL    ---     0.089     R31C41D.D1 to     R31C41D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3598
ROUTE         1     0.000     R31C41D.F1 to    R31C41D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[1] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.749   (22.1% logic, 77.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.079ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.920       A6.PADDI to     R31C41D.D0 PERST_N_c
CTOF_DEL    ---     0.089     R31C41D.D0 to     R31C41D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3598
ROUTE         1     0.000     R31C41D.F0 to    R31C41D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[0] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.749   (22.1% logic, 77.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[6]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.085ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.935       A6.PADDI to     R32C42D.D0 PERST_N_c
CTOF_DEL    ---     0.089     R32C42D.D0 to     R32C42D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3601
ROUTE         1     0.000     R32C42D.F0 to    R32C42D.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[6] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.764   (22.0% logic, 78.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[4]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.085ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.975       A6.PADDI to     R31C41A.C0 PERST_N_c
CTOF_DEL    ---     0.089     R31C41A.C0 to     R31C41A.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3600
ROUTE         1     0.000     R31C41A.F0 to    R31C41A.DI0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[4] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.804   (21.8% logic, 78.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxpr_appd[0]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.059ns  (21.1% logic, 78.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.710       A6.PADDI to     R37C39C.C0 PERST_N_c
CTOF_DEL    ---     0.089     R37C39C.C0 to     R37C39C.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5078
ROUTE         1     0.249     R37C39C.F0 to     R36C39B.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un2_rdo_serdes_rst_dual_c_1_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.788   (21.9% logic, 78.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/snd_bcn  (to U1_CORE/s_u1_clk_125 +)

   Delay:               3.071ns  (18.5% logic, 81.5% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.957       A6.PADDI to     R54C50C.CE PERST_N_c (to U1_CORE/s_u1_clk_125)
                  --------
                    3.697   (20.0% logic, 80.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.171ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     3.077       A6.PADDI to     R32C42D.C1 PERST_N_c
CTOF_DEL    ---     0.089     R32C42D.C1 to     R32C42D.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3601
ROUTE         1     0.000     R32C42D.F1 to    R32C42D.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[7] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.906   (21.2% logic, 78.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)

   Delay:               3.184ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     3.055       A6.PADDI to     R31C41A.B1 PERST_N_c
CTOF_DEL    ---     0.089     R31C41A.B1 to     R31C41A.F1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_3600
ROUTE         1     0.000     R31C41A.F1 to    R31C41A.DI1 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnt_lm[5] (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.884   (21.3% logic, 78.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[8]

   Delay:               3.181ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.711       A6.PADDI to     R33C40D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40D.C0 to     R33C40D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5077
ROUTE         6     0.394     R33C40D.F0 to     R31C42A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.934   (21.1% logic, 78.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[0]

   Delay:               3.185ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.711       A6.PADDI to     R33C40D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40D.C0 to     R33C40D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5077
ROUTE         6     0.403     R33C40D.F0 to     R31C41D.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.943   (21.0% logic, 79.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[4]

   Delay:               3.185ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.711       A6.PADDI to     R33C40D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40D.C0 to     R33C40D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5077
ROUTE         6     0.403     R33C40D.F0 to     R31C41A.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.943   (21.0% logic, 79.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[3]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[2]

   Delay:               3.199ns  (20.2% logic, 79.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.711       A6.PADDI to     R33C40D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40D.C0 to     R33C40D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5077
ROUTE         6     0.432     R33C40D.F0 to     R33C42C.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.972   (20.9% logic, 79.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/genblk2.genblk3.rxr_wt_cnt[6]

   Delay:               3.199ns  (20.2% logic, 79.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        29     2.711       A6.PADDI to     R33C40D.C0 PERST_N_c
CTOF_DEL    ---     0.089     R33C40D.C0 to     R33C40D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/SLICE_5077
ROUTE         6     0.432     R33C40D.F0 to     R32C42D.CE U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk)
                  --------
                    3.972   (20.9% logic, 79.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15

   Delay:               0.709ns  (33.9% logic, 66.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.346     R63C29D.F0 to    R63C34C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.909   (31.1% logic, 68.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.709ns  (33.9% logic, 66.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.346     R63C29D.F0 to    R63C36A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.909   (31.1% logic, 68.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_4  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_5

   Delay:               0.775ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.408     R63C29D.F0 to    R64C35B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.971   (29.1% logic, 70.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_2  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_3

   Delay:               0.775ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.408     R63C29D.F0 to    R64C35C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.971   (29.1% logic, 70.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.775ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.408     R63C29D.F0 to    R64C35D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.971   (29.1% logic, 70.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[7]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[6]

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.416     R63C29D.F0 to    R64C32D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.979   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[9]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[8]

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.416     R63C29D.F0 to    R65C32C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.979   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[1]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[0]

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.416     R63C29D.F0 to    R65C32B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.979   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/in_det_BC_1C  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.416     R63C29D.F0 to    R64C32B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.979   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_82  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83

   Delay:               0.780ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.422     R63C29D.F0 to    R61C32D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.985   (28.7% logic, 71.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_87  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_88

   Delay:               0.780ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.422     R63C29D.F0 to    R61C32A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.985   (28.7% logic, 71.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_80  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81

   Delay:               0.780ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.422     R63C29D.F0 to    R61C32C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.985   (28.7% logic, 71.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_92  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_93

   Delay:               0.782ns  (30.7% logic, 69.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.428     R63C29D.F0 to    R61C35B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.991   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_90  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_91

   Delay:               0.782ns  (30.7% logic, 69.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.428     R63C29D.F0 to    R61C35C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.991   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_79  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.782ns  (30.7% logic, 69.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.428     R63C29D.F0 to    R62C35D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.991   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.782ns  (30.7% logic, 69.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.428     R63C29D.F0 to    R61C35D.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.991   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)

   Delay:               0.782ns  (30.7% logic, 69.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.428     R63C29D.F0 to    R62C35A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    0.991   (28.6% logic, 71.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[4]

   Delay:               0.794ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.448     R63C29D.F0 to    R63C32B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.011   (28.0% logic, 72.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[5]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[4]

   Delay:               0.794ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.448     R63C29D.F0 to    R63C32A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.011   (28.0% logic, 72.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               0.794ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.448     R63C29D.F0 to    R63C31B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.011   (28.0% logic, 72.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/write_data_d1[10]

   Delay:               0.796ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.453     R63C29D.F0 to    R62C36B.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.016   (27.9% logic, 72.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_85  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_86

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.461     R63C29D.F0 to    R61C33A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.024   (27.6% logic, 72.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_18  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_24

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.461     R63C29D.F0 to    R61C34A.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.024   (27.6% logic, 72.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_27  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_28

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.461     R63C29D.F0 to    R61C33C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.024   (27.6% logic, 72.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17

   Delay:               0.799ns  (30.0% logic, 70.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R63C29B.CLK to     R63C29B.Q0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_3701 (from U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
ROUTE         1     0.280     R63C29B.Q0 to     R63C29D.A0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R63C29D.A0 to     R63C29D.F0 U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/SLICE_5733
ROUTE        90     0.461     R63C29D.F0 to    R61C34C.LSR U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0)
                  --------
                    1.024   (27.6% logic, 72.4% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/s_u1_refclk" 100.000000 MHz |             |             |
PAR_ADJ 10.000000 ;                     |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/pclk"           |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |     0.000 ns|     0.159 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_r|             |             |
x_fclk_0" 250.000000 MHz PAR_ADJ        |             |             |
25.000000 ;                             |     0.000 ns|     0.160 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_G|             |             |
EN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_p|             |             |
clk" 250.000000 MHz PAR_ADJ 25.000000 ; |     0.000 ns|     0.178 ns|   2  
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u1_clk_125"    |             |             |
125.000000 MHz PAR_ADJ 12.500000 ;      |     0.000 ns|     0.147 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net


--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 101444 paths, 5 nets, and 40583 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

