

================================================================
== Vivado HLS Report for 'hls_2DFilter'
================================================================
* Date:           Sun Dec 16 17:13:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.587|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  925921|  925921|  925921|  925921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L1      |  925920|  925920|      1286|          -|          -|   720|    no    |
        | + L2     |    1283|    1283|         5|          1|          1|  1280|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	8  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_1 = alloca i8"   --->   Operation 9 'alloca' 'IN_WINDOW_val_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_s = alloca i8"   --->   Operation 10 'alloca' 'IN_WINDOW_val_val_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_1 = alloca i8"   --->   Operation 11 'alloca' 'IN_WINDOW_val_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_1 = alloca i8"   --->   Operation 12 'alloca' 'IN_WINDOW_val_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val = alloca i8"   --->   Operation 13 'alloca' 'IN_WINDOW_val_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_s = alloca i8"   --->   Operation 14 'alloca' 'IN_WINDOW_val_val_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va = alloca [1280 x i8], align 1" [hls_video_block/hls_video_block.cpp:26]   --->   Operation 17 'alloca' 'line_buffer_0_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va = alloca [1280 x i8], align 1" [hls_video_block/hls_video_block.cpp:26]   --->   Operation 18 'alloca' 'line_buffer_1_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %0" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%row = phi i10 [ %row_1, %3 ], [ 0, %arrayctor.loop.preheader ]"   --->   Operation 20 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.91ns)   --->   "%exitcond2 = icmp eq i10 %row, -304" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%row_1 = add i10 %row, 1" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 23 'add' 'row_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %1" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [hls_video_block/hls_video_block.cpp:30]   --->   Operation 25 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3)" [hls_video_block/hls_video_block.cpp:30]   --->   Operation 26 'specregionbegin' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.91ns)   --->   "%tmp_4 = icmp ne i10 %row, 0" [hls_video_block/hls_video_block.cpp:47]   --->   Operation 27 'icmp' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %2" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [hls_video_block/hls_video_block.cpp:61]   --->   Operation 29 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%col = phi i11 [ 0, %1 ], [ %col_1, %shift_pixels_left.exit_ifconv ]"   --->   Operation 30 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%exitcond1 = icmp eq i11 %col, -768" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 31 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.79ns)   --->   "%col_1 = add i11 %col, 1" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 32 'add' 'col_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %col to i64" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 33 'zext' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va_1 = getelementptr [1280 x i8]* %line_buffer_0_0_va, i64 0, i64 %tmp_7" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 34 'getelementptr' 'line_buffer_0_0_va_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.23ns)   --->   "%IN_WINDOW_val_0_val_1 = load i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:41]   --->   Operation 35 'load' 'IN_WINDOW_val_0_val_1' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va_1 = getelementptr [1280 x i8]* %line_buffer_1_0_va, i64 0, i64 %tmp_7" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 36 'getelementptr' 'line_buffer_1_0_va_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.23ns)   --->   "%IN_WINDOW_val_1_val_2 = load i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:42]   --->   Operation 37 'load' 'IN_WINDOW_val_1_val_2' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 38 [1/1] (0.94ns)   --->   "%tmp_8 = icmp ne i11 %col, 0" [hls_video_block/hls_video_block.cpp:47]   --->   Operation 38 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val = load i8* %IN_WINDOW_val_val_0_s" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 39 'load' 'IN_WINDOW_val_0_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_1 = load i8* %IN_WINDOW_val_1_val"   --->   Operation 40 'load' 'IN_WINDOW_val_1_val_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %shift_pixels_left.exit_ifconv" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_2 = load i8* %IN_WINDOW_val_val_0_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 43 'load' 'IN_WINDOW_val_val_0_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str37)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 44 'specregionbegin' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 45 'specprotocol' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_mat_data_strea)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 46 'read' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 1.35> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str37, i32 %tmp_6)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.23ns)   --->   "%IN_WINDOW_val_0_val_1 = load i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:41]   --->   Operation 48 'load' 'IN_WINDOW_val_0_val_1' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 49 [1/2] (1.23ns)   --->   "%IN_WINDOW_val_1_val_2 = load i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:42]   --->   Operation 49 'load' 'IN_WINDOW_val_1_val_2' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = shl i8 %IN_WINDOW_val_0_val, 1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 50 'shl' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12_0_1_i = sub i8 0, %tmp" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 51 'sub' 'tmp_12_0_1_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%y_mag_2_0_1_i = sub i8 %tmp_12_0_1_i, %IN_WINDOW_val_val_0_2" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 52 'sub' 'y_mag_2_0_1_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.76ns)   --->   "%x_mag_2_0_2_i = sub i8 %IN_WINDOW_val_0_val_1, %IN_WINDOW_val_val_0_2" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 53 'sub' 'x_mag_2_0_2_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%y_mag_2_0_2_i = sub i8 %y_mag_2_0_1_i, %IN_WINDOW_val_0_val_1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 54 'sub' 'y_mag_2_0_2_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp2 = add i8 %y_mag_2_0_2_i, %tmp_12" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 55 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (1.23ns)   --->   "store i8 %IN_WINDOW_val_1_val_2, i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:56]   --->   Operation 56 'store' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:56]   --->   Operation 57 'store' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_2, i8* %IN_WINDOW_val_1_val" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 58 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_1, i8* %IN_WINDOW_val_val_0_s" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 59 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val, i8* %IN_WINDOW_val_val_0_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 60 'store' <Predicate = (!exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_2 = load i8* %IN_WINDOW_val_val_2_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 61 'load' 'IN_WINDOW_val_val_2_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_s = load i8* %IN_WINDOW_val_val_1_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 62 'load' 'IN_WINDOW_val_val_1_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_3 = load i8* %IN_WINDOW_val_val_2_s" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 63 'load' 'IN_WINDOW_val_val_2_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = shl i8 %IN_WINDOW_val_val_1_s, 1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 64 'shl' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%x_mag_2_1_1_i = sub i8 %x_mag_2_0_2_i, %tmp_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 65 'sub' 'x_mag_2_1_1_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = shl i8 %IN_WINDOW_val_1_val_2, 1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 66 'shl' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%x_mag_2_1_2_i = add i8 %tmp_3, %x_mag_2_1_1_i" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 67 'add' 'x_mag_2_1_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%x_mag_2_2_i = sub i8 %x_mag_2_1_2_i, %IN_WINDOW_val_val_2_3" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 68 'sub' 'x_mag_2_2_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = shl i8 %IN_WINDOW_val_val_2_2, 1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 69 'shl' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%x_mag_2_2_2_i = add i8 %x_mag_2_2_i, %tmp_12" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 70 'add' 'x_mag_2_2_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %IN_WINDOW_val_val_2_3, %tmp_10" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 71 'add' 'tmp3' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%y_mag_2_2_2_i = add i8 %tmp2, %tmp3" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 72 'add' 'y_mag_2_2_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_val_2_2, i8* %IN_WINDOW_val_val_2_s" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 73 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_1, i8* %IN_WINDOW_val_val_1_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->hls_video_block/hls_video_block.cpp:40]   --->   Operation 74 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %tmp_12, i8* %IN_WINDOW_val_val_2_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 75 'store' <Predicate = (!exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.53>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %x_mag_2_2_2_i to i9" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 76 'sext' 'tmp_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.76ns)   --->   "%neg_i_i = sub i9 0, %tmp_i_cast" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 77 'sub' 'neg_i_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.84ns)   --->   "%abscond_i_i = icmp sgt i8 %x_mag_2_2_2_i, 0" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 78 'icmp' 'abscond_i_i' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i_i = select i1 %abscond_i_i, i9 %tmp_i_cast, i9 %neg_i_i" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 79 'select' 'abs_i_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i_i_cast = sext i9 %abs_i_i to i10" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 80 'sext' 'abs_i_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = sext i8 %y_mag_2_2_2_i to i9" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 81 'sext' 'tmp_2_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.76ns)   --->   "%neg_i1_i = sub i9 0, %tmp_2_i_cast" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 82 'sub' 'neg_i1_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.84ns)   --->   "%abscond_i2_i = icmp sgt i8 %y_mag_2_2_2_i, 0" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 83 'icmp' 'abscond_i2_i' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i3_i = select i1 %abscond_i2_i, i9 %tmp_2_i_cast, i9 %neg_i1_i" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 84 'select' 'abs_i3_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i3_i_cast = sext i9 %abs_i3_i to i10" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 85 'sext' 'abs_i3_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_4_i = add i10 %abs_i_i_cast, %abs_i3_i_cast" [hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 86 'add' 'tmp_4_i' <Predicate = (!exitcond1)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.91ns)   --->   "%tmp_5_i = icmp sgt i10 %tmp_4_i, 125" [hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 87 'icmp' 'tmp_5_i' <Predicate = (!exitcond1)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.63>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind" [hls_video_block/hls_video_block.cpp:32]   --->   Operation 88 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)" [hls_video_block/hls_video_block.cpp:32]   --->   Operation 89 'specregionbegin' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:34]   --->   Operation 90 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp4 = and i1 %tmp_8, %tmp_5_i" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 91 'and' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_2 = and i1 %tmp4, %tmp_4" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 92 'and' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_2, i8 -1, i8 0" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:565->hls_video_block/hls_video_block.cpp:52]   --->   Operation 93 'select' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 94 'specregionbegin' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 95 'specprotocol' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.35ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %output_mat_data_stre, i8 %tmp_11)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 96 'write' <Predicate = (!exitcond1)> <Delay = 1.35> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_9)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 97 'specregionend' 'empty_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_5)" [hls_video_block/hls_video_block.cpp:59]   --->   Operation 98 'specregionend' 'empty_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 99 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_s)" [hls_video_block/hls_video_block.cpp:60]   --->   Operation 100 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %0" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.3ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', hls_video_block/hls_video_block.cpp:29) [15]  (0.656 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', hls_video_block/hls_video_block.cpp:29) [16]  (0.912 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', hls_video_block/hls_video_block.cpp:31) [26]  (0 ns)
	'getelementptr' operation ('line_buffer_0_0_va_1', hls_video_block/hls_video_block.cpp:38) [46]  (0 ns)
	'load' operation ('IN_WINDOW.val[0].val[2][0]', hls_video_block/hls_video_block.cpp:41) on array 'line_buffer[0][0].val', hls_video_block/hls_video_block.cpp:26 [47]  (1.24 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	fifo read on port 'input_mat_data_strea' (/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36) [43]  (1.35 ns)
	'store' operation (hls_video_block/hls_video_block.cpp:56) of variable 'tmp', /proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36 on array 'line_buffer[1][0].val', hls_video_block/hls_video_block.cpp:26 [86]  (1.24 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'load' operation ('IN_WINDOW_val_val_1_s', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) on local variable 'Window<3, 3, hls::Scalar<1, unsigned char> >.val[1].val[0]' [36]  (0 ns)
	'shl' operation ('tmp_1', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [56]  (0 ns)
	'sub' operation ('x_mag_2_1_1_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [57]  (0 ns)
	'add' operation ('x_mag_2_1_2_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [59]  (1.05 ns)
	'sub' operation ('x_mag_2_2_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [60]  (0 ns)
	'add' operation ('x_mag_2_2_2_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [62]  (1.05 ns)

 <State 6>: 2.54ns
The critical path consists of the following:
	'icmp' operation ('abscond_i_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [68]  (0.849 ns)
	'select' operation ('abs_i_i', hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48) [69]  (0 ns)
	'add' operation ('tmp_4_i', hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48) [76]  (0.776 ns)
	'icmp' operation ('tmp_5_i', hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48) [77]  (0.912 ns)

 <State 7>: 1.64ns
The critical path consists of the following:
	'and' operation ('tmp4', /proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52) [78]  (0 ns)
	'and' operation ('tmp', /proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52) [79]  (0 ns)
	'select' operation ('tmp', /proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:565->hls_video_block/hls_video_block.cpp:52) [80]  (0.287 ns)
	fifo write on port 'output_mat_data_stre' (/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52) [83]  (1.35 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
