Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:18:49 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.314ns (38.231%)  route 2.123ns (61.769%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 5.422 - 3.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.716ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.655ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, estimated)      1.759     2.778    clk_i_IBUF_BUFG
    SLICE_X42Y52                                                      r  A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_FDRE_C_Q)         0.102     2.880 r  A_reg[5]/Q
                         net (fo=9, estimated)        0.296     3.176    p_0_in1_in[10]
    SLICE_X46Y53         LUT3 (Prop_LUT3_I0_O)        0.101     3.277 r  A[23]_i_41/O
                         net (fo=1, estimated)        0.319     3.596    n_0_A[23]_i_41
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.911 r  A_reg[23]_i_35/CO[7]
                         net (fo=1, estimated)        0.000     3.911    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.093 r  A_reg[31]_i_34/O[7]
                         net (fo=3, estimated)        0.525     4.618    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.035     4.653 r  A[31]_i_10/O
                         net (fo=1, estimated)        0.354     5.007    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.264     5.271 r  A_reg[31]_i_2/O[4]
                         net (fo=3, estimated)        0.345     5.616    n_11_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.035     5.651 r  A[31]_i_22/O
                         net (fo=1, routed)           0.001     5.652    n_0_A[31]_i_22
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     5.897 r  A_reg[31]_i_3/O[6]
                         net (fo=1, estimated)        0.245     6.142    data2[30]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.035     6.177 r  A[30]_i_1/O
                         net (fo=1, routed)           0.038     6.215    n_0_A[30]_i_1
    SLICE_X41Y57         FDRE                                         r  A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     3.798    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.857 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, estimated)      1.565     5.422    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[30]/C
                         clock pessimism              0.264     5.686    
                         clock uncertainty           -0.035     5.651    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.048     5.699    A_reg[30]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -0.516    




