// SPDX-License-Identifier: Apache-2.0
// SPDX-FileCopyrightText: 2026 Tenstorrent USA, Inc.
/*
 * TC_KMAC_014 (P1) - Software Reset Test
 *
 * Verifies KMAC software reset via SEP Reset Controller (0x10A50000).
 * Per OCH spec: KMAC starts in reset (kmac_sw_rst_n=0 by default);
 * firmware must write 1 to bit[4] to release before use.
 *
 * Steps:
 *  1. Assert KMAC reset (kmac_sw_rst_n=0) while other IPs stay released
 *  2. Verify KMAC STATUS shows idle after reset assert
 *  3. Release KMAC reset (kmac_sw_rst_n=1)
 *  4. Wait for idle, run a SHA3-256 hash to confirm KMAC operational
 *  5. Re-assert and release reset, verify KMAC returns to idle defaults
 */

#include <stdint.h>
#include <stdio.h>
#include "test_completion.h"
#include "och_sep_top_reg.h"
#include "och_sep_common.h"
#include "sep_outbound_filter.h"

#define RST_CTRL_ADDR  SEP_RESET_CTRL_SW_RESET_N_REG_ADDR

/* Bits in SW_RESET_N */
#define RST_KM    (1u << 0)
#define RST_OTBN  (1u << 1)
#define RST_AES   (1u << 2)
#define RST_HMAC  (1u << 3)
#define RST_KMAC  (1u << 4)

/* Release all crypto IPs from reset (baseline state) */
#define RST_ALL_RELEASE (RST_KM | RST_OTBN | RST_AES | RST_HMAC | RST_KMAC)

static int test_errors = 0;

static int wait_for_idle(void) {
    int timeout = 1000000;
    while (timeout-- > 0) {
        KMAC_STATUS_reg_u s = {.val = READ_REG(KMAC_STATUS_REG_ADDR)};
        if (s.f.sha3_idle) return 0;
    }
    printf("Timeout waiting for KMAC idle\n");
    return -1;
}

static int wait_for_done(void) {
    int timeout = 1000000;
    while (timeout-- > 0) {
        if (READ_REG(KMAC_INTR_STATE_REG_ADDR) & 0x1) {
            WRITE_REG(KMAC_INTR_STATE_REG_ADDR, 0x1);
            return 0;
        }
    }
    printf("Timeout waiting for KMAC done\n");
    return -1;
}

static void setup_entropy(void) {
    for (int i = 0; i < 6; i++)
        WRITE_REG(KMAC_ENTROPY_SEED_REG_ADDR, 0xDEADBEEF + i);
}

static int run_sha3_hash(void) {
    if (wait_for_idle() != 0) return -1;

    KMAC_CFG_SHADOWED_reg_u cfg = {.val = 0};
    cfg.f.kmac_en = 0;
    cfg.f.mode = 0x0;       /* SHA3 */
    cfg.f.kstrength = 0x2;  /* L256 */
    cfg.f.entropy_mode = 0x1;
    cfg.f.entropy_ready = 0;
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);

    setup_entropy();

    cfg.f.entropy_ready = 1;
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);

    KMAC_CMD_reg_u cmd = {.val = 0};
    cmd.f.cmd = 29;  /* START */
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);

    WRITE_REG(KMAC_MSG_FIFO_MEM_BASE_ADDR, 0x74736574); /* "test" */

    cmd.f.cmd = 46;  /* PROCESS */
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);

    if (wait_for_done() != 0) return -1;

    uint32_t digest0 = READ_REG(KMAC_STATE_MEM_BASE_ADDR)
                     ^ READ_REG(KMAC_STATE_MEM_BASE_ADDR + 0x100);

    cmd.f.cmd = 22;  /* DONE */
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);

    return (digest0 != 0) ? 0 : -1;
}

static int test_sw_reset(void) {
    printf("=== Step 1: Check default reset state ===\n");
    uint32_t rst = READ_REG(RST_CTRL_ADDR);
    printf("  SW_RESET_N default = 0x%08x\n", rst);
    /* Default is 0x0 per spec (all IPs in reset). Testbench releases before boot.
     * Read current state after testbench init (expect all bits = 1 = released). */

    printf("=== Step 2: Assert KMAC reset only (keep others released) ===\n");
    /* Release all except KMAC */
    uint32_t release_others = RST_KM | RST_OTBN | RST_AES | RST_HMAC;
    WRITE_REG(RST_CTRL_ADDR, release_others);
    rst = READ_REG(RST_CTRL_ADDR);
    printf("  SW_RESET_N after assert KMAC reset = 0x%08x\n", rst);

    /* Note: KMAC AXI slave is gated while kmac_sw_rst_n=0; reading KMAC registers
     * in this state would stall the AXI bus indefinitely.  Skip the status read. */

    printf("=== Step 3: Release KMAC reset ===\n");
    WRITE_REG(RST_CTRL_ADDR, RST_ALL_RELEASE);
    rst = READ_REG(RST_CTRL_ADDR);
    printf("  SW_RESET_N after release = 0x%08x\n", rst);
    /* Note: RST_CTRL readback may return bus-error value from SEP CPU perspective.
     * Functional verification (sha3_idle, hash) is used to confirm reset release. */
    printf("PASS: kmac_sw_rst_n write issued (functional check follows)\n");

    printf("=== Step 4: Verify KMAC idle after release ===\n");
    if (wait_for_idle() != 0) {
        printf("FAIL: KMAC not idle after reset release\n");
        test_errors++;
        return -1;
    }
    KMAC_STATUS_reg_u s;
    s.val = READ_REG(KMAC_STATUS_REG_ADDR);
    printf("  STATUS = 0x%08x (expect 0x4001: sha3_idle=1 fifo_empty=1)\n", s.val);
    if (s.f.sha3_idle && s.f.fifo_empty) {
        printf("PASS: KMAC idle and fifo_empty after reset release\n");
    } else {
        printf("FAIL: STATUS=0x%08x unexpected after reset\n", s.val);
        test_errors++;
    }

    printf("=== Step 5: Verify CFG_REGWEN default after reset ===\n");
    KMAC_CFG_REGWEN_reg_u rw = {.val = READ_REG(KMAC_CFG_REGWEN_REG_ADDR)};
    printf("  CFG_REGWEN = %u (expect 1)\n", rw.f.en);
    if (rw.f.en) {
        printf("PASS: CFG_REGWEN=1 after reset\n");
    } else {
        printf("FAIL: CFG_REGWEN=0 after reset\n");
        test_errors++;
    }

    printf("=== Step 6: Run SHA3-256 hash to confirm KMAC operational ===\n");
    if (run_sha3_hash() == 0) {
        printf("PASS: SHA3-256 hash produced non-zero digest after reset release\n");
    } else {
        printf("FAIL: SHA3-256 hash failed after reset release\n");
        test_errors++;
    }

    printf("=== Step 7: Re-assert and re-release reset (second cycle) ===\n");
    WRITE_REG(RST_CTRL_ADDR, RST_ALL_RELEASE & ~RST_KMAC); /* assert */
    WRITE_REG(RST_CTRL_ADDR, RST_ALL_RELEASE);               /* release */

    if (wait_for_idle() != 0) {
        printf("FAIL: KMAC not idle after second reset cycle\n");
        test_errors++;
        return -1;
    }
    s.val = READ_REG(KMAC_STATUS_REG_ADDR);
    if (s.f.sha3_idle && s.f.fifo_empty) {
        printf("PASS: KMAC idle after second reset cycle\n");
    } else {
        printf("FAIL: STATUS=0x%08x after second reset\n", s.val);
        test_errors++;
    }

    return 0;
}

int main(void) {
    sep_outbound_filter_init();

    printf("\n========================================\n");
    printf("  TC_KMAC_014: Software Reset Test\n");
    printf("========================================\n\n");

    test_sw_reset();

    printf("\n========================================\n");
    if (test_errors == 0) {
        printf("  RESULT: TEST PASSED\n");
        test_pass(0);
    } else {
        printf("  RESULT: TEST FAILED (errors=%d)\n", test_errors);
        test_fail(1);
    }
    printf("========================================\n");

    while (1) { __asm__("wfi"); }
}
