{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 14:05:28 2020 " "Info: Processing started: Wed Sep 16 14:05:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomplement.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file twoscomplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-behave " "Info: Found design unit 1: TwosComplement-behave" {  } { { "TwosComplement.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/TwosComplement.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Info: Found entity 1: TwosComplement" {  } { { "TwosComplement.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/TwosComplement.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file equality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Equality-behave " "Info: Found design unit 1: Equality-behave" {  } { { "Equality.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Equality.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Equality " "Info: Found entity 1: Equality" {  } { { "Equality.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Equality.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msblsb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file msblsb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSBLSB-behave " "Info: Found design unit 1: MSBLSB-behave" {  } { { "MSBLSB.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/MSBLSB.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MSBLSB " "Info: Found entity 1: MSBLSB" {  } { { "MSBLSB.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/MSBLSB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maximum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-behave " "Info: Found design unit 1: Maximum-behave" {  } { { "Maximum.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Maximum.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Info: Found entity 1: Maximum" {  } { { "Maximum.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Maximum.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minimum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Minimum-behave " "Info: Found design unit 1: Minimum-behave" {  } { { "Minimum.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Minimum.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Minimum " "Info: Found entity 1: Minimum" {  } { { "Minimum.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Minimum.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitaddition.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eightbitaddition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAddition-behave " "Info: Found design unit 1: EightBitAddition-behave" {  } { { "EightBitAddition.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/EightBitAddition.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAddition " "Info: Found entity 1: EightBitAddition" {  } { { "EightBitAddition.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/EightBitAddition.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtraction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtraction-behave " "Info: Found design unit 1: Subtraction-behave" {  } { { "Subtraction.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Subtraction.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Subtraction " "Info: Found entity 1: Subtraction" {  } { { "Subtraction.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Subtraction.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Increment-behave " "Info: Found design unit 1: Increment-behave" {  } { { "Increment.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Increment.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Info: Found entity 1: Increment" {  } { { "Increment.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Increment.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrement.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decrement-behave " "Info: Found design unit 1: Decrement-behave" {  } { { "Decrement.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Decrement.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decrement " "Info: Found entity 1: Decrement" {  } { { "Decrement.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Decrement.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circularrightshift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file circularrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircularRightShift-behave " "Info: Found design unit 1: CircularRightShift-behave" {  } { { "CircularRightShift.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/CircularRightShift.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CircularRightShift " "Info: Found entity 1: CircularRightShift" {  } { { "CircularRightShift.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/CircularRightShift.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circularleftshift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file circularleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircularLeftShift-behave " "Info: Found design unit 1: CircularLeftShift-behave" {  } { { "CircularLeftShift.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/CircularLeftShift.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CircularLeftShift " "Info: Found entity 1: CircularLeftShift" {  } { { "CircularLeftShift.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/CircularLeftShift.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_group_03.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_group_03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Group_03-arch_ALU " "Info: Found design unit 1: ALU_Group_03-arch_ALU" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Group_03 " "Info: Found entity 1: ALU_Group_03" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Group_03 " "Info: Elaborating entity \"ALU_Group_03\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU_Group_03.vhd(97) " "Warning (10631): VHDL Process Statement warning at ALU_Group_03.vhd(97): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Oint ALU_Group_03.vhd(97) " "Warning (10631): VHDL Process Statement warning at ALU_Group_03.vhd(97): inferring latch(es) for signal or variable \"Oint\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[0\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[0\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[1\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[1\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[2\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[2\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[3\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[3\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[4\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[4\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[5\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[5\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[6\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[6\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[7\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[7\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[8\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[8\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[9\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[9\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[10\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[10\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[11\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[11\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[12\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[12\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[13\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[13\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[14\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[14\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[15\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[15\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[16\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[16\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[17\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[17\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[18\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[18\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[19\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[19\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[20\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[20\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[21\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[21\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[22\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[22\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[23\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[23\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[24\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[24\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[25\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[25\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[26\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[26\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[27\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[27\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[28\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[28\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[29\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[29\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[30\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[30\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[31\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[31\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[0\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[1\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[2\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[3\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[4\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[5\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[6\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[7\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[8\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[9\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement TwosComplement:u1 " "Info: Elaborating entity \"TwosComplement\" for hierarchy \"TwosComplement:u1\"" {  } { { "ALU_Group_03.vhd" "u1" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAddition TwosComplement:u1\|EightBitAddition:u1 " "Info: Elaborating entity \"EightBitAddition\" for hierarchy \"TwosComplement:u1\|EightBitAddition:u1\"" {  } { { "TwosComplement.vhd" "u1" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/TwosComplement.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equality Equality:u2 " "Info: Elaborating entity \"Equality\" for hierarchy \"Equality:u2\"" {  } { { "ALU_Group_03.vhd" "u2" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSBLSB MSBLSB:u3 " "Info: Elaborating entity \"MSBLSB\" for hierarchy \"MSBLSB:u3\"" {  } { { "ALU_Group_03.vhd" "u3" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maximum Maximum:u4 " "Info: Elaborating entity \"Maximum\" for hierarchy \"Maximum:u4\"" {  } { { "ALU_Group_03.vhd" "u4" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtraction Maximum:u4\|Subtraction:u1 " "Info: Elaborating entity \"Subtraction\" for hierarchy \"Maximum:u4\|Subtraction:u1\"" {  } { { "Maximum.vhd" "u1" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Maximum.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DC Subtraction.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at Subtraction.vhd(26): object \"DC\" assigned a value but never read" {  } { { "Subtraction.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/Subtraction.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minimum Minimum:u5 " "Info: Elaborating entity \"Minimum\" for hierarchy \"Minimum:u5\"" {  } { { "ALU_Group_03.vhd" "u5" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrement Decrement:u8 " "Info: Elaborating entity \"Decrement\" for hierarchy \"Decrement:u8\"" {  } { { "ALU_Group_03.vhd" "u8" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Increment:u9 " "Info: Elaborating entity \"Increment\" for hierarchy \"Increment:u9\"" {  } { { "ALU_Group_03.vhd" "u9" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircularRightShift CircularRightShift:u12 " "Info: Elaborating entity \"CircularRightShift\" for hierarchy \"CircularRightShift:u12\"" {  } { { "ALU_Group_03.vhd" "u12" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output\[9\] output\[8\] " "Info: Duplicate LATCH primitive \"output\[9\]\" merged with LATCH primitive \"output\[8\]\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[31\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[31\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[30\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[30\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[29\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[29\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[28\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[28\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[27\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[27\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[26\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[26\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[25\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[25\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[24\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[24\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[23\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[23\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[22\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[22\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[21\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[21\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[20\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[20\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[19\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[19\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[18\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[18\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[17\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[17\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[16\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[16\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[15\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[15\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[14\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[14\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[13\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[13\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[12\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[12\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[11\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[11\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[10\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[10\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[9\]\$latch Oint\[8\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[9\]\$latch\" merged with LATCH primitive \"Oint\[8\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[0\] " "Warning: Latch output\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[1\] " "Warning: Latch output\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[2\] " "Warning: Latch output\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[3\] " "Warning: Latch output\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[4\] " "Warning: Latch output\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[5\] " "Warning: Latch output\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[6\] " "Warning: Latch output\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[7\] " "Warning: Latch output\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output\[8\] " "Warning: Latch output\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA C\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal C\[1\]" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Info: Implemented 156 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 16 14:05:32 2020 " "Info: Processing ended: Wed Sep 16 14:05:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
