# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:2.1-16.10"
attribute \top 1
module \simple_counter
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:5.24-5.29"
  wire width 8 output 3 \count
  attribute \src "dut.sv:8.5-14.8"
  wire width 8 $0\count[7:0]
  attribute \src "dut.sv:8.5-14.8"
  attribute \always_ff 1
  cell $adff $procdff$8
    parameter \WIDTH 8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    connect \D $0\count[7:0]
    connect \Q \count
    connect \ARST \rst_n
    connect \CLK \clk
  end
  attribute \src "dut.sv:12.22-12.34"
  cell $add $add$dut.sv:12$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \count
    connect \B 1'1
    connect \Y $0\count[7:0]
  end
end
