
---------- Begin Simulation Statistics ----------
final_tick                                84425979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691764                       # Number of bytes of host memory used
host_op_rate                                   275206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.08                       # Real time elapsed on the host
host_tick_rate                              231889698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084426                       # Number of seconds simulated
sim_ticks                                 84425979500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101788                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727677                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477755                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.688520                       # CPI: cycles per instruction
system.cpu.discardedOps                        190651                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610092                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001389                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36142617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592235                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168851959                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132709342                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        383930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4058                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114697                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60710                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138164                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70359                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       592452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 592452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20686016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20686016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208523                       # Request fanout histogram
system.membus.respLayer1.occupancy         1123605250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           885409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       749547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286377                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86179584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86246720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          176111                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7340608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           888565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 884385     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4180      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             888565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1346871000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067560996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               503849                       # number of demand (read+write) hits
system.l2.demand_hits::total                   503927                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              503849                       # number of overall hits
system.l2.overall_hits::total                  503927                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207858                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            207858                       # number of overall misses
system.l2.overall_misses::total                208527                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17634332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17687604000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53272000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17634332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17687604000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292688                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292688                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79629.297459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84838.360804                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84821.648995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79629.297459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84838.360804                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84821.648995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114697                       # number of writebacks
system.l2.writebacks::total                    114697                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15555558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15602140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15555558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15602140000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.292050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.292050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69629.297459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74838.867667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74822.153911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69629.297459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74838.867667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74822.153911                       # average overall mshr miss latency
system.l2.replacements                         176111                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       634850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           634850                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       634850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       634850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            148213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                148213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138164                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12027463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12027463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.482455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87052.079413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87052.079413                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10645833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10645833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.482455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.482455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77052.151791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77052.151791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79629.297459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79629.297459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69629.297459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69629.297459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        355636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            355636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5606868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5606868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80449.801992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80449.801992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4909724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4909724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70450.918353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70450.918353                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31906.960625                       # Cycle average of tags in use
system.l2.tags.total_refs                     1419959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208879                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.797998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.984804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        92.588049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31749.387772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973723                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16610                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3055515                       # Number of tag accesses
system.l2.tags.data_accesses                  3055515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13302656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13345472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7340608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7340608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            507142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         157565907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158073049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       507142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           507142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86947265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86947265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86947265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           507142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        157565907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            245020314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013388987750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6848                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6848                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              542294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107998                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114697                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7047                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3092231000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1042190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7000443500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14835.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33585.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71696                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  145980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.105574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.443570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.619469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        75566     68.01%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14112     12.70%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2405      2.16%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1366      1.23%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10093      9.08%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          706      0.64%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      0.35%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          307      0.28%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6164      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.435164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.059590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.212652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6717     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          122      1.78%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6848                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4381     63.97%     63.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.55%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2235     32.64%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      2.72%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6848                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13340032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7338688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13345472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7340608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84425946000                       # Total gap between requests
system.mem_ctrls.avgGap                     261202.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13297216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7338688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 507142.472655588237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157501471.451687455177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86924523.037366718054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19168500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6981275000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2036506736250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28652.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33587.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17755536.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            394349340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209571285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           744452100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295452000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6663926880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22216427160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13711006080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44235184845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.952285                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35410371000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2818920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46196688500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            399068880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            212079780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           743795220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          303109740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6663926880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22604183340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13384474560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44310638400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.846009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34560603000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2818920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47046456500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662663                       # number of overall hits
system.cpu.icache.overall_hits::total         9662663                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74936.412316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74936.412316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74936.412316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74936.412316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55230500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55230500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73936.412316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73936.412316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73936.412316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73936.412316                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662663                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74936.412316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74936.412316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73936.412316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73936.412316                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.133392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.291834                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.133392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327567                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51306604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306604                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51307113                       # number of overall hits
system.cpu.dcache.overall_hits::total        51307113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770403                       # number of overall misses
system.cpu.dcache.overall_misses::total        770403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25578141995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25578141995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25578141995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25578141995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33545.412214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33545.412214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33200.989605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33200.989605                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       244018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3027                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    80.613809                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       634850                       # number of writebacks
system.cpu.dcache.writebacks::total            634850                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58691                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711707                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23272885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23272885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23997077499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23997077499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33067.375483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33067.375483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33717.635908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33717.635908                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40701356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40701356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9687079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9687079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23194.252364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23194.252364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9257870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9257870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22178.523088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22178.523088                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15891062495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15891062495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46082.021369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46082.021369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14015015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14015015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48939.038400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48939.038400                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    724192499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    724192499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91611.954333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91611.954333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.233034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.090426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.233034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104866890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104866890                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84425979500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
