
*** Running vivado
    with args -log CU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CU_top.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CU_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/utils_1/imports/synth_1/Control_unit_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/utils_1/imports/synth_1/Control_unit_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CU_top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1541305
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3465.160 ; gain = 229.688 ; free physical = 2197 ; free virtual = 115385
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CU_top' [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/sources_1/new/CU_top.vhd:98]
INFO: [Synth 8-3491] module 'tx_data_fifo' declared at '/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.runs/synth_1/.Xil/Vivado-1539518-uxsrv026.ihp-ffo.de/realtime/tx_data_fifo_stub.vhdl:5' bound to instance 'Input_data_fifo' of component 'tx_data_fifo' [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/sources_1/new/CU_top.vhd:498]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.runs/synth_1/.Xil/Vivado-1539518-uxsrv026.ihp-ffo.de/realtime/tx_data_fifo_stub.vhdl:20]
INFO: [Synth 8-226] default block is never used [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/sources_1/new/CU_top.vhd:788]
INFO: [Synth 8-256] done synthesizing module 'CU_top' (1#1) [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/sources_1/new/CU_top.vhd:98]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3511.066 ; gain = 275.594 ; free physical = 1467 ; free virtual = 114527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3528.879 ; gain = 293.406 ; free physical = 1419 ; free virtual = 114401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3528.879 ; gain = 293.406 ; free physical = 1419 ; free virtual = 114401
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.879 ; gain = 0.000 ; free physical = 1412 ; free virtual = 114393
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.gen/sources_1/ip/tx_data_fifo/tx_data_fifo/tx_data_fifo_in_context.xdc] for cell 'Input_data_fifo'
Finished Parsing XDC File [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.gen/sources_1/ip/tx_data_fifo/tx_data_fifo/tx_data_fifo_in_context.xdc] for cell 'Input_data_fifo'
Parsing XDC File [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/constrs_1/new/CU_constraint.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3730.504 ; gain = 25.781 ; free physical = 2249 ; free virtual = 115217
Finished Parsing XDC File [/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs/constrs_1/new/CU_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3730.504 ; gain = 0.000 ; free physical = 2248 ; free virtual = 115216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3730.504 ; gain = 0.000 ; free physical = 2249 ; free virtual = 115217
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Input_data_fifo' at clock pin 's_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3730.504 ; gain = 495.031 ; free physical = 2337 ; free virtual = 115316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3730.504 ; gain = 495.031 ; free physical = 2338 ; free virtual = 115317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Input_data_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3730.504 ; gain = 495.031 ; free physical = 2338 ; free virtual = 115317
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'data_state_reg' in module 'CU_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              001 |                               00
            signal_field |                              010 |                               01
                 payload |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_state_reg' using encoding 'one-hot' in module 'CU_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3730.504 ; gain = 495.031 ; free physical = 2330 ; free virtual = 115310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 18    
	   6 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3730.504 ; gain = 495.031 ; free physical = 2302 ; free virtual = 115289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|CU_top      | pilot_I[0]          | 128x3         | LUT            | 
|CU_top      | preamble_lts_ROM[0] | 128x3         | LUT            | 
|CU_top      | preamble_sts_ROM[0] | 64x3          | LUT            | 
|CU_top      | pilot_I[0]          | 128x3         | LUT            | 
|CU_top      | preamble_lts_ROM[0] | 128x3         | LUT            | 
|CU_top      | preamble_sts_ROM[0] | 64x3          | LUT            | 
+------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3957.539 ; gain = 722.066 ; free physical = 1815 ; free virtual = 114815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4005.578 ; gain = 770.105 ; free physical = 1795 ; free virtual = 114798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |tx_data_fifo  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |tx_data_fifo_bbox |     1|
|2     |BUFG              |     1|
|3     |CARRY8            |    10|
|4     |LUT1              |    35|
|5     |LUT2              |    78|
|6     |LUT3              |    20|
|7     |LUT4              |    30|
|8     |LUT5              |    53|
|9     |LUT6              |   193|
|10    |MUXF7             |     4|
|11    |FDCE              |   186|
|12    |FDPE              |     1|
|13    |FDRE              |    46|
|14    |IBUF              |   141|
|15    |OBUF              |   107|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.586 ; gain = 778.113 ; free physical = 1792 ; free virtual = 114796
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4013.586 ; gain = 576.488 ; free physical = 1831 ; free virtual = 114834
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4013.594 ; gain = 778.113 ; free physical = 1831 ; free virtual = 114834
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4021.586 ; gain = 0.000 ; free physical = 1923 ; free virtual = 114927
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.387 ; gain = 0.000 ; free physical = 1844 ; free virtual = 114852
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 141 instances

Synth Design complete, checksum: 99343305
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4094.387 ; gain = 1018.715 ; free physical = 1991 ; free virtual = 114999
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Control_unit_transmitter/Control_unit_transmitter.runs/synth_1/CU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CU_top_utilization_synth.rpt -pb CU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 16:33:54 2025...
