<stg><name>FIR_filtertest.2</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %FIR_coe_addr = getelementptr i15 %FIR_coe, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="FIR_coe_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %FIR_delays_addr = getelementptr i32 %FIR_delays, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="FIR_delays_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="3">
<![CDATA[
entry:4 %FIR_coe_load = load i3 %FIR_coe_addr

]]></Node>
<StgValue><ssdm name="FIR_coe_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
entry:7 %FIR_delays_load = load i3 %FIR_delays_addr

]]></Node>
<StgValue><ssdm name="FIR_delays_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n

]]></Node>
<StgValue><ssdm name="x_n_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="16">
<![CDATA[
entry:3 %sext_ln81 = sext i16 %x_n_read

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="3">
<![CDATA[
entry:4 %FIR_coe_load = load i3 %FIR_coe_addr

]]></Node>
<StgValue><ssdm name="FIR_coe_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="15">
<![CDATA[
entry:5 %sext_ln81_1 = sext i15 %FIR_coe_load

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:6 %mul_ln81 = mul i31 %sext_ln81_1, i31 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
entry:7 %FIR_delays_load = load i3 %FIR_delays_addr

]]></Node>
<StgValue><ssdm name="FIR_delays_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:8 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln81, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add_ln81 = add i32 %shl_ln, i32 %FIR_delays_load

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln77 = call void @FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1, i15 %FIR_coe, i32 %FIR_delays, i16 %x_n_read

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln77 = call void @FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1, i15 %FIR_coe, i32 %FIR_delays, i16 %x_n_read

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16">
<![CDATA[
entry:12 %ret_ln86 = ret i16 %y

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
