
Chapter-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000364c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003758  08003758  00013758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003794  08003794  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08003794  08003794  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003794  08003794  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003794  08003794  00013794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003798  08003798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  0800379c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000054  080037f0  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  080037f0  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009971  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a13  00000000  00000000  000299ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002b408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016942  00000000  00000000  0002be48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000b462  00000000  00000000  0004278a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000826b6  00000000  00000000  0004dbec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000d02a2  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000940  00000000  00000000  000d02f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000289c  00000000  00000000  000d0c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08003740 	.word	0x08003740

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08003740 	.word	0x08003740

0800014c <move_to_MODE1>:
	default:
		break;
	}
}

void move_to_MODE1(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	//save_tr_previous_status();
	switch (button1State) {
 8000150:	4b27      	ldr	r3, [pc, #156]	; (80001f0 <move_to_MODE1+0xa4>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b02      	cmp	r3, #2
 8000156:	d038      	beq.n	80001ca <move_to_MODE1+0x7e>
 8000158:	2b02      	cmp	r3, #2
 800015a:	dc40      	bgt.n	80001de <move_to_MODE1+0x92>
 800015c:	2b00      	cmp	r3, #0
 800015e:	d002      	beq.n	8000166 <move_to_MODE1+0x1a>
 8000160:	2b01      	cmp	r3, #1
 8000162:	d01e      	beq.n	80001a2 <move_to_MODE1+0x56>
			button1State = BUTTON_RELEASED;
			//TODO
		}
		break;
	default:
		break;
 8000164:	e03b      	b.n	80001de <move_to_MODE1+0x92>
		if (is_button_pressed(0))
 8000166:	2000      	movs	r0, #0
 8000168:	f001 fa3c 	bl	80015e4 <is_button_pressed>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d037      	beq.n	80001e2 <move_to_MODE1+0x96>
			prev_state  = state;
 8000172:	4b20      	ldr	r3, [pc, #128]	; (80001f4 <move_to_MODE1+0xa8>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a20      	ldr	r2, [pc, #128]	; (80001f8 <move_to_MODE1+0xac>)
 8000178:	6013      	str	r3, [r2, #0]
			prev_status = state;
 800017a:	4b1e      	ldr	r3, [pc, #120]	; (80001f4 <move_to_MODE1+0xa8>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	4a1f      	ldr	r2, [pc, #124]	; (80001fc <move_to_MODE1+0xb0>)
 8000180:	6013      	str	r3, [r2, #0]
			state = MODE1;
 8000182:	4b1c      	ldr	r3, [pc, #112]	; (80001f4 <move_to_MODE1+0xa8>)
 8000184:	220a      	movs	r2, #10
 8000186:	601a      	str	r2, [r3, #0]
			mode = 1;
 8000188:	4b1d      	ldr	r3, [pc, #116]	; (8000200 <move_to_MODE1+0xb4>)
 800018a:	2201      	movs	r2, #1
 800018c:	601a      	str	r2, [r3, #0]
			setTimer(3, timeOut);
 800018e:	4b1d      	ldr	r3, [pc, #116]	; (8000204 <move_to_MODE1+0xb8>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4619      	mov	r1, r3
 8000194:	2003      	movs	r0, #3
 8000196:	f001 ff43 	bl	8002020 <setTimer>
			button1State = BUTTON_PRESSED;
 800019a:	4b15      	ldr	r3, [pc, #84]	; (80001f0 <move_to_MODE1+0xa4>)
 800019c:	2201      	movs	r2, #1
 800019e:	701a      	strb	r2, [r3, #0]
		break;
 80001a0:	e01f      	b.n	80001e2 <move_to_MODE1+0x96>
		if (!is_button_pressed(0))
 80001a2:	2000      	movs	r0, #0
 80001a4:	f001 fa1e 	bl	80015e4 <is_button_pressed>
 80001a8:	4603      	mov	r3, r0
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d103      	bne.n	80001b6 <move_to_MODE1+0x6a>
			button1State = BUTTON_RELEASED;
 80001ae:	4b10      	ldr	r3, [pc, #64]	; (80001f0 <move_to_MODE1+0xa4>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	701a      	strb	r2, [r3, #0]
		break;
 80001b4:	e017      	b.n	80001e6 <move_to_MODE1+0x9a>
			if (is_button_pressed_1s(0))
 80001b6:	2000      	movs	r0, #0
 80001b8:	f001 fa2e 	bl	8001618 <is_button_pressed_1s>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d011      	beq.n	80001e6 <move_to_MODE1+0x9a>
				button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80001c2:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <move_to_MODE1+0xa4>)
 80001c4:	2202      	movs	r2, #2
 80001c6:	701a      	strb	r2, [r3, #0]
		break;
 80001c8:	e00d      	b.n	80001e6 <move_to_MODE1+0x9a>
		if (!is_button_pressed(0))
 80001ca:	2000      	movs	r0, #0
 80001cc:	f001 fa0a 	bl	80015e4 <is_button_pressed>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d109      	bne.n	80001ea <move_to_MODE1+0x9e>
			button1State = BUTTON_RELEASED;
 80001d6:	4b06      	ldr	r3, [pc, #24]	; (80001f0 <move_to_MODE1+0xa4>)
 80001d8:	2200      	movs	r2, #0
 80001da:	701a      	strb	r2, [r3, #0]
		break;
 80001dc:	e005      	b.n	80001ea <move_to_MODE1+0x9e>
		break;
 80001de:	bf00      	nop
 80001e0:	e004      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001e2:	bf00      	nop
 80001e4:	e002      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001e6:	bf00      	nop
 80001e8:	e000      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001ea:	bf00      	nop
	}
}
 80001ec:	bf00      	nop
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	200000e4 	.word	0x200000e4
 80001f4:	200000c8 	.word	0x200000c8
 80001f8:	200000cc 	.word	0x200000cc
 80001fc:	200000d0 	.word	0x200000d0
 8000200:	200000c4 	.word	0x200000c4
 8000204:	20000010 	.word	0x20000010

08000208 <toggle_previous_status>:

void toggle_previous_status(void) {
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	switch(prev_status) {
 800020c:	4b2b      	ldr	r3, [pc, #172]	; (80002bc <toggle_previous_status+0xb4>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	3b01      	subs	r3, #1
 8000212:	2b03      	cmp	r3, #3
 8000214:	d84e      	bhi.n	80002b4 <toggle_previous_status+0xac>
 8000216:	a201      	add	r2, pc, #4	; (adr r2, 800021c <toggle_previous_status+0x14>)
 8000218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800021c:	0800022d 	.word	0x0800022d
 8000220:	0800024f 	.word	0x0800024f
 8000224:	08000271 	.word	0x08000271
 8000228:	08000293 	.word	0x08000293
	case NS_GRE_EW_RED:
		HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 800022c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000230:	4823      	ldr	r0, [pc, #140]	; (80002c0 <toggle_previous_status+0xb8>)
 8000232:	f002 fa88 	bl	8002746 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800023a:	4821      	ldr	r0, [pc, #132]	; (80002c0 <toggle_previous_status+0xb8>)
 800023c:	f002 fa83 	bl	8002746 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000240:	4b20      	ldr	r3, [pc, #128]	; (80002c4 <toggle_previous_status+0xbc>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4619      	mov	r1, r3
 8000246:	2000      	movs	r0, #0
 8000248:	f001 feea 	bl	8002020 <setTimer>
		break;
 800024c:	e033      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_YEL_EW_RED:
		HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 800024e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000252:	481b      	ldr	r0, [pc, #108]	; (80002c0 <toggle_previous_status+0xb8>)
 8000254:	f002 fa77 	bl	8002746 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800025c:	4818      	ldr	r0, [pc, #96]	; (80002c0 <toggle_previous_status+0xb8>)
 800025e:	f002 fa72 	bl	8002746 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000262:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <toggle_previous_status+0xbc>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4619      	mov	r1, r3
 8000268:	2000      	movs	r0, #0
 800026a:	f001 fed9 	bl	8002020 <setTimer>
		break;
 800026e:	e022      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_RED_EW_GRE:
		HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000270:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000274:	4812      	ldr	r0, [pc, #72]	; (80002c0 <toggle_previous_status+0xb8>)
 8000276:	f002 fa66 	bl	8002746 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 800027a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800027e:	4810      	ldr	r0, [pc, #64]	; (80002c0 <toggle_previous_status+0xb8>)
 8000280:	f002 fa61 	bl	8002746 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000284:	4b0f      	ldr	r3, [pc, #60]	; (80002c4 <toggle_previous_status+0xbc>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4619      	mov	r1, r3
 800028a:	2000      	movs	r0, #0
 800028c:	f001 fec8 	bl	8002020 <setTimer>
		break;
 8000290:	e011      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_RED_EW_YEL:
		HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000292:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000296:	480a      	ldr	r0, [pc, #40]	; (80002c0 <toggle_previous_status+0xb8>)
 8000298:	f002 fa55 	bl	8002746 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 800029c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002a0:	4807      	ldr	r0, [pc, #28]	; (80002c0 <toggle_previous_status+0xb8>)
 80002a2:	f002 fa50 	bl	8002746 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 80002a6:	4b07      	ldr	r3, [pc, #28]	; (80002c4 <toggle_previous_status+0xbc>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	4619      	mov	r1, r3
 80002ac:	2000      	movs	r0, #0
 80002ae:	f001 feb7 	bl	8002020 <setTimer>
		break;
 80002b2:	e000      	b.n	80002b6 <toggle_previous_status+0xae>
	default:
		break;
 80002b4:	bf00      	nop
	}
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	200000d0 	.word	0x200000d0
 80002c0:	40010c00 	.word	0x40010c00
 80002c4:	20000004 	.word	0x20000004

080002c8 <increase_tr_with_mode>:

void increase_tr_with_mode(void) {
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	switch (mode) {
 80002cc:	4b3d      	ldr	r3, [pc, #244]	; (80003c4 <increase_tr_with_mode+0xfc>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	2b04      	cmp	r3, #4
 80002d2:	d04c      	beq.n	800036e <increase_tr_with_mode+0xa6>
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	dc69      	bgt.n	80003ac <increase_tr_with_mode+0xe4>
 80002d8:	2b02      	cmp	r3, #2
 80002da:	d002      	beq.n	80002e2 <increase_tr_with_mode+0x1a>
 80002dc:	2b03      	cmp	r3, #3
 80002de:	d027      	beq.n	8000330 <increase_tr_with_mode+0x68>
//			TR_NS_GRE = TR_NS;
//			TR_EW_GRE = TR_NS;
		}
		break;
	default:
		break;
 80002e0:	e064      	b.n	80003ac <increase_tr_with_mode+0xe4>
		if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 80002e2:	4b39      	ldr	r3, [pc, #228]	; (80003c8 <increase_tr_with_mode+0x100>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b03      	cmp	r3, #3
 80002e8:	d003      	beq.n	80002f2 <increase_tr_with_mode+0x2a>
 80002ea:	4b37      	ldr	r3, [pc, #220]	; (80003c8 <increase_tr_with_mode+0x100>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2b04      	cmp	r3, #4
 80002f0:	d10a      	bne.n	8000308 <increase_tr_with_mode+0x40>
			TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 80002f2:	4b36      	ldr	r3, [pc, #216]	; (80003cc <increase_tr_with_mode+0x104>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	2b62      	cmp	r3, #98	; 0x62
 80002f8:	dc03      	bgt.n	8000302 <increase_tr_with_mode+0x3a>
 80002fa:	4b34      	ldr	r3, [pc, #208]	; (80003cc <increase_tr_with_mode+0x104>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	3301      	adds	r3, #1
 8000300:	e000      	b.n	8000304 <increase_tr_with_mode+0x3c>
 8000302:	2301      	movs	r3, #1
 8000304:	4a31      	ldr	r2, [pc, #196]	; (80003cc <increase_tr_with_mode+0x104>)
 8000306:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 8000308:	4b2f      	ldr	r3, [pc, #188]	; (80003c8 <increase_tr_with_mode+0x100>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	2b01      	cmp	r3, #1
 800030e:	d003      	beq.n	8000318 <increase_tr_with_mode+0x50>
 8000310:	4b2d      	ldr	r3, [pc, #180]	; (80003c8 <increase_tr_with_mode+0x100>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b02      	cmp	r3, #2
 8000316:	d14b      	bne.n	80003b0 <increase_tr_with_mode+0xe8>
			TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8000318:	4b2d      	ldr	r3, [pc, #180]	; (80003d0 <increase_tr_with_mode+0x108>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	2b62      	cmp	r3, #98	; 0x62
 800031e:	dc03      	bgt.n	8000328 <increase_tr_with_mode+0x60>
 8000320:	4b2b      	ldr	r3, [pc, #172]	; (80003d0 <increase_tr_with_mode+0x108>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	3301      	adds	r3, #1
 8000326:	e000      	b.n	800032a <increase_tr_with_mode+0x62>
 8000328:	2301      	movs	r3, #1
 800032a:	4a29      	ldr	r2, [pc, #164]	; (80003d0 <increase_tr_with_mode+0x108>)
 800032c:	6013      	str	r3, [r2, #0]
		break;
 800032e:	e03f      	b.n	80003b0 <increase_tr_with_mode+0xe8>
		if (prev_status == NS_YEL_EW_RED)
 8000330:	4b25      	ldr	r3, [pc, #148]	; (80003c8 <increase_tr_with_mode+0x100>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2b02      	cmp	r3, #2
 8000336:	d10a      	bne.n	800034e <increase_tr_with_mode+0x86>
			TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 8000338:	4b24      	ldr	r3, [pc, #144]	; (80003cc <increase_tr_with_mode+0x104>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b62      	cmp	r3, #98	; 0x62
 800033e:	dc03      	bgt.n	8000348 <increase_tr_with_mode+0x80>
 8000340:	4b22      	ldr	r3, [pc, #136]	; (80003cc <increase_tr_with_mode+0x104>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	3301      	adds	r3, #1
 8000346:	e000      	b.n	800034a <increase_tr_with_mode+0x82>
 8000348:	2301      	movs	r3, #1
 800034a:	4a20      	ldr	r2, [pc, #128]	; (80003cc <increase_tr_with_mode+0x104>)
 800034c:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_YEL)
 800034e:	4b1e      	ldr	r3, [pc, #120]	; (80003c8 <increase_tr_with_mode+0x100>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	2b04      	cmp	r3, #4
 8000354:	d12e      	bne.n	80003b4 <increase_tr_with_mode+0xec>
			TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8000356:	4b1e      	ldr	r3, [pc, #120]	; (80003d0 <increase_tr_with_mode+0x108>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	2b62      	cmp	r3, #98	; 0x62
 800035c:	dc03      	bgt.n	8000366 <increase_tr_with_mode+0x9e>
 800035e:	4b1c      	ldr	r3, [pc, #112]	; (80003d0 <increase_tr_with_mode+0x108>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	3301      	adds	r3, #1
 8000364:	e000      	b.n	8000368 <increase_tr_with_mode+0xa0>
 8000366:	2301      	movs	r3, #1
 8000368:	4a19      	ldr	r2, [pc, #100]	; (80003d0 <increase_tr_with_mode+0x108>)
 800036a:	6013      	str	r3, [r2, #0]
		break;
 800036c:	e022      	b.n	80003b4 <increase_tr_with_mode+0xec>
		if (prev_status == NS_GRE_EW_RED)
 800036e:	4b16      	ldr	r3, [pc, #88]	; (80003c8 <increase_tr_with_mode+0x100>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2b01      	cmp	r3, #1
 8000374:	d10a      	bne.n	800038c <increase_tr_with_mode+0xc4>
			TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 8000376:	4b15      	ldr	r3, [pc, #84]	; (80003cc <increase_tr_with_mode+0x104>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	2b62      	cmp	r3, #98	; 0x62
 800037c:	dc03      	bgt.n	8000386 <increase_tr_with_mode+0xbe>
 800037e:	4b13      	ldr	r3, [pc, #76]	; (80003cc <increase_tr_with_mode+0x104>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	3301      	adds	r3, #1
 8000384:	e000      	b.n	8000388 <increase_tr_with_mode+0xc0>
 8000386:	2301      	movs	r3, #1
 8000388:	4a10      	ldr	r2, [pc, #64]	; (80003cc <increase_tr_with_mode+0x104>)
 800038a:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_GRE)
 800038c:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <increase_tr_with_mode+0x100>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2b03      	cmp	r3, #3
 8000392:	d111      	bne.n	80003b8 <increase_tr_with_mode+0xf0>
			TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8000394:	4b0e      	ldr	r3, [pc, #56]	; (80003d0 <increase_tr_with_mode+0x108>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2b62      	cmp	r3, #98	; 0x62
 800039a:	dc03      	bgt.n	80003a4 <increase_tr_with_mode+0xdc>
 800039c:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <increase_tr_with_mode+0x108>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	3301      	adds	r3, #1
 80003a2:	e000      	b.n	80003a6 <increase_tr_with_mode+0xde>
 80003a4:	2301      	movs	r3, #1
 80003a6:	4a0a      	ldr	r2, [pc, #40]	; (80003d0 <increase_tr_with_mode+0x108>)
 80003a8:	6013      	str	r3, [r2, #0]
		break;
 80003aa:	e005      	b.n	80003b8 <increase_tr_with_mode+0xf0>
		break;
 80003ac:	bf00      	nop
 80003ae:	e004      	b.n	80003ba <increase_tr_with_mode+0xf2>
		break;
 80003b0:	bf00      	nop
 80003b2:	e002      	b.n	80003ba <increase_tr_with_mode+0xf2>
		break;
 80003b4:	bf00      	nop
 80003b6:	e000      	b.n	80003ba <increase_tr_with_mode+0xf2>
		break;
 80003b8:	bf00      	nop
	}
}
 80003ba:	bf00      	nop
 80003bc:	46bd      	mov	sp, r7
 80003be:	bc80      	pop	{r7}
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	200000c4 	.word	0x200000c4
 80003c8:	200000d0 	.word	0x200000d0
 80003cc:	200000d4 	.word	0x200000d4
 80003d0:	200000d8 	.word	0x200000d8

080003d4 <update_tr_config>:

void update_tr_config(void) {
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
	switch (mode) {
 80003d8:	4b34      	ldr	r3, [pc, #208]	; (80004ac <update_tr_config+0xd8>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b04      	cmp	r3, #4
 80003de:	d040      	beq.n	8000462 <update_tr_config+0x8e>
 80003e0:	2b04      	cmp	r3, #4
 80003e2:	dc57      	bgt.n	8000494 <update_tr_config+0xc0>
 80003e4:	2b02      	cmp	r3, #2
 80003e6:	d002      	beq.n	80003ee <update_tr_config+0x1a>
 80003e8:	2b03      	cmp	r3, #3
 80003ea:	d021      	beq.n	8000430 <update_tr_config+0x5c>
			TR_NS_GRE = TR_NS;
			TR_EW_GRE = TR_NS;
		}
		break;
	default:
		break;
 80003ec:	e052      	b.n	8000494 <update_tr_config+0xc0>
		if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 80003ee:	4b30      	ldr	r3, [pc, #192]	; (80004b0 <update_tr_config+0xdc>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	2b03      	cmp	r3, #3
 80003f4:	d003      	beq.n	80003fe <update_tr_config+0x2a>
 80003f6:	4b2e      	ldr	r3, [pc, #184]	; (80004b0 <update_tr_config+0xdc>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b04      	cmp	r3, #4
 80003fc:	d107      	bne.n	800040e <update_tr_config+0x3a>
			TR_NS_RED = TR_NS;
 80003fe:	4b2d      	ldr	r3, [pc, #180]	; (80004b4 <update_tr_config+0xe0>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4a2d      	ldr	r2, [pc, #180]	; (80004b8 <update_tr_config+0xe4>)
 8000404:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_NS;
 8000406:	4b2b      	ldr	r3, [pc, #172]	; (80004b4 <update_tr_config+0xe0>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a2c      	ldr	r2, [pc, #176]	; (80004bc <update_tr_config+0xe8>)
 800040c:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 800040e:	4b28      	ldr	r3, [pc, #160]	; (80004b0 <update_tr_config+0xdc>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b01      	cmp	r3, #1
 8000414:	d003      	beq.n	800041e <update_tr_config+0x4a>
 8000416:	4b26      	ldr	r3, [pc, #152]	; (80004b0 <update_tr_config+0xdc>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	2b02      	cmp	r3, #2
 800041c:	d13c      	bne.n	8000498 <update_tr_config+0xc4>
			TR_NS_RED = TR_EW;
 800041e:	4b28      	ldr	r3, [pc, #160]	; (80004c0 <update_tr_config+0xec>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4a25      	ldr	r2, [pc, #148]	; (80004b8 <update_tr_config+0xe4>)
 8000424:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW;
 8000426:	4b26      	ldr	r3, [pc, #152]	; (80004c0 <update_tr_config+0xec>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4a24      	ldr	r2, [pc, #144]	; (80004bc <update_tr_config+0xe8>)
 800042c:	6013      	str	r3, [r2, #0]
		break;
 800042e:	e033      	b.n	8000498 <update_tr_config+0xc4>
		if (prev_status == NS_YEL_EW_RED)
 8000430:	4b1f      	ldr	r3, [pc, #124]	; (80004b0 <update_tr_config+0xdc>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	2b02      	cmp	r3, #2
 8000436:	d107      	bne.n	8000448 <update_tr_config+0x74>
			TR_NS_YEL = TR_NS;
 8000438:	4b1e      	ldr	r3, [pc, #120]	; (80004b4 <update_tr_config+0xe0>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a21      	ldr	r2, [pc, #132]	; (80004c4 <update_tr_config+0xf0>)
 800043e:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_NS;
 8000440:	4b1c      	ldr	r3, [pc, #112]	; (80004b4 <update_tr_config+0xe0>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a20      	ldr	r2, [pc, #128]	; (80004c8 <update_tr_config+0xf4>)
 8000446:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_YEL)
 8000448:	4b19      	ldr	r3, [pc, #100]	; (80004b0 <update_tr_config+0xdc>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	2b04      	cmp	r3, #4
 800044e:	d125      	bne.n	800049c <update_tr_config+0xc8>
			TR_NS_YEL = TR_EW;
 8000450:	4b1b      	ldr	r3, [pc, #108]	; (80004c0 <update_tr_config+0xec>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a1b      	ldr	r2, [pc, #108]	; (80004c4 <update_tr_config+0xf0>)
 8000456:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_EW;
 8000458:	4b19      	ldr	r3, [pc, #100]	; (80004c0 <update_tr_config+0xec>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a1a      	ldr	r2, [pc, #104]	; (80004c8 <update_tr_config+0xf4>)
 800045e:	6013      	str	r3, [r2, #0]
		break;
 8000460:	e01c      	b.n	800049c <update_tr_config+0xc8>
		if (prev_status == NS_GRE_EW_RED)
 8000462:	4b13      	ldr	r3, [pc, #76]	; (80004b0 <update_tr_config+0xdc>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2b01      	cmp	r3, #1
 8000468:	d107      	bne.n	800047a <update_tr_config+0xa6>
			TR_NS_GRE = TR_NS;
 800046a:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <update_tr_config+0xe0>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4a17      	ldr	r2, [pc, #92]	; (80004cc <update_tr_config+0xf8>)
 8000470:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_NS;
 8000472:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <update_tr_config+0xe0>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a16      	ldr	r2, [pc, #88]	; (80004d0 <update_tr_config+0xfc>)
 8000478:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_GRE)
 800047a:	4b0d      	ldr	r3, [pc, #52]	; (80004b0 <update_tr_config+0xdc>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	2b03      	cmp	r3, #3
 8000480:	d10e      	bne.n	80004a0 <update_tr_config+0xcc>
			TR_NS_GRE = TR_NS;
 8000482:	4b0c      	ldr	r3, [pc, #48]	; (80004b4 <update_tr_config+0xe0>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a11      	ldr	r2, [pc, #68]	; (80004cc <update_tr_config+0xf8>)
 8000488:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_NS;
 800048a:	4b0a      	ldr	r3, [pc, #40]	; (80004b4 <update_tr_config+0xe0>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	4a10      	ldr	r2, [pc, #64]	; (80004d0 <update_tr_config+0xfc>)
 8000490:	6013      	str	r3, [r2, #0]
		break;
 8000492:	e005      	b.n	80004a0 <update_tr_config+0xcc>
		break;
 8000494:	bf00      	nop
 8000496:	e004      	b.n	80004a2 <update_tr_config+0xce>
		break;
 8000498:	bf00      	nop
 800049a:	e002      	b.n	80004a2 <update_tr_config+0xce>
		break;
 800049c:	bf00      	nop
 800049e:	e000      	b.n	80004a2 <update_tr_config+0xce>
		break;
 80004a0:	bf00      	nop
	}
}
 80004a2:	bf00      	nop
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bc80      	pop	{r7}
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	200000c4 	.word	0x200000c4
 80004b0:	200000d0 	.word	0x200000d0
 80004b4:	200000d4 	.word	0x200000d4
 80004b8:	2000003c 	.word	0x2000003c
 80004bc:	20000040 	.word	0x20000040
 80004c0:	200000d8 	.word	0x200000d8
 80004c4:	20000030 	.word	0x20000030
 80004c8:	20000038 	.word	0x20000038
 80004cc:	2000002c 	.word	0x2000002c
 80004d0:	20000034 	.word	0x20000034

080004d4 <continue_previous_status>:
	default:
		break;
	}
}

void continue_previous_status(void) {
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
	switch (prev_status) {
 80004d8:	4b1a      	ldr	r3, [pc, #104]	; (8000544 <continue_previous_status+0x70>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	3b01      	subs	r3, #1
 80004de:	2b03      	cmp	r3, #3
 80004e0:	d82a      	bhi.n	8000538 <continue_previous_status+0x64>
 80004e2:	a201      	add	r2, pc, #4	; (adr r2, 80004e8 <continue_previous_status+0x14>)
 80004e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004e8:	080004f9 	.word	0x080004f9
 80004ec:	08000509 	.word	0x08000509
 80004f0:	08000519 	.word	0x08000519
 80004f4:	08000529 	.word	0x08000529
	case NS_GRE_EW_RED:
		prev_state = state;
 80004f8:	4b13      	ldr	r3, [pc, #76]	; (8000548 <continue_previous_status+0x74>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a13      	ldr	r2, [pc, #76]	; (800054c <continue_previous_status+0x78>)
 80004fe:	6013      	str	r3, [r2, #0]
		state = NS_GRE_EW_RED;
 8000500:	4b11      	ldr	r3, [pc, #68]	; (8000548 <continue_previous_status+0x74>)
 8000502:	2201      	movs	r2, #1
 8000504:	601a      	str	r2, [r3, #0]
		break;
 8000506:	e018      	b.n	800053a <continue_previous_status+0x66>
	case NS_YEL_EW_RED:
		prev_state = state;
 8000508:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <continue_previous_status+0x74>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0f      	ldr	r2, [pc, #60]	; (800054c <continue_previous_status+0x78>)
 800050e:	6013      	str	r3, [r2, #0]
		state = NS_YEL_EW_RED;
 8000510:	4b0d      	ldr	r3, [pc, #52]	; (8000548 <continue_previous_status+0x74>)
 8000512:	2202      	movs	r2, #2
 8000514:	601a      	str	r2, [r3, #0]
		break;
 8000516:	e010      	b.n	800053a <continue_previous_status+0x66>
	case NS_RED_EW_GRE:
		prev_state = state;
 8000518:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <continue_previous_status+0x74>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a0b      	ldr	r2, [pc, #44]	; (800054c <continue_previous_status+0x78>)
 800051e:	6013      	str	r3, [r2, #0]
		state = NS_RED_EW_GRE;
 8000520:	4b09      	ldr	r3, [pc, #36]	; (8000548 <continue_previous_status+0x74>)
 8000522:	2203      	movs	r2, #3
 8000524:	601a      	str	r2, [r3, #0]
		break;
 8000526:	e008      	b.n	800053a <continue_previous_status+0x66>
	case NS_RED_EW_YEL:
		prev_state = state;
 8000528:	4b07      	ldr	r3, [pc, #28]	; (8000548 <continue_previous_status+0x74>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a07      	ldr	r2, [pc, #28]	; (800054c <continue_previous_status+0x78>)
 800052e:	6013      	str	r3, [r2, #0]
		state = NS_RED_EW_YEL;
 8000530:	4b05      	ldr	r3, [pc, #20]	; (8000548 <continue_previous_status+0x74>)
 8000532:	2204      	movs	r2, #4
 8000534:	601a      	str	r2, [r3, #0]
		break;
 8000536:	e000      	b.n	800053a <continue_previous_status+0x66>
	default:
		break;
 8000538:	bf00      	nop
	}
}
 800053a:	bf00      	nop
 800053c:	46bd      	mov	sp, r7
 800053e:	bc80      	pop	{r7}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	200000d0 	.word	0x200000d0
 8000548:	200000c8 	.word	0x200000c8
 800054c:	200000cc 	.word	0x200000cc

08000550 <processing_time_remaining>:


void processing_time_remaining(void) {
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
	switch (mode) {
 8000554:	4b2a      	ldr	r3, [pc, #168]	; (8000600 <processing_time_remaining+0xb0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2b04      	cmp	r3, #4
 800055a:	d030      	beq.n	80005be <processing_time_remaining+0x6e>
 800055c:	2b04      	cmp	r3, #4
 800055e:	dc43      	bgt.n	80005e8 <processing_time_remaining+0x98>
 8000560:	2b02      	cmp	r3, #2
 8000562:	d002      	beq.n	800056a <processing_time_remaining+0x1a>
 8000564:	2b03      	cmp	r3, #3
 8000566:	d015      	beq.n	8000594 <processing_time_remaining+0x44>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
		}
		break;
	default:
		break;
 8000568:	e03e      	b.n	80005e8 <processing_time_remaining+0x98>
		if (TR_NS_RED != TR_NS_PREV)
 800056a:	4b26      	ldr	r3, [pc, #152]	; (8000604 <processing_time_remaining+0xb4>)
 800056c:	681a      	ldr	r2, [r3, #0]
 800056e:	4b26      	ldr	r3, [pc, #152]	; (8000608 <processing_time_remaining+0xb8>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	429a      	cmp	r2, r3
 8000574:	d03a      	beq.n	80005ec <processing_time_remaining+0x9c>
			TR_NS_GRE = TR_NS_RED - TR_NS_YEL;
 8000576:	4b23      	ldr	r3, [pc, #140]	; (8000604 <processing_time_remaining+0xb4>)
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	4b24      	ldr	r3, [pc, #144]	; (800060c <processing_time_remaining+0xbc>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	4a23      	ldr	r2, [pc, #140]	; (8000610 <processing_time_remaining+0xc0>)
 8000582:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_EW_RED - TR_EW_YEL;
 8000584:	4b23      	ldr	r3, [pc, #140]	; (8000614 <processing_time_remaining+0xc4>)
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	4b23      	ldr	r3, [pc, #140]	; (8000618 <processing_time_remaining+0xc8>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	4a23      	ldr	r2, [pc, #140]	; (800061c <processing_time_remaining+0xcc>)
 8000590:	6013      	str	r3, [r2, #0]
		break;
 8000592:	e02b      	b.n	80005ec <processing_time_remaining+0x9c>
		if (TR_NS_YEL != TR_NS_PREV)
 8000594:	4b1d      	ldr	r3, [pc, #116]	; (800060c <processing_time_remaining+0xbc>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	4b1b      	ldr	r3, [pc, #108]	; (8000608 <processing_time_remaining+0xb8>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	429a      	cmp	r2, r3
 800059e:	d027      	beq.n	80005f0 <processing_time_remaining+0xa0>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 80005a0:	4b1a      	ldr	r3, [pc, #104]	; (800060c <processing_time_remaining+0xbc>)
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	4b1a      	ldr	r3, [pc, #104]	; (8000610 <processing_time_remaining+0xc0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4413      	add	r3, r2
 80005aa:	4a16      	ldr	r2, [pc, #88]	; (8000604 <processing_time_remaining+0xb4>)
 80005ac:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 80005ae:	4b1a      	ldr	r3, [pc, #104]	; (8000618 <processing_time_remaining+0xc8>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	4b1a      	ldr	r3, [pc, #104]	; (800061c <processing_time_remaining+0xcc>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4413      	add	r3, r2
 80005b8:	4a16      	ldr	r2, [pc, #88]	; (8000614 <processing_time_remaining+0xc4>)
 80005ba:	6013      	str	r3, [r2, #0]
		break;
 80005bc:	e018      	b.n	80005f0 <processing_time_remaining+0xa0>
		if (TR_NS_GRE != TR_NS_PREV)
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <processing_time_remaining+0xc0>)
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	4b11      	ldr	r3, [pc, #68]	; (8000608 <processing_time_remaining+0xb8>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d014      	beq.n	80005f4 <processing_time_remaining+0xa4>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <processing_time_remaining+0xbc>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <processing_time_remaining+0xc0>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a0b      	ldr	r2, [pc, #44]	; (8000604 <processing_time_remaining+0xb4>)
 80005d6:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	; (8000618 <processing_time_remaining+0xc8>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <processing_time_remaining+0xcc>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4413      	add	r3, r2
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <processing_time_remaining+0xc4>)
 80005e4:	6013      	str	r3, [r2, #0]
		break;
 80005e6:	e005      	b.n	80005f4 <processing_time_remaining+0xa4>
		break;
 80005e8:	bf00      	nop
 80005ea:	e004      	b.n	80005f6 <processing_time_remaining+0xa6>
		break;
 80005ec:	bf00      	nop
 80005ee:	e002      	b.n	80005f6 <processing_time_remaining+0xa6>
		break;
 80005f0:	bf00      	nop
 80005f2:	e000      	b.n	80005f6 <processing_time_remaining+0xa6>
		break;
 80005f4:	bf00      	nop
	}
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	200000c4 	.word	0x200000c4
 8000604:	2000003c 	.word	0x2000003c
 8000608:	200000dc 	.word	0x200000dc
 800060c:	20000030 	.word	0x20000030
 8000610:	2000002c 	.word	0x2000002c
 8000614:	20000040 	.word	0x20000040
 8000618:	20000038 	.word	0x20000038
 800061c:	20000034 	.word	0x20000034

08000620 <fsm_for_input_processing>:

void fsm_for_input_processing(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	updateLedBuffer(TR_NS, TR_EW, mode);
 8000624:	4b95      	ldr	r3, [pc, #596]	; (800087c <fsm_for_input_processing+0x25c>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a95      	ldr	r2, [pc, #596]	; (8000880 <fsm_for_input_processing+0x260>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	4a95      	ldr	r2, [pc, #596]	; (8000884 <fsm_for_input_processing+0x264>)
 800062e:	6812      	ldr	r2, [r2, #0]
 8000630:	4618      	mov	r0, r3
 8000632:	f001 fadb 	bl	8001bec <updateLedBuffer>

	switch (state) {
 8000636:	4b94      	ldr	r3, [pc, #592]	; (8000888 <fsm_for_input_processing+0x268>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b16      	cmp	r3, #22
 800063c:	f200 872d 	bhi.w	800149a <fsm_for_input_processing+0xe7a>
 8000640:	a201      	add	r2, pc, #4	; (adr r2, 8000648 <fsm_for_input_processing+0x28>)
 8000642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000646:	bf00      	nop
 8000648:	080006a5 	.word	0x080006a5
 800064c:	08000729 	.word	0x08000729
 8000650:	080007cf 	.word	0x080007cf
 8000654:	080008e1 	.word	0x080008e1
 8000658:	08000987 	.word	0x08000987
 800065c:	0800149b 	.word	0x0800149b
 8000660:	0800149b 	.word	0x0800149b
 8000664:	0800149b 	.word	0x0800149b
 8000668:	0800149b 	.word	0x0800149b
 800066c:	0800149b 	.word	0x0800149b
 8000670:	08000a35 	.word	0x08000a35
 8000674:	08000c01 	.word	0x08000c01
 8000678:	08000e09 	.word	0x08000e09
 800067c:	08000fc7 	.word	0x08000fc7
 8000680:	0800149b 	.word	0x0800149b
 8000684:	0800149b 	.word	0x0800149b
 8000688:	0800149b 	.word	0x0800149b
 800068c:	0800149b 	.word	0x0800149b
 8000690:	0800149b 	.word	0x0800149b
 8000694:	0800149b 	.word	0x0800149b
 8000698:	080011bb 	.word	0x080011bb
 800069c:	080013b1 	.word	0x080013b1
 80006a0:	08001409 	.word	0x08001409
	case INIT:
		displayTrafficLight(INIT);
 80006a4:	2000      	movs	r0, #0
 80006a6:	f000 ffd1 	bl	800164c <displayTrafficLight>

		if (prev_state == MODE1)
 80006aa:	4b78      	ldr	r3, [pc, #480]	; (800088c <fsm_for_input_processing+0x26c>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b0a      	cmp	r3, #10
 80006b0:	d117      	bne.n	80006e2 <fsm_for_input_processing+0xc2>
		{
			TR_NS_RED = TR_NS_RED_DF;
 80006b2:	4b77      	ldr	r3, [pc, #476]	; (8000890 <fsm_for_input_processing+0x270>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a77      	ldr	r2, [pc, #476]	; (8000894 <fsm_for_input_processing+0x274>)
 80006b8:	6013      	str	r3, [r2, #0]
			TR_NS_YEL = TR_NS_YEL_DF;
 80006ba:	4b77      	ldr	r3, [pc, #476]	; (8000898 <fsm_for_input_processing+0x278>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a77      	ldr	r2, [pc, #476]	; (800089c <fsm_for_input_processing+0x27c>)
 80006c0:	6013      	str	r3, [r2, #0]
			TR_NS_GRE = TR_NS_GRE_DF;
 80006c2:	4b77      	ldr	r3, [pc, #476]	; (80008a0 <fsm_for_input_processing+0x280>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a77      	ldr	r2, [pc, #476]	; (80008a4 <fsm_for_input_processing+0x284>)
 80006c8:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_RED_DF;
 80006ca:	4b77      	ldr	r3, [pc, #476]	; (80008a8 <fsm_for_input_processing+0x288>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a77      	ldr	r2, [pc, #476]	; (80008ac <fsm_for_input_processing+0x28c>)
 80006d0:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_EW_YEL_DF;
 80006d2:	4b77      	ldr	r3, [pc, #476]	; (80008b0 <fsm_for_input_processing+0x290>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a77      	ldr	r2, [pc, #476]	; (80008b4 <fsm_for_input_processing+0x294>)
 80006d8:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_EW_GRE_DF;
 80006da:	4b77      	ldr	r3, [pc, #476]	; (80008b8 <fsm_for_input_processing+0x298>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a77      	ldr	r2, [pc, #476]	; (80008bc <fsm_for_input_processing+0x29c>)
 80006e0:	6013      	str	r3, [r2, #0]
		}

		prev_state = state;
 80006e2:	4b69      	ldr	r3, [pc, #420]	; (8000888 <fsm_for_input_processing+0x268>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a69      	ldr	r2, [pc, #420]	; (800088c <fsm_for_input_processing+0x26c>)
 80006e8:	6013      	str	r3, [r2, #0]
		state = NS_GRE_EW_RED;
 80006ea:	4b67      	ldr	r3, [pc, #412]	; (8000888 <fsm_for_input_processing+0x268>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	601a      	str	r2, [r3, #0]
		TR_NS = TR_NS_GRE;
 80006f0:	4b6c      	ldr	r3, [pc, #432]	; (80008a4 <fsm_for_input_processing+0x284>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a61      	ldr	r2, [pc, #388]	; (800087c <fsm_for_input_processing+0x25c>)
 80006f6:	6013      	str	r3, [r2, #0]
		TR_EW = TR_EW_RED;
 80006f8:	4b6c      	ldr	r3, [pc, #432]	; (80008ac <fsm_for_input_processing+0x28c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a60      	ldr	r2, [pc, #384]	; (8000880 <fsm_for_input_processing+0x260>)
 80006fe:	6013      	str	r3, [r2, #0]
		setTimer(0, timerFlash);
 8000700:	4b6f      	ldr	r3, [pc, #444]	; (80008c0 <fsm_for_input_processing+0x2a0>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4619      	mov	r1, r3
 8000706:	2000      	movs	r0, #0
 8000708:	f001 fc8a 	bl	8002020 <setTimer>
		setTimer(1, timerScan);
 800070c:	4b6d      	ldr	r3, [pc, #436]	; (80008c4 <fsm_for_input_processing+0x2a4>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	2001      	movs	r0, #1
 8000714:	f001 fc84 	bl	8002020 <setTimer>
		setTimer(2, timer1sec);
 8000718:	4b6b      	ldr	r3, [pc, #428]	; (80008c8 <fsm_for_input_processing+0x2a8>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4619      	mov	r1, r3
 800071e:	2002      	movs	r0, #2
 8000720:	f001 fc7e 	bl	8002020 <setTimer>

		break;
 8000724:	f000 beba 	b.w	800149c <fsm_for_input_processing+0xe7c>
	case NS_GRE_EW_RED:
		displayTrafficLight(NS_GRE_EW_RED);
 8000728:	2001      	movs	r0, #1
 800072a:	f000 ff8f 	bl	800164c <displayTrafficLight>
			HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
			HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
			setTimer(0, timerFlash);
		}*/

		if (timer_flag[1] == 1)
 800072e:	4b67      	ldr	r3, [pc, #412]	; (80008cc <fsm_for_input_processing+0x2ac>)
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	2b01      	cmp	r3, #1
 8000734:	d114      	bne.n	8000760 <fsm_for_input_processing+0x140>
		{
		  update7SEG(index_led++);
 8000736:	4b66      	ldr	r3, [pc, #408]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	1c5a      	adds	r2, r3, #1
 800073c:	4964      	ldr	r1, [pc, #400]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 800073e:	600a      	str	r2, [r1, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f9e9 	bl	8001b18 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 8000746:	4b62      	ldr	r3, [pc, #392]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b05      	cmp	r3, #5
 800074c:	dd02      	ble.n	8000754 <fsm_for_input_processing+0x134>
 800074e:	4b60      	ldr	r3, [pc, #384]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 8000754:	4b5b      	ldr	r3, [pc, #364]	; (80008c4 <fsm_for_input_processing+0x2a4>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4619      	mov	r1, r3
 800075a:	2001      	movs	r0, #1
 800075c:	f001 fc60 	bl	8002020 <setTimer>
		}

		if (timer_flag[2] == 1)
 8000760:	4b5a      	ldr	r3, [pc, #360]	; (80008cc <fsm_for_input_processing+0x2ac>)
 8000762:	689b      	ldr	r3, [r3, #8]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d12e      	bne.n	80007c6 <fsm_for_input_processing+0x1a6>
		{
			TR_NS--;
 8000768:	4b44      	ldr	r3, [pc, #272]	; (800087c <fsm_for_input_processing+0x25c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	3b01      	subs	r3, #1
 800076e:	4a43      	ldr	r2, [pc, #268]	; (800087c <fsm_for_input_processing+0x25c>)
 8000770:	6013      	str	r3, [r2, #0]
			TR_EW--;
 8000772:	4b43      	ldr	r3, [pc, #268]	; (8000880 <fsm_for_input_processing+0x260>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3b01      	subs	r3, #1
 8000778:	4a41      	ldr	r2, [pc, #260]	; (8000880 <fsm_for_input_processing+0x260>)
 800077a:	6013      	str	r3, [r2, #0]
			TR_NS_PREV = TR_NS;
 800077c:	4b3f      	ldr	r3, [pc, #252]	; (800087c <fsm_for_input_processing+0x25c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a54      	ldr	r2, [pc, #336]	; (80008d4 <fsm_for_input_processing+0x2b4>)
 8000782:	6013      	str	r3, [r2, #0]
			TR_EW_PREV = TR_EW;
 8000784:	4b3e      	ldr	r3, [pc, #248]	; (8000880 <fsm_for_input_processing+0x260>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a53      	ldr	r2, [pc, #332]	; (80008d8 <fsm_for_input_processing+0x2b8>)
 800078a:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 800078c:	4b3b      	ldr	r3, [pc, #236]	; (800087c <fsm_for_input_processing+0x25c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	dd03      	ble.n	800079c <fsm_for_input_processing+0x17c>
 8000794:	4b3a      	ldr	r3, [pc, #232]	; (8000880 <fsm_for_input_processing+0x260>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	dc0e      	bgt.n	80007ba <fsm_for_input_processing+0x19a>
			{
				prev_status = state;
 800079c:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <fsm_for_input_processing+0x268>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a4e      	ldr	r2, [pc, #312]	; (80008dc <fsm_for_input_processing+0x2bc>)
 80007a2:	6013      	str	r3, [r2, #0]
				prev_state = state;
 80007a4:	4b38      	ldr	r3, [pc, #224]	; (8000888 <fsm_for_input_processing+0x268>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a38      	ldr	r2, [pc, #224]	; (800088c <fsm_for_input_processing+0x26c>)
 80007aa:	6013      	str	r3, [r2, #0]
				state = NS_YEL_EW_RED;
 80007ac:	4b36      	ldr	r3, [pc, #216]	; (8000888 <fsm_for_input_processing+0x268>)
 80007ae:	2202      	movs	r2, #2
 80007b0:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_YEL;
 80007b2:	4b3a      	ldr	r3, [pc, #232]	; (800089c <fsm_for_input_processing+0x27c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a31      	ldr	r2, [pc, #196]	; (800087c <fsm_for_input_processing+0x25c>)
 80007b8:	6013      	str	r3, [r2, #0]
				// TR_EW = TR_EW_RED;
			}
			setTimer(2, timer1sec);
 80007ba:	4b43      	ldr	r3, [pc, #268]	; (80008c8 <fsm_for_input_processing+0x2a8>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4619      	mov	r1, r3
 80007c0:	2002      	movs	r0, #2
 80007c2:	f001 fc2d 	bl	8002020 <setTimer>
		}

		// if button 1 is pressed, state will move to MODE 1
		move_to_MODE1();
 80007c6:	f7ff fcc1 	bl	800014c <move_to_MODE1>

		break;
 80007ca:	f000 be67 	b.w	800149c <fsm_for_input_processing+0xe7c>
	case NS_YEL_EW_RED:
		displayTrafficLight(NS_YEL_EW_RED);
 80007ce:	2002      	movs	r0, #2
 80007d0:	f000 ff3c 	bl	800164c <displayTrafficLight>
			HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
			HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
			setTimer(0, timerFlash);
		}*/

		if (timer_flag[1] == 1)
 80007d4:	4b3d      	ldr	r3, [pc, #244]	; (80008cc <fsm_for_input_processing+0x2ac>)
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d114      	bne.n	8000806 <fsm_for_input_processing+0x1e6>
		{
		  update7SEG(index_led++);
 80007dc:	4b3c      	ldr	r3, [pc, #240]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	1c5a      	adds	r2, r3, #1
 80007e2:	493b      	ldr	r1, [pc, #236]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 80007e4:	600a      	str	r2, [r1, #0]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 f996 	bl	8001b18 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 80007ec:	4b38      	ldr	r3, [pc, #224]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2b05      	cmp	r3, #5
 80007f2:	dd02      	ble.n	80007fa <fsm_for_input_processing+0x1da>
 80007f4:	4b36      	ldr	r3, [pc, #216]	; (80008d0 <fsm_for_input_processing+0x2b0>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 80007fa:	4b32      	ldr	r3, [pc, #200]	; (80008c4 <fsm_for_input_processing+0x2a4>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4619      	mov	r1, r3
 8000800:	2001      	movs	r0, #1
 8000802:	f001 fc0d 	bl	8002020 <setTimer>
		}

		if (timer_flag[2] == 1)
 8000806:	4b31      	ldr	r3, [pc, #196]	; (80008cc <fsm_for_input_processing+0x2ac>)
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d132      	bne.n	8000874 <fsm_for_input_processing+0x254>
		{
			TR_NS--;
 800080e:	4b1b      	ldr	r3, [pc, #108]	; (800087c <fsm_for_input_processing+0x25c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	3b01      	subs	r3, #1
 8000814:	4a19      	ldr	r2, [pc, #100]	; (800087c <fsm_for_input_processing+0x25c>)
 8000816:	6013      	str	r3, [r2, #0]
			TR_EW--;
 8000818:	4b19      	ldr	r3, [pc, #100]	; (8000880 <fsm_for_input_processing+0x260>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3b01      	subs	r3, #1
 800081e:	4a18      	ldr	r2, [pc, #96]	; (8000880 <fsm_for_input_processing+0x260>)
 8000820:	6013      	str	r3, [r2, #0]
			TR_NS_PREV = TR_NS;
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <fsm_for_input_processing+0x25c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a2b      	ldr	r2, [pc, #172]	; (80008d4 <fsm_for_input_processing+0x2b4>)
 8000828:	6013      	str	r3, [r2, #0]
			TR_EW_PREV = TR_EW;
 800082a:	4b15      	ldr	r3, [pc, #84]	; (8000880 <fsm_for_input_processing+0x260>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a2a      	ldr	r2, [pc, #168]	; (80008d8 <fsm_for_input_processing+0x2b8>)
 8000830:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 8000832:	4b12      	ldr	r3, [pc, #72]	; (800087c <fsm_for_input_processing+0x25c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	dd03      	ble.n	8000842 <fsm_for_input_processing+0x222>
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <fsm_for_input_processing+0x260>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	dc12      	bgt.n	8000868 <fsm_for_input_processing+0x248>
			{
				prev_status = state;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <fsm_for_input_processing+0x268>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a25      	ldr	r2, [pc, #148]	; (80008dc <fsm_for_input_processing+0x2bc>)
 8000848:	6013      	str	r3, [r2, #0]
				prev_state = state;
 800084a:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <fsm_for_input_processing+0x268>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a0f      	ldr	r2, [pc, #60]	; (800088c <fsm_for_input_processing+0x26c>)
 8000850:	6013      	str	r3, [r2, #0]
				state = NS_RED_EW_GRE;
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <fsm_for_input_processing+0x268>)
 8000854:	2203      	movs	r2, #3
 8000856:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_RED;
 8000858:	4b0e      	ldr	r3, [pc, #56]	; (8000894 <fsm_for_input_processing+0x274>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a07      	ldr	r2, [pc, #28]	; (800087c <fsm_for_input_processing+0x25c>)
 800085e:	6013      	str	r3, [r2, #0]
				TR_EW = TR_EW_GRE;
 8000860:	4b16      	ldr	r3, [pc, #88]	; (80008bc <fsm_for_input_processing+0x29c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a06      	ldr	r2, [pc, #24]	; (8000880 <fsm_for_input_processing+0x260>)
 8000866:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 8000868:	4b17      	ldr	r3, [pc, #92]	; (80008c8 <fsm_for_input_processing+0x2a8>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4619      	mov	r1, r3
 800086e:	2002      	movs	r0, #2
 8000870:	f001 fbd6 	bl	8002020 <setTimer>
		}

		move_to_MODE1();
 8000874:	f7ff fc6a 	bl	800014c <move_to_MODE1>

		break;
 8000878:	f000 be10 	b.w	800149c <fsm_for_input_processing+0xe7c>
 800087c:	200000d4 	.word	0x200000d4
 8000880:	200000d8 	.word	0x200000d8
 8000884:	200000c4 	.word	0x200000c4
 8000888:	200000c8 	.word	0x200000c8
 800088c:	200000cc 	.word	0x200000cc
 8000890:	08003758 	.word	0x08003758
 8000894:	2000003c 	.word	0x2000003c
 8000898:	0800375c 	.word	0x0800375c
 800089c:	20000030 	.word	0x20000030
 80008a0:	08003760 	.word	0x08003760
 80008a4:	2000002c 	.word	0x2000002c
 80008a8:	08003764 	.word	0x08003764
 80008ac:	20000040 	.word	0x20000040
 80008b0:	08003768 	.word	0x08003768
 80008b4:	20000038 	.word	0x20000038
 80008b8:	0800376c 	.word	0x0800376c
 80008bc:	20000034 	.word	0x20000034
 80008c0:	20000004 	.word	0x20000004
 80008c4:	20000008 	.word	0x20000008
 80008c8:	2000000c 	.word	0x2000000c
 80008cc:	20000098 	.word	0x20000098
 80008d0:	200000c0 	.word	0x200000c0
 80008d4:	200000dc 	.word	0x200000dc
 80008d8:	200000e0 	.word	0x200000e0
 80008dc:	200000d0 	.word	0x200000d0
	case NS_RED_EW_GRE:
		displayTrafficLight(NS_RED_EW_GRE);
 80008e0:	2003      	movs	r0, #3
 80008e2:	f000 feb3 	bl	800164c <displayTrafficLight>
			HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
			HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
			setTimer(0, timerFlash);
		}*/

		if (timer_flag[1] == 1)
 80008e6:	4b95      	ldr	r3, [pc, #596]	; (8000b3c <fsm_for_input_processing+0x51c>)
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d114      	bne.n	8000918 <fsm_for_input_processing+0x2f8>
		{
		  update7SEG(index_led++);
 80008ee:	4b94      	ldr	r3, [pc, #592]	; (8000b40 <fsm_for_input_processing+0x520>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	1c5a      	adds	r2, r3, #1
 80008f4:	4992      	ldr	r1, [pc, #584]	; (8000b40 <fsm_for_input_processing+0x520>)
 80008f6:	600a      	str	r2, [r1, #0]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 f90d 	bl	8001b18 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 80008fe:	4b90      	ldr	r3, [pc, #576]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b05      	cmp	r3, #5
 8000904:	dd02      	ble.n	800090c <fsm_for_input_processing+0x2ec>
 8000906:	4b8e      	ldr	r3, [pc, #568]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 800090c:	4b8d      	ldr	r3, [pc, #564]	; (8000b44 <fsm_for_input_processing+0x524>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4619      	mov	r1, r3
 8000912:	2001      	movs	r0, #1
 8000914:	f001 fb84 	bl	8002020 <setTimer>
		}

		if (timer_flag[2] == 1)
 8000918:	4b88      	ldr	r3, [pc, #544]	; (8000b3c <fsm_for_input_processing+0x51c>)
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d12e      	bne.n	800097e <fsm_for_input_processing+0x35e>
		{
			TR_NS--;
 8000920:	4b89      	ldr	r3, [pc, #548]	; (8000b48 <fsm_for_input_processing+0x528>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	3b01      	subs	r3, #1
 8000926:	4a88      	ldr	r2, [pc, #544]	; (8000b48 <fsm_for_input_processing+0x528>)
 8000928:	6013      	str	r3, [r2, #0]
			TR_EW--;
 800092a:	4b88      	ldr	r3, [pc, #544]	; (8000b4c <fsm_for_input_processing+0x52c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	3b01      	subs	r3, #1
 8000930:	4a86      	ldr	r2, [pc, #536]	; (8000b4c <fsm_for_input_processing+0x52c>)
 8000932:	6013      	str	r3, [r2, #0]
			TR_NS_PREV = TR_NS;
 8000934:	4b84      	ldr	r3, [pc, #528]	; (8000b48 <fsm_for_input_processing+0x528>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a85      	ldr	r2, [pc, #532]	; (8000b50 <fsm_for_input_processing+0x530>)
 800093a:	6013      	str	r3, [r2, #0]
			TR_EW_PREV = TR_EW;
 800093c:	4b83      	ldr	r3, [pc, #524]	; (8000b4c <fsm_for_input_processing+0x52c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a84      	ldr	r2, [pc, #528]	; (8000b54 <fsm_for_input_processing+0x534>)
 8000942:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 8000944:	4b80      	ldr	r3, [pc, #512]	; (8000b48 <fsm_for_input_processing+0x528>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	dd03      	ble.n	8000954 <fsm_for_input_processing+0x334>
 800094c:	4b7f      	ldr	r3, [pc, #508]	; (8000b4c <fsm_for_input_processing+0x52c>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	dc0e      	bgt.n	8000972 <fsm_for_input_processing+0x352>
			{
				prev_status = state;
 8000954:	4b80      	ldr	r3, [pc, #512]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a80      	ldr	r2, [pc, #512]	; (8000b5c <fsm_for_input_processing+0x53c>)
 800095a:	6013      	str	r3, [r2, #0]
				prev_state = state;
 800095c:	4b7e      	ldr	r3, [pc, #504]	; (8000b58 <fsm_for_input_processing+0x538>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a7f      	ldr	r2, [pc, #508]	; (8000b60 <fsm_for_input_processing+0x540>)
 8000962:	6013      	str	r3, [r2, #0]
				state = NS_RED_EW_YEL;
 8000964:	4b7c      	ldr	r3, [pc, #496]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000966:	2204      	movs	r2, #4
 8000968:	601a      	str	r2, [r3, #0]
				// TR_NS = TR_NS_RED;
				TR_EW = TR_EW_YEL;
 800096a:	4b7e      	ldr	r3, [pc, #504]	; (8000b64 <fsm_for_input_processing+0x544>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a77      	ldr	r2, [pc, #476]	; (8000b4c <fsm_for_input_processing+0x52c>)
 8000970:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 8000972:	4b7d      	ldr	r3, [pc, #500]	; (8000b68 <fsm_for_input_processing+0x548>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4619      	mov	r1, r3
 8000978:	2002      	movs	r0, #2
 800097a:	f001 fb51 	bl	8002020 <setTimer>
		}

		move_to_MODE1();
 800097e:	f7ff fbe5 	bl	800014c <move_to_MODE1>

		break;
 8000982:	f000 bd8b 	b.w	800149c <fsm_for_input_processing+0xe7c>
	case NS_RED_EW_YEL:
		displayTrafficLight(NS_RED_EW_YEL);
 8000986:	2004      	movs	r0, #4
 8000988:	f000 fe60 	bl	800164c <displayTrafficLight>
			HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
			HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
			setTimer(0, timerFlash);
		}*/

		if (timer_flag[1] == 1)
 800098c:	4b6b      	ldr	r3, [pc, #428]	; (8000b3c <fsm_for_input_processing+0x51c>)
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d114      	bne.n	80009be <fsm_for_input_processing+0x39e>
		{
		  update7SEG(index_led++);
 8000994:	4b6a      	ldr	r3, [pc, #424]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	1c5a      	adds	r2, r3, #1
 800099a:	4969      	ldr	r1, [pc, #420]	; (8000b40 <fsm_for_input_processing+0x520>)
 800099c:	600a      	str	r2, [r1, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 f8ba 	bl	8001b18 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 80009a4:	4b66      	ldr	r3, [pc, #408]	; (8000b40 <fsm_for_input_processing+0x520>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b05      	cmp	r3, #5
 80009aa:	dd02      	ble.n	80009b2 <fsm_for_input_processing+0x392>
 80009ac:	4b64      	ldr	r3, [pc, #400]	; (8000b40 <fsm_for_input_processing+0x520>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 80009b2:	4b64      	ldr	r3, [pc, #400]	; (8000b44 <fsm_for_input_processing+0x524>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4619      	mov	r1, r3
 80009b8:	2001      	movs	r0, #1
 80009ba:	f001 fb31 	bl	8002020 <setTimer>
		}

		if (timer_flag[2] == 1)
 80009be:	4b5f      	ldr	r3, [pc, #380]	; (8000b3c <fsm_for_input_processing+0x51c>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d132      	bne.n	8000a2c <fsm_for_input_processing+0x40c>
		{
			TR_NS--;
 80009c6:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <fsm_for_input_processing+0x528>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	4a5e      	ldr	r2, [pc, #376]	; (8000b48 <fsm_for_input_processing+0x528>)
 80009ce:	6013      	str	r3, [r2, #0]
			TR_EW--;
 80009d0:	4b5e      	ldr	r3, [pc, #376]	; (8000b4c <fsm_for_input_processing+0x52c>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	3b01      	subs	r3, #1
 80009d6:	4a5d      	ldr	r2, [pc, #372]	; (8000b4c <fsm_for_input_processing+0x52c>)
 80009d8:	6013      	str	r3, [r2, #0]
			TR_NS_PREV = TR_NS;
 80009da:	4b5b      	ldr	r3, [pc, #364]	; (8000b48 <fsm_for_input_processing+0x528>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a5c      	ldr	r2, [pc, #368]	; (8000b50 <fsm_for_input_processing+0x530>)
 80009e0:	6013      	str	r3, [r2, #0]
			TR_EW_PREV = TR_EW;
 80009e2:	4b5a      	ldr	r3, [pc, #360]	; (8000b4c <fsm_for_input_processing+0x52c>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a5b      	ldr	r2, [pc, #364]	; (8000b54 <fsm_for_input_processing+0x534>)
 80009e8:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 80009ea:	4b57      	ldr	r3, [pc, #348]	; (8000b48 <fsm_for_input_processing+0x528>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	dd03      	ble.n	80009fa <fsm_for_input_processing+0x3da>
 80009f2:	4b56      	ldr	r3, [pc, #344]	; (8000b4c <fsm_for_input_processing+0x52c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	dc12      	bgt.n	8000a20 <fsm_for_input_processing+0x400>
			{
				prev_status = state;
 80009fa:	4b57      	ldr	r3, [pc, #348]	; (8000b58 <fsm_for_input_processing+0x538>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a57      	ldr	r2, [pc, #348]	; (8000b5c <fsm_for_input_processing+0x53c>)
 8000a00:	6013      	str	r3, [r2, #0]
				prev_state = state;
 8000a02:	4b55      	ldr	r3, [pc, #340]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a56      	ldr	r2, [pc, #344]	; (8000b60 <fsm_for_input_processing+0x540>)
 8000a08:	6013      	str	r3, [r2, #0]
				state = NS_GRE_EW_RED;
 8000a0a:	4b53      	ldr	r3, [pc, #332]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_GRE;
 8000a10:	4b56      	ldr	r3, [pc, #344]	; (8000b6c <fsm_for_input_processing+0x54c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a4c      	ldr	r2, [pc, #304]	; (8000b48 <fsm_for_input_processing+0x528>)
 8000a16:	6013      	str	r3, [r2, #0]
				TR_EW = TR_EW_RED;
 8000a18:	4b55      	ldr	r3, [pc, #340]	; (8000b70 <fsm_for_input_processing+0x550>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a4b      	ldr	r2, [pc, #300]	; (8000b4c <fsm_for_input_processing+0x52c>)
 8000a1e:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 8000a20:	4b51      	ldr	r3, [pc, #324]	; (8000b68 <fsm_for_input_processing+0x548>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4619      	mov	r1, r3
 8000a26:	2002      	movs	r0, #2
 8000a28:	f001 fafa 	bl	8002020 <setTimer>
		}

		move_to_MODE1();
 8000a2c:	f7ff fb8e 	bl	800014c <move_to_MODE1>

		break;
 8000a30:	f000 bd34 	b.w	800149c <fsm_for_input_processing+0xe7c>
	case MODE1:
		displayTrafficLight(prev_status);
 8000a34:	4b49      	ldr	r3, [pc, #292]	; (8000b5c <fsm_for_input_processing+0x53c>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 fe07 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000a3e:	4b3f      	ldr	r3, [pc, #252]	; (8000b3c <fsm_for_input_processing+0x51c>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d101      	bne.n	8000a4a <fsm_for_input_processing+0x42a>
		{
			toggle_previous_status();
 8000a46:	f7ff fbdf 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000a4a:	4b3c      	ldr	r3, [pc, #240]	; (8000b3c <fsm_for_input_processing+0x51c>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d114      	bne.n	8000a7c <fsm_for_input_processing+0x45c>
		{
			update7SEG(index_led++);
 8000a52:	4b3b      	ldr	r3, [pc, #236]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	4939      	ldr	r1, [pc, #228]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000a5a:	600a      	str	r2, [r1, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f001 f85b 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000a62:	4b37      	ldr	r3, [pc, #220]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b05      	cmp	r3, #5
 8000a68:	dd02      	ble.n	8000a70 <fsm_for_input_processing+0x450>
 8000a6a:	4b35      	ldr	r3, [pc, #212]	; (8000b40 <fsm_for_input_processing+0x520>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000a70:	4b34      	ldr	r3, [pc, #208]	; (8000b44 <fsm_for_input_processing+0x524>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4619      	mov	r1, r3
 8000a76:	2001      	movs	r0, #1
 8000a78:	f001 fad2 	bl	8002020 <setTimer>
		}

		if (timer_flag[3] == 1)
 8000a7c:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <fsm_for_input_processing+0x51c>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d106      	bne.n	8000a92 <fsm_for_input_processing+0x472>
		{
			prev_state = state;
 8000a84:	4b34      	ldr	r3, [pc, #208]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a35      	ldr	r2, [pc, #212]	; (8000b60 <fsm_for_input_processing+0x540>)
 8000a8a:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000a8c:	4b32      	ldr	r3, [pc, #200]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000a8e:	2215      	movs	r2, #21
 8000a90:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000a92:	4b38      	ldr	r3, [pc, #224]	; (8000b74 <fsm_for_input_processing+0x554>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d034      	beq.n	8000b04 <fsm_for_input_processing+0x4e4>
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	dc3c      	bgt.n	8000b18 <fsm_for_input_processing+0x4f8>
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d002      	beq.n	8000aa8 <fsm_for_input_processing+0x488>
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d01a      	beq.n	8000adc <fsm_for_input_processing+0x4bc>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000aa6:	e037      	b.n	8000b18 <fsm_for_input_processing+0x4f8>
			if (is_button_pressed(0))
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 fd9b 	bl	80015e4 <is_button_pressed>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d033      	beq.n	8000b1c <fsm_for_input_processing+0x4fc>
				prev_state  = state;
 8000ab4:	4b28      	ldr	r3, [pc, #160]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a29      	ldr	r2, [pc, #164]	; (8000b60 <fsm_for_input_processing+0x540>)
 8000aba:	6013      	str	r3, [r2, #0]
				state = MODE2;
 8000abc:	4b26      	ldr	r3, [pc, #152]	; (8000b58 <fsm_for_input_processing+0x538>)
 8000abe:	220b      	movs	r2, #11
 8000ac0:	601a      	str	r2, [r3, #0]
				mode = 2;
 8000ac2:	4b2d      	ldr	r3, [pc, #180]	; (8000b78 <fsm_for_input_processing+0x558>)
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000ac8:	4b2c      	ldr	r3, [pc, #176]	; (8000b7c <fsm_for_input_processing+0x55c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4619      	mov	r1, r3
 8000ace:	2003      	movs	r0, #3
 8000ad0:	f001 faa6 	bl	8002020 <setTimer>
				button1State = BUTTON_PRESSED;
 8000ad4:	4b27      	ldr	r3, [pc, #156]	; (8000b74 <fsm_for_input_processing+0x554>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	701a      	strb	r2, [r3, #0]
			break;
 8000ada:	e01f      	b.n	8000b1c <fsm_for_input_processing+0x4fc>
			if (!is_button_pressed(0))
 8000adc:	2000      	movs	r0, #0
 8000ade:	f000 fd81 	bl	80015e4 <is_button_pressed>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d103      	bne.n	8000af0 <fsm_for_input_processing+0x4d0>
				button1State = BUTTON_RELEASED;
 8000ae8:	4b22      	ldr	r3, [pc, #136]	; (8000b74 <fsm_for_input_processing+0x554>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
			break;
 8000aee:	e017      	b.n	8000b20 <fsm_for_input_processing+0x500>
				if (is_button_pressed_1s(0))
 8000af0:	2000      	movs	r0, #0
 8000af2:	f000 fd91 	bl	8001618 <is_button_pressed_1s>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d011      	beq.n	8000b20 <fsm_for_input_processing+0x500>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000afc:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <fsm_for_input_processing+0x554>)
 8000afe:	2202      	movs	r2, #2
 8000b00:	701a      	strb	r2, [r3, #0]
			break;
 8000b02:	e00d      	b.n	8000b20 <fsm_for_input_processing+0x500>
			if (!is_button_pressed(0))
 8000b04:	2000      	movs	r0, #0
 8000b06:	f000 fd6d 	bl	80015e4 <is_button_pressed>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d109      	bne.n	8000b24 <fsm_for_input_processing+0x504>
				button1State = BUTTON_RELEASED;
 8000b10:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <fsm_for_input_processing+0x554>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
			break;
 8000b16:	e005      	b.n	8000b24 <fsm_for_input_processing+0x504>
			break;
 8000b18:	bf00      	nop
 8000b1a:	e004      	b.n	8000b26 <fsm_for_input_processing+0x506>
			break;
 8000b1c:	bf00      	nop
 8000b1e:	e002      	b.n	8000b26 <fsm_for_input_processing+0x506>
			break;
 8000b20:	bf00      	nop
 8000b22:	e000      	b.n	8000b26 <fsm_for_input_processing+0x506>
			break;
 8000b24:	bf00      	nop
		}

		// Processing button 2 (disable: MODE 1 no config)

		// Processing button 3
		switch (button3State) {
 8000b26:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <fsm_for_input_processing+0x560>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d052      	beq.n	8000bd4 <fsm_for_input_processing+0x5b4>
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	dc5a      	bgt.n	8000be8 <fsm_for_input_processing+0x5c8>
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d026      	beq.n	8000b84 <fsm_for_input_processing+0x564>
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d038      	beq.n	8000bac <fsm_for_input_processing+0x58c>
				button3State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000b3a:	e055      	b.n	8000be8 <fsm_for_input_processing+0x5c8>
 8000b3c:	20000098 	.word	0x20000098
 8000b40:	200000c0 	.word	0x200000c0
 8000b44:	20000008 	.word	0x20000008
 8000b48:	200000d4 	.word	0x200000d4
 8000b4c:	200000d8 	.word	0x200000d8
 8000b50:	200000dc 	.word	0x200000dc
 8000b54:	200000e0 	.word	0x200000e0
 8000b58:	200000c8 	.word	0x200000c8
 8000b5c:	200000d0 	.word	0x200000d0
 8000b60:	200000cc 	.word	0x200000cc
 8000b64:	20000038 	.word	0x20000038
 8000b68:	2000000c 	.word	0x2000000c
 8000b6c:	2000002c 	.word	0x2000002c
 8000b70:	20000040 	.word	0x20000040
 8000b74:	200000e4 	.word	0x200000e4
 8000b78:	200000c4 	.word	0x200000c4
 8000b7c:	20000010 	.word	0x20000010
 8000b80:	200000e6 	.word	0x200000e6
			if (is_button_pressed(2))
 8000b84:	2002      	movs	r0, #2
 8000b86:	f000 fd2d 	bl	80015e4 <is_button_pressed>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d02e      	beq.n	8000bee <fsm_for_input_processing+0x5ce>
				prev_state  = state;
 8000b90:	4b8f      	ldr	r3, [pc, #572]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a8f      	ldr	r2, [pc, #572]	; (8000dd4 <fsm_for_input_processing+0x7b4>)
 8000b96:	6013      	str	r3, [r2, #0]
				state = INIT;
 8000b98:	4b8d      	ldr	r3, [pc, #564]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
				mode = 0;
 8000b9e:	4b8e      	ldr	r3, [pc, #568]	; (8000dd8 <fsm_for_input_processing+0x7b8>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
				button3State = BUTTON_PRESSED;
 8000ba4:	4b8d      	ldr	r3, [pc, #564]	; (8000ddc <fsm_for_input_processing+0x7bc>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	701a      	strb	r2, [r3, #0]
			break;
 8000baa:	e020      	b.n	8000bee <fsm_for_input_processing+0x5ce>
			if (!is_button_pressed(2))
 8000bac:	2002      	movs	r0, #2
 8000bae:	f000 fd19 	bl	80015e4 <is_button_pressed>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d103      	bne.n	8000bc0 <fsm_for_input_processing+0x5a0>
				button3State = BUTTON_RELEASED;
 8000bb8:	4b88      	ldr	r3, [pc, #544]	; (8000ddc <fsm_for_input_processing+0x7bc>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
			break;
 8000bbe:	e019      	b.n	8000bf4 <fsm_for_input_processing+0x5d4>
				if (is_button_pressed_1s(2))
 8000bc0:	2002      	movs	r0, #2
 8000bc2:	f000 fd29 	bl	8001618 <is_button_pressed_1s>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d013      	beq.n	8000bf4 <fsm_for_input_processing+0x5d4>
					button3State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000bcc:	4b83      	ldr	r3, [pc, #524]	; (8000ddc <fsm_for_input_processing+0x7bc>)
 8000bce:	2202      	movs	r2, #2
 8000bd0:	701a      	strb	r2, [r3, #0]
			break;
 8000bd2:	e00f      	b.n	8000bf4 <fsm_for_input_processing+0x5d4>
			if (!is_button_pressed(2))
 8000bd4:	2002      	movs	r0, #2
 8000bd6:	f000 fd05 	bl	80015e4 <is_button_pressed>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d10c      	bne.n	8000bfa <fsm_for_input_processing+0x5da>
				button3State = BUTTON_RELEASED;
 8000be0:	4b7e      	ldr	r3, [pc, #504]	; (8000ddc <fsm_for_input_processing+0x7bc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	701a      	strb	r2, [r3, #0]
			break;
 8000be6:	e008      	b.n	8000bfa <fsm_for_input_processing+0x5da>
			break;
 8000be8:	bf00      	nop
 8000bea:	f000 bc57 	b.w	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000bee:	bf00      	nop
 8000bf0:	f000 bc54 	b.w	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000bf4:	bf00      	nop
 8000bf6:	f000 bc51 	b.w	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000bfa:	bf00      	nop
		}

		break;
 8000bfc:	f000 bc4e 	b.w	800149c <fsm_for_input_processing+0xe7c>
	case MODE2:
		displayTrafficLight(prev_status);
 8000c00:	4b77      	ldr	r3, [pc, #476]	; (8000de0 <fsm_for_input_processing+0x7c0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 fd21 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000c0a:	4b76      	ldr	r3, [pc, #472]	; (8000de4 <fsm_for_input_processing+0x7c4>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d101      	bne.n	8000c16 <fsm_for_input_processing+0x5f6>
		{
			toggle_previous_status();
 8000c12:	f7ff faf9 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000c16:	4b73      	ldr	r3, [pc, #460]	; (8000de4 <fsm_for_input_processing+0x7c4>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d114      	bne.n	8000c48 <fsm_for_input_processing+0x628>
		{
			update7SEG(index_led++);
 8000c1e:	4b72      	ldr	r3, [pc, #456]	; (8000de8 <fsm_for_input_processing+0x7c8>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	1c5a      	adds	r2, r3, #1
 8000c24:	4970      	ldr	r1, [pc, #448]	; (8000de8 <fsm_for_input_processing+0x7c8>)
 8000c26:	600a      	str	r2, [r1, #0]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f000 ff75 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000c2e:	4b6e      	ldr	r3, [pc, #440]	; (8000de8 <fsm_for_input_processing+0x7c8>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b05      	cmp	r3, #5
 8000c34:	dd02      	ble.n	8000c3c <fsm_for_input_processing+0x61c>
 8000c36:	4b6c      	ldr	r3, [pc, #432]	; (8000de8 <fsm_for_input_processing+0x7c8>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000c3c:	4b6b      	ldr	r3, [pc, #428]	; (8000dec <fsm_for_input_processing+0x7cc>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	f001 f9ec 	bl	8002020 <setTimer>
		}

		if (timer_flag[3] == 1)
 8000c48:	4b66      	ldr	r3, [pc, #408]	; (8000de4 <fsm_for_input_processing+0x7c4>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d106      	bne.n	8000c5e <fsm_for_input_processing+0x63e>
		{
			prev_state = state;
 8000c50:	4b5f      	ldr	r3, [pc, #380]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a5f      	ldr	r2, [pc, #380]	; (8000dd4 <fsm_for_input_processing+0x7b4>)
 8000c56:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000c58:	4b5d      	ldr	r3, [pc, #372]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000c5a:	2215      	movs	r2, #21
 8000c5c:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000c5e:	4b64      	ldr	r3, [pc, #400]	; (8000df0 <fsm_for_input_processing+0x7d0>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d034      	beq.n	8000cd0 <fsm_for_input_processing+0x6b0>
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	dc3c      	bgt.n	8000ce4 <fsm_for_input_processing+0x6c4>
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <fsm_for_input_processing+0x654>
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d01a      	beq.n	8000ca8 <fsm_for_input_processing+0x688>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000c72:	e037      	b.n	8000ce4 <fsm_for_input_processing+0x6c4>
			if (is_button_pressed(0))
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 fcb5 	bl	80015e4 <is_button_pressed>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d033      	beq.n	8000ce8 <fsm_for_input_processing+0x6c8>
				prev_state  = state;
 8000c80:	4b53      	ldr	r3, [pc, #332]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a53      	ldr	r2, [pc, #332]	; (8000dd4 <fsm_for_input_processing+0x7b4>)
 8000c86:	6013      	str	r3, [r2, #0]
				state = MODE3;
 8000c88:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
				mode = 3;
 8000c8e:	4b52      	ldr	r3, [pc, #328]	; (8000dd8 <fsm_for_input_processing+0x7b8>)
 8000c90:	2203      	movs	r2, #3
 8000c92:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000c94:	4b57      	ldr	r3, [pc, #348]	; (8000df4 <fsm_for_input_processing+0x7d4>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	2003      	movs	r0, #3
 8000c9c:	f001 f9c0 	bl	8002020 <setTimer>
				button1State = BUTTON_PRESSED;
 8000ca0:	4b53      	ldr	r3, [pc, #332]	; (8000df0 <fsm_for_input_processing+0x7d0>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
			break;
 8000ca6:	e01f      	b.n	8000ce8 <fsm_for_input_processing+0x6c8>
			if (!is_button_pressed(0))
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f000 fc9b 	bl	80015e4 <is_button_pressed>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d103      	bne.n	8000cbc <fsm_for_input_processing+0x69c>
				button1State = BUTTON_RELEASED;
 8000cb4:	4b4e      	ldr	r3, [pc, #312]	; (8000df0 <fsm_for_input_processing+0x7d0>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
			break;
 8000cba:	e017      	b.n	8000cec <fsm_for_input_processing+0x6cc>
				if (is_button_pressed_1s(0))
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 fcab 	bl	8001618 <is_button_pressed_1s>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d011      	beq.n	8000cec <fsm_for_input_processing+0x6cc>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000cc8:	4b49      	ldr	r3, [pc, #292]	; (8000df0 <fsm_for_input_processing+0x7d0>)
 8000cca:	2202      	movs	r2, #2
 8000ccc:	701a      	strb	r2, [r3, #0]
			break;
 8000cce:	e00d      	b.n	8000cec <fsm_for_input_processing+0x6cc>
			if (!is_button_pressed(0))
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f000 fc87 	bl	80015e4 <is_button_pressed>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d109      	bne.n	8000cf0 <fsm_for_input_processing+0x6d0>
				button1State = BUTTON_RELEASED;
 8000cdc:	4b44      	ldr	r3, [pc, #272]	; (8000df0 <fsm_for_input_processing+0x7d0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
			break;
 8000ce2:	e005      	b.n	8000cf0 <fsm_for_input_processing+0x6d0>
			break;
 8000ce4:	bf00      	nop
 8000ce6:	e004      	b.n	8000cf2 <fsm_for_input_processing+0x6d2>
			break;
 8000ce8:	bf00      	nop
 8000cea:	e002      	b.n	8000cf2 <fsm_for_input_processing+0x6d2>
			break;
 8000cec:	bf00      	nop
 8000cee:	e000      	b.n	8000cf2 <fsm_for_input_processing+0x6d2>
			break;
 8000cf0:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 8000cf2:	4b41      	ldr	r3, [pc, #260]	; (8000df8 <fsm_for_input_processing+0x7d8>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d057      	beq.n	8000daa <fsm_for_input_processing+0x78a>
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	dc5f      	bgt.n	8000dbe <fsm_for_input_processing+0x79e>
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d002      	beq.n	8000d08 <fsm_for_input_processing+0x6e8>
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d03d      	beq.n	8000d82 <fsm_for_input_processing+0x762>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000d06:	e05a      	b.n	8000dbe <fsm_for_input_processing+0x79e>
			if (is_button_pressed(1))
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f000 fc6b 	bl	80015e4 <is_button_pressed>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d056      	beq.n	8000dc2 <fsm_for_input_processing+0x7a2>
				if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 8000d14:	4b32      	ldr	r3, [pc, #200]	; (8000de0 <fsm_for_input_processing+0x7c0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d003      	beq.n	8000d24 <fsm_for_input_processing+0x704>
 8000d1c:	4b30      	ldr	r3, [pc, #192]	; (8000de0 <fsm_for_input_processing+0x7c0>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b04      	cmp	r3, #4
 8000d22:	d10a      	bne.n	8000d3a <fsm_for_input_processing+0x71a>
					TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 8000d24:	4b35      	ldr	r3, [pc, #212]	; (8000dfc <fsm_for_input_processing+0x7dc>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b62      	cmp	r3, #98	; 0x62
 8000d2a:	dc03      	bgt.n	8000d34 <fsm_for_input_processing+0x714>
 8000d2c:	4b33      	ldr	r3, [pc, #204]	; (8000dfc <fsm_for_input_processing+0x7dc>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3301      	adds	r3, #1
 8000d32:	e000      	b.n	8000d36 <fsm_for_input_processing+0x716>
 8000d34:	2301      	movs	r3, #1
 8000d36:	4a31      	ldr	r2, [pc, #196]	; (8000dfc <fsm_for_input_processing+0x7dc>)
 8000d38:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 8000d3a:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <fsm_for_input_processing+0x7c0>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d003      	beq.n	8000d4a <fsm_for_input_processing+0x72a>
 8000d42:	4b27      	ldr	r3, [pc, #156]	; (8000de0 <fsm_for_input_processing+0x7c0>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d10a      	bne.n	8000d60 <fsm_for_input_processing+0x740>
					TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	; (8000e00 <fsm_for_input_processing+0x7e0>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2b62      	cmp	r3, #98	; 0x62
 8000d50:	dc03      	bgt.n	8000d5a <fsm_for_input_processing+0x73a>
 8000d52:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <fsm_for_input_processing+0x7e0>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	e000      	b.n	8000d5c <fsm_for_input_processing+0x73c>
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	4a28      	ldr	r2, [pc, #160]	; (8000e00 <fsm_for_input_processing+0x7e0>)
 8000d5e:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 8000d60:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1b      	ldr	r2, [pc, #108]	; (8000dd4 <fsm_for_input_processing+0x7b4>)
 8000d66:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 8000d68:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <fsm_for_input_processing+0x7b0>)
 8000d6a:	2214      	movs	r2, #20
 8000d6c:	601a      	str	r2, [r3, #0]
				setTimer(4, timerFlash);
 8000d6e:	4b25      	ldr	r3, [pc, #148]	; (8000e04 <fsm_for_input_processing+0x7e4>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4619      	mov	r1, r3
 8000d74:	2004      	movs	r0, #4
 8000d76:	f001 f953 	bl	8002020 <setTimer>
				button2State = BUTTON_PRESSED;
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	; (8000df8 <fsm_for_input_processing+0x7d8>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
			break;
 8000d80:	e01f      	b.n	8000dc2 <fsm_for_input_processing+0x7a2>
			if (!is_button_pressed(1))
 8000d82:	2001      	movs	r0, #1
 8000d84:	f000 fc2e 	bl	80015e4 <is_button_pressed>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d103      	bne.n	8000d96 <fsm_for_input_processing+0x776>
				button2State = BUTTON_RELEASED;
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <fsm_for_input_processing+0x7d8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
			break;
 8000d94:	e017      	b.n	8000dc6 <fsm_for_input_processing+0x7a6>
				if (is_button_pressed_1s(1))
 8000d96:	2001      	movs	r0, #1
 8000d98:	f000 fc3e 	bl	8001618 <is_button_pressed_1s>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d011      	beq.n	8000dc6 <fsm_for_input_processing+0x7a6>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <fsm_for_input_processing+0x7d8>)
 8000da4:	2202      	movs	r2, #2
 8000da6:	701a      	strb	r2, [r3, #0]
			break;
 8000da8:	e00d      	b.n	8000dc6 <fsm_for_input_processing+0x7a6>
			if (!is_button_pressed(1))
 8000daa:	2001      	movs	r0, #1
 8000dac:	f000 fc1a 	bl	80015e4 <is_button_pressed>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d109      	bne.n	8000dca <fsm_for_input_processing+0x7aa>
				button2State = BUTTON_RELEASED;
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <fsm_for_input_processing+0x7d8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
			break;
 8000dbc:	e005      	b.n	8000dca <fsm_for_input_processing+0x7aa>
			break;
 8000dbe:	bf00      	nop
 8000dc0:	e36c      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000dc2:	bf00      	nop
 8000dc4:	e36a      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000dc6:	bf00      	nop
 8000dc8:	e368      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000dca:	bf00      	nop
		}
		break;
 8000dcc:	e366      	b.n	800149c <fsm_for_input_processing+0xe7c>
 8000dce:	bf00      	nop
 8000dd0:	200000c8 	.word	0x200000c8
 8000dd4:	200000cc 	.word	0x200000cc
 8000dd8:	200000c4 	.word	0x200000c4
 8000ddc:	200000e6 	.word	0x200000e6
 8000de0:	200000d0 	.word	0x200000d0
 8000de4:	20000098 	.word	0x20000098
 8000de8:	200000c0 	.word	0x200000c0
 8000dec:	20000008 	.word	0x20000008
 8000df0:	200000e4 	.word	0x200000e4
 8000df4:	20000010 	.word	0x20000010
 8000df8:	200000e5 	.word	0x200000e5
 8000dfc:	200000d4 	.word	0x200000d4
 8000e00:	200000d8 	.word	0x200000d8
 8000e04:	20000004 	.word	0x20000004
	case MODE3:
		displayTrafficLight(prev_status);
 8000e08:	4ba8      	ldr	r3, [pc, #672]	; (80010ac <fsm_for_input_processing+0xa8c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fc1d 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000e12:	4ba7      	ldr	r3, [pc, #668]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d101      	bne.n	8000e1e <fsm_for_input_processing+0x7fe>
		{
			toggle_previous_status();
 8000e1a:	f7ff f9f5 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000e1e:	4ba4      	ldr	r3, [pc, #656]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d114      	bne.n	8000e50 <fsm_for_input_processing+0x830>
		{
			update7SEG(index_led++);
 8000e26:	4ba3      	ldr	r3, [pc, #652]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	1c5a      	adds	r2, r3, #1
 8000e2c:	49a1      	ldr	r1, [pc, #644]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000e2e:	600a      	str	r2, [r1, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 fe71 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000e36:	4b9f      	ldr	r3, [pc, #636]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b05      	cmp	r3, #5
 8000e3c:	dd02      	ble.n	8000e44 <fsm_for_input_processing+0x824>
 8000e3e:	4b9d      	ldr	r3, [pc, #628]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000e44:	4b9c      	ldr	r3, [pc, #624]	; (80010b8 <fsm_for_input_processing+0xa98>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f001 f8e8 	bl	8002020 <setTimer>
		}

		if (timer_flag[3] == 1)
 8000e50:	4b97      	ldr	r3, [pc, #604]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d106      	bne.n	8000e66 <fsm_for_input_processing+0x846>
		{
			prev_state = state;
 8000e58:	4b98      	ldr	r3, [pc, #608]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a98      	ldr	r2, [pc, #608]	; (80010c0 <fsm_for_input_processing+0xaa0>)
 8000e5e:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000e60:	4b96      	ldr	r3, [pc, #600]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000e62:	2215      	movs	r2, #21
 8000e64:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000e66:	4b97      	ldr	r3, [pc, #604]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d034      	beq.n	8000ed8 <fsm_for_input_processing+0x8b8>
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	dc3c      	bgt.n	8000eec <fsm_for_input_processing+0x8cc>
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d002      	beq.n	8000e7c <fsm_for_input_processing+0x85c>
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d01a      	beq.n	8000eb0 <fsm_for_input_processing+0x890>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000e7a:	e037      	b.n	8000eec <fsm_for_input_processing+0x8cc>
			if (is_button_pressed(0))
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f000 fbb1 	bl	80015e4 <is_button_pressed>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d033      	beq.n	8000ef0 <fsm_for_input_processing+0x8d0>
				prev_state  = state;
 8000e88:	4b8c      	ldr	r3, [pc, #560]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a8c      	ldr	r2, [pc, #560]	; (80010c0 <fsm_for_input_processing+0xaa0>)
 8000e8e:	6013      	str	r3, [r2, #0]
				state = MODE4;
 8000e90:	4b8a      	ldr	r3, [pc, #552]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000e92:	220d      	movs	r2, #13
 8000e94:	601a      	str	r2, [r3, #0]
				mode = 4;
 8000e96:	4b8c      	ldr	r3, [pc, #560]	; (80010c8 <fsm_for_input_processing+0xaa8>)
 8000e98:	2204      	movs	r2, #4
 8000e9a:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000e9c:	4b8b      	ldr	r3, [pc, #556]	; (80010cc <fsm_for_input_processing+0xaac>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	2003      	movs	r0, #3
 8000ea4:	f001 f8bc 	bl	8002020 <setTimer>
				button1State = BUTTON_PRESSED;
 8000ea8:	4b86      	ldr	r3, [pc, #536]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
			break;
 8000eae:	e01f      	b.n	8000ef0 <fsm_for_input_processing+0x8d0>
			if (!is_button_pressed(0))
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	f000 fb97 	bl	80015e4 <is_button_pressed>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d103      	bne.n	8000ec4 <fsm_for_input_processing+0x8a4>
				button1State = BUTTON_RELEASED;
 8000ebc:	4b81      	ldr	r3, [pc, #516]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	701a      	strb	r2, [r3, #0]
			break;
 8000ec2:	e017      	b.n	8000ef4 <fsm_for_input_processing+0x8d4>
				if (is_button_pressed_1s(0))
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 fba7 	bl	8001618 <is_button_pressed_1s>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d011      	beq.n	8000ef4 <fsm_for_input_processing+0x8d4>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ed0:	4b7c      	ldr	r3, [pc, #496]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	701a      	strb	r2, [r3, #0]
			break;
 8000ed6:	e00d      	b.n	8000ef4 <fsm_for_input_processing+0x8d4>
			if (!is_button_pressed(0))
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f000 fb83 	bl	80015e4 <is_button_pressed>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d109      	bne.n	8000ef8 <fsm_for_input_processing+0x8d8>
				button1State = BUTTON_RELEASED;
 8000ee4:	4b77      	ldr	r3, [pc, #476]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
			break;
 8000eea:	e005      	b.n	8000ef8 <fsm_for_input_processing+0x8d8>
			break;
 8000eec:	bf00      	nop
 8000eee:	e004      	b.n	8000efa <fsm_for_input_processing+0x8da>
			break;
 8000ef0:	bf00      	nop
 8000ef2:	e002      	b.n	8000efa <fsm_for_input_processing+0x8da>
			break;
 8000ef4:	bf00      	nop
 8000ef6:	e000      	b.n	8000efa <fsm_for_input_processing+0x8da>
			break;
 8000ef8:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 8000efa:	4b75      	ldr	r3, [pc, #468]	; (80010d0 <fsm_for_input_processing+0xab0>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d04f      	beq.n	8000fa2 <fsm_for_input_processing+0x982>
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	dc57      	bgt.n	8000fb6 <fsm_for_input_processing+0x996>
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d002      	beq.n	8000f10 <fsm_for_input_processing+0x8f0>
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d035      	beq.n	8000f7a <fsm_for_input_processing+0x95a>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000f0e:	e052      	b.n	8000fb6 <fsm_for_input_processing+0x996>
			if (is_button_pressed(1))
 8000f10:	2001      	movs	r0, #1
 8000f12:	f000 fb67 	bl	80015e4 <is_button_pressed>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d04e      	beq.n	8000fba <fsm_for_input_processing+0x99a>
				if (prev_status == NS_YEL_EW_RED)
 8000f1c:	4b63      	ldr	r3, [pc, #396]	; (80010ac <fsm_for_input_processing+0xa8c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d10a      	bne.n	8000f3a <fsm_for_input_processing+0x91a>
					TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 8000f24:	4b6b      	ldr	r3, [pc, #428]	; (80010d4 <fsm_for_input_processing+0xab4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b62      	cmp	r3, #98	; 0x62
 8000f2a:	dc03      	bgt.n	8000f34 <fsm_for_input_processing+0x914>
 8000f2c:	4b69      	ldr	r3, [pc, #420]	; (80010d4 <fsm_for_input_processing+0xab4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	3301      	adds	r3, #1
 8000f32:	e000      	b.n	8000f36 <fsm_for_input_processing+0x916>
 8000f34:	2301      	movs	r3, #1
 8000f36:	4a67      	ldr	r2, [pc, #412]	; (80010d4 <fsm_for_input_processing+0xab4>)
 8000f38:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_RED_EW_YEL)
 8000f3a:	4b5c      	ldr	r3, [pc, #368]	; (80010ac <fsm_for_input_processing+0xa8c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	d10a      	bne.n	8000f58 <fsm_for_input_processing+0x938>
					TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8000f42:	4b65      	ldr	r3, [pc, #404]	; (80010d8 <fsm_for_input_processing+0xab8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b62      	cmp	r3, #98	; 0x62
 8000f48:	dc03      	bgt.n	8000f52 <fsm_for_input_processing+0x932>
 8000f4a:	4b63      	ldr	r3, [pc, #396]	; (80010d8 <fsm_for_input_processing+0xab8>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	e000      	b.n	8000f54 <fsm_for_input_processing+0x934>
 8000f52:	2301      	movs	r3, #1
 8000f54:	4a60      	ldr	r2, [pc, #384]	; (80010d8 <fsm_for_input_processing+0xab8>)
 8000f56:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 8000f58:	4b58      	ldr	r3, [pc, #352]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a58      	ldr	r2, [pc, #352]	; (80010c0 <fsm_for_input_processing+0xaa0>)
 8000f5e:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 8000f60:	4b56      	ldr	r3, [pc, #344]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8000f62:	2214      	movs	r2, #20
 8000f64:	601a      	str	r2, [r3, #0]
				setTimer(4, timerFlash);
 8000f66:	4b5d      	ldr	r3, [pc, #372]	; (80010dc <fsm_for_input_processing+0xabc>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	2004      	movs	r0, #4
 8000f6e:	f001 f857 	bl	8002020 <setTimer>
				button2State = BUTTON_PRESSED;
 8000f72:	4b57      	ldr	r3, [pc, #348]	; (80010d0 <fsm_for_input_processing+0xab0>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	701a      	strb	r2, [r3, #0]
			break;
 8000f78:	e01f      	b.n	8000fba <fsm_for_input_processing+0x99a>
			if (!is_button_pressed(1))
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f000 fb32 	bl	80015e4 <is_button_pressed>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d103      	bne.n	8000f8e <fsm_for_input_processing+0x96e>
				button2State = BUTTON_RELEASED;
 8000f86:	4b52      	ldr	r3, [pc, #328]	; (80010d0 <fsm_for_input_processing+0xab0>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
			break;
 8000f8c:	e017      	b.n	8000fbe <fsm_for_input_processing+0x99e>
				if (is_button_pressed_1s(1))
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f000 fb42 	bl	8001618 <is_button_pressed_1s>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d011      	beq.n	8000fbe <fsm_for_input_processing+0x99e>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000f9a:	4b4d      	ldr	r3, [pc, #308]	; (80010d0 <fsm_for_input_processing+0xab0>)
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	701a      	strb	r2, [r3, #0]
			break;
 8000fa0:	e00d      	b.n	8000fbe <fsm_for_input_processing+0x99e>
			if (!is_button_pressed(1))
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f000 fb1e 	bl	80015e4 <is_button_pressed>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d109      	bne.n	8000fc2 <fsm_for_input_processing+0x9a2>
				button2State = BUTTON_RELEASED;
 8000fae:	4b48      	ldr	r3, [pc, #288]	; (80010d0 <fsm_for_input_processing+0xab0>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
			break;
 8000fb4:	e005      	b.n	8000fc2 <fsm_for_input_processing+0x9a2>
			break;
 8000fb6:	bf00      	nop
 8000fb8:	e270      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000fba:	bf00      	nop
 8000fbc:	e26e      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000fbe:	bf00      	nop
 8000fc0:	e26c      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8000fc2:	bf00      	nop
		}
		break;
 8000fc4:	e26a      	b.n	800149c <fsm_for_input_processing+0xe7c>
	case MODE4:
		displayTrafficLight(prev_status);
 8000fc6:	4b39      	ldr	r3, [pc, #228]	; (80010ac <fsm_for_input_processing+0xa8c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fb3e 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000fd0:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d101      	bne.n	8000fdc <fsm_for_input_processing+0x9bc>
		{
			toggle_previous_status();
 8000fd8:	f7ff f916 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000fdc:	4b34      	ldr	r3, [pc, #208]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d114      	bne.n	800100e <fsm_for_input_processing+0x9ee>
		{
			update7SEG(index_led++);
 8000fe4:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	1c5a      	adds	r2, r3, #1
 8000fea:	4932      	ldr	r1, [pc, #200]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000fec:	600a      	str	r2, [r1, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 fd92 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000ff4:	4b2f      	ldr	r3, [pc, #188]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b05      	cmp	r3, #5
 8000ffa:	dd02      	ble.n	8001002 <fsm_for_input_processing+0x9e2>
 8000ffc:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <fsm_for_input_processing+0xa94>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8001002:	4b2d      	ldr	r3, [pc, #180]	; (80010b8 <fsm_for_input_processing+0xa98>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4619      	mov	r1, r3
 8001008:	2001      	movs	r0, #1
 800100a:	f001 f809 	bl	8002020 <setTimer>
		}

		if (timer_flag[3] == 1)
 800100e:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <fsm_for_input_processing+0xa90>)
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d106      	bne.n	8001024 <fsm_for_input_processing+0xa04>
		{
			prev_state = state;
 8001016:	4b29      	ldr	r3, [pc, #164]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a29      	ldr	r2, [pc, #164]	; (80010c0 <fsm_for_input_processing+0xaa0>)
 800101c:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 800101e:	4b27      	ldr	r3, [pc, #156]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8001020:	2215      	movs	r2, #21
 8001022:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8001024:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d034      	beq.n	8001096 <fsm_for_input_processing+0xa76>
 800102c:	2b02      	cmp	r3, #2
 800102e:	dc57      	bgt.n	80010e0 <fsm_for_input_processing+0xac0>
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <fsm_for_input_processing+0xa1a>
 8001034:	2b01      	cmp	r3, #1
 8001036:	d01a      	beq.n	800106e <fsm_for_input_processing+0xa4e>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8001038:	e052      	b.n	80010e0 <fsm_for_input_processing+0xac0>
			if (is_button_pressed(0))
 800103a:	2000      	movs	r0, #0
 800103c:	f000 fad2 	bl	80015e4 <is_button_pressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d04e      	beq.n	80010e4 <fsm_for_input_processing+0xac4>
				prev_state  = state;
 8001046:	4b1d      	ldr	r3, [pc, #116]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a1d      	ldr	r2, [pc, #116]	; (80010c0 <fsm_for_input_processing+0xaa0>)
 800104c:	6013      	str	r3, [r2, #0]
				state = MODE1;
 800104e:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <fsm_for_input_processing+0xa9c>)
 8001050:	220a      	movs	r2, #10
 8001052:	601a      	str	r2, [r3, #0]
				mode = 1;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <fsm_for_input_processing+0xaa8>)
 8001056:	2201      	movs	r2, #1
 8001058:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 800105a:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <fsm_for_input_processing+0xaac>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4619      	mov	r1, r3
 8001060:	2003      	movs	r0, #3
 8001062:	f000 ffdd 	bl	8002020 <setTimer>
				button1State = BUTTON_PRESSED;
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
			break;
 800106c:	e03a      	b.n	80010e4 <fsm_for_input_processing+0xac4>
			if (!is_button_pressed(0))
 800106e:	2000      	movs	r0, #0
 8001070:	f000 fab8 	bl	80015e4 <is_button_pressed>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <fsm_for_input_processing+0xa62>
				button1State = BUTTON_RELEASED;
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]
			break;
 8001080:	e032      	b.n	80010e8 <fsm_for_input_processing+0xac8>
				if (is_button_pressed_1s(0))
 8001082:	2000      	movs	r0, #0
 8001084:	f000 fac8 	bl	8001618 <is_button_pressed_1s>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d02c      	beq.n	80010e8 <fsm_for_input_processing+0xac8>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800108e:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 8001090:	2202      	movs	r2, #2
 8001092:	701a      	strb	r2, [r3, #0]
			break;
 8001094:	e028      	b.n	80010e8 <fsm_for_input_processing+0xac8>
			if (!is_button_pressed(0))
 8001096:	2000      	movs	r0, #0
 8001098:	f000 faa4 	bl	80015e4 <is_button_pressed>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d124      	bne.n	80010ec <fsm_for_input_processing+0xacc>
				button1State = BUTTON_RELEASED;
 80010a2:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <fsm_for_input_processing+0xaa4>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
			break;
 80010a8:	e020      	b.n	80010ec <fsm_for_input_processing+0xacc>
 80010aa:	bf00      	nop
 80010ac:	200000d0 	.word	0x200000d0
 80010b0:	20000098 	.word	0x20000098
 80010b4:	200000c0 	.word	0x200000c0
 80010b8:	20000008 	.word	0x20000008
 80010bc:	200000c8 	.word	0x200000c8
 80010c0:	200000cc 	.word	0x200000cc
 80010c4:	200000e4 	.word	0x200000e4
 80010c8:	200000c4 	.word	0x200000c4
 80010cc:	20000010 	.word	0x20000010
 80010d0:	200000e5 	.word	0x200000e5
 80010d4:	200000d4 	.word	0x200000d4
 80010d8:	200000d8 	.word	0x200000d8
 80010dc:	20000004 	.word	0x20000004
			break;
 80010e0:	bf00      	nop
 80010e2:	e004      	b.n	80010ee <fsm_for_input_processing+0xace>
			break;
 80010e4:	bf00      	nop
 80010e6:	e002      	b.n	80010ee <fsm_for_input_processing+0xace>
			break;
 80010e8:	bf00      	nop
 80010ea:	e000      	b.n	80010ee <fsm_for_input_processing+0xace>
			break;
 80010ec:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 80010ee:	4ba4      	ldr	r3, [pc, #656]	; (8001380 <fsm_for_input_processing+0xd60>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d04f      	beq.n	8001196 <fsm_for_input_processing+0xb76>
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	dc57      	bgt.n	80011aa <fsm_for_input_processing+0xb8a>
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d002      	beq.n	8001104 <fsm_for_input_processing+0xae4>
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d035      	beq.n	800116e <fsm_for_input_processing+0xb4e>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8001102:	e052      	b.n	80011aa <fsm_for_input_processing+0xb8a>
			if (is_button_pressed(1))
 8001104:	2001      	movs	r0, #1
 8001106:	f000 fa6d 	bl	80015e4 <is_button_pressed>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d04e      	beq.n	80011ae <fsm_for_input_processing+0xb8e>
				if (prev_status == NS_GRE_EW_RED)
 8001110:	4b9c      	ldr	r3, [pc, #624]	; (8001384 <fsm_for_input_processing+0xd64>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10a      	bne.n	800112e <fsm_for_input_processing+0xb0e>
					TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 8001118:	4b9b      	ldr	r3, [pc, #620]	; (8001388 <fsm_for_input_processing+0xd68>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b62      	cmp	r3, #98	; 0x62
 800111e:	dc03      	bgt.n	8001128 <fsm_for_input_processing+0xb08>
 8001120:	4b99      	ldr	r3, [pc, #612]	; (8001388 <fsm_for_input_processing+0xd68>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	e000      	b.n	800112a <fsm_for_input_processing+0xb0a>
 8001128:	2301      	movs	r3, #1
 800112a:	4a97      	ldr	r2, [pc, #604]	; (8001388 <fsm_for_input_processing+0xd68>)
 800112c:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_RED_EW_GRE)
 800112e:	4b95      	ldr	r3, [pc, #596]	; (8001384 <fsm_for_input_processing+0xd64>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b03      	cmp	r3, #3
 8001134:	d10a      	bne.n	800114c <fsm_for_input_processing+0xb2c>
					TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 8001136:	4b95      	ldr	r3, [pc, #596]	; (800138c <fsm_for_input_processing+0xd6c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b62      	cmp	r3, #98	; 0x62
 800113c:	dc03      	bgt.n	8001146 <fsm_for_input_processing+0xb26>
 800113e:	4b93      	ldr	r3, [pc, #588]	; (800138c <fsm_for_input_processing+0xd6c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	3301      	adds	r3, #1
 8001144:	e000      	b.n	8001148 <fsm_for_input_processing+0xb28>
 8001146:	2301      	movs	r3, #1
 8001148:	4a90      	ldr	r2, [pc, #576]	; (800138c <fsm_for_input_processing+0xd6c>)
 800114a:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 800114c:	4b90      	ldr	r3, [pc, #576]	; (8001390 <fsm_for_input_processing+0xd70>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a90      	ldr	r2, [pc, #576]	; (8001394 <fsm_for_input_processing+0xd74>)
 8001152:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 8001154:	4b8e      	ldr	r3, [pc, #568]	; (8001390 <fsm_for_input_processing+0xd70>)
 8001156:	2214      	movs	r2, #20
 8001158:	601a      	str	r2, [r3, #0]
				setTimer(4, timerFlash);
 800115a:	4b8f      	ldr	r3, [pc, #572]	; (8001398 <fsm_for_input_processing+0xd78>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4619      	mov	r1, r3
 8001160:	2004      	movs	r0, #4
 8001162:	f000 ff5d 	bl	8002020 <setTimer>
				button2State = BUTTON_PRESSED;
 8001166:	4b86      	ldr	r3, [pc, #536]	; (8001380 <fsm_for_input_processing+0xd60>)
 8001168:	2201      	movs	r2, #1
 800116a:	701a      	strb	r2, [r3, #0]
			break;
 800116c:	e01f      	b.n	80011ae <fsm_for_input_processing+0xb8e>
			if (!is_button_pressed(1))
 800116e:	2001      	movs	r0, #1
 8001170:	f000 fa38 	bl	80015e4 <is_button_pressed>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d103      	bne.n	8001182 <fsm_for_input_processing+0xb62>
				button2State = BUTTON_RELEASED;
 800117a:	4b81      	ldr	r3, [pc, #516]	; (8001380 <fsm_for_input_processing+0xd60>)
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
			break;
 8001180:	e017      	b.n	80011b2 <fsm_for_input_processing+0xb92>
				if (is_button_pressed_1s(1))
 8001182:	2001      	movs	r0, #1
 8001184:	f000 fa48 	bl	8001618 <is_button_pressed_1s>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d011      	beq.n	80011b2 <fsm_for_input_processing+0xb92>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800118e:	4b7c      	ldr	r3, [pc, #496]	; (8001380 <fsm_for_input_processing+0xd60>)
 8001190:	2202      	movs	r2, #2
 8001192:	701a      	strb	r2, [r3, #0]
			break;
 8001194:	e00d      	b.n	80011b2 <fsm_for_input_processing+0xb92>
			if (!is_button_pressed(1))
 8001196:	2001      	movs	r0, #1
 8001198:	f000 fa24 	bl	80015e4 <is_button_pressed>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d109      	bne.n	80011b6 <fsm_for_input_processing+0xb96>
				button2State = BUTTON_RELEASED;
 80011a2:	4b77      	ldr	r3, [pc, #476]	; (8001380 <fsm_for_input_processing+0xd60>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
			break;
 80011a8:	e005      	b.n	80011b6 <fsm_for_input_processing+0xb96>
			break;
 80011aa:	bf00      	nop
 80011ac:	e176      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 80011ae:	bf00      	nop
 80011b0:	e174      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 80011b2:	bf00      	nop
 80011b4:	e172      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 80011b6:	bf00      	nop
		}

		break;
 80011b8:	e170      	b.n	800149c <fsm_for_input_processing+0xe7c>
	case CONFIG:
		displayTrafficLight(prev_status);
 80011ba:	4b72      	ldr	r3, [pc, #456]	; (8001384 <fsm_for_input_processing+0xd64>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fa44 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 80011c4:	4b75      	ldr	r3, [pc, #468]	; (800139c <fsm_for_input_processing+0xd7c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d101      	bne.n	80011d0 <fsm_for_input_processing+0xbb0>
		{
			toggle_previous_status();
 80011cc:	f7ff f81c 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 80011d0:	4b72      	ldr	r3, [pc, #456]	; (800139c <fsm_for_input_processing+0xd7c>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d114      	bne.n	8001202 <fsm_for_input_processing+0xbe2>
		{
			update7SEG(index_led++);
 80011d8:	4b71      	ldr	r3, [pc, #452]	; (80013a0 <fsm_for_input_processing+0xd80>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	4970      	ldr	r1, [pc, #448]	; (80013a0 <fsm_for_input_processing+0xd80>)
 80011e0:	600a      	str	r2, [r1, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fc98 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 80011e8:	4b6d      	ldr	r3, [pc, #436]	; (80013a0 <fsm_for_input_processing+0xd80>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	dd02      	ble.n	80011f6 <fsm_for_input_processing+0xbd6>
 80011f0:	4b6b      	ldr	r3, [pc, #428]	; (80013a0 <fsm_for_input_processing+0xd80>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 80011f6:	4b6b      	ldr	r3, [pc, #428]	; (80013a4 <fsm_for_input_processing+0xd84>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	2001      	movs	r0, #1
 80011fe:	f000 ff0f 	bl	8002020 <setTimer>
		}

		if (timer_flag[3] == 1)
 8001202:	4b66      	ldr	r3, [pc, #408]	; (800139c <fsm_for_input_processing+0xd7c>)
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d106      	bne.n	8001218 <fsm_for_input_processing+0xbf8>
		{
			prev_state = state;
 800120a:	4b61      	ldr	r3, [pc, #388]	; (8001390 <fsm_for_input_processing+0xd70>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a61      	ldr	r2, [pc, #388]	; (8001394 <fsm_for_input_processing+0xd74>)
 8001210:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8001212:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <fsm_for_input_processing+0xd70>)
 8001214:	2215      	movs	r2, #21
 8001216:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1 (disable)

		// Processing button 2
		switch (button2State) {
 8001218:	4b59      	ldr	r3, [pc, #356]	; (8001380 <fsm_for_input_processing+0xd60>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b02      	cmp	r3, #2
 800121e:	d048      	beq.n	80012b2 <fsm_for_input_processing+0xc92>
 8001220:	2b02      	cmp	r3, #2
 8001222:	dc63      	bgt.n	80012ec <fsm_for_input_processing+0xccc>
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <fsm_for_input_processing+0xc0e>
 8001228:	2b01      	cmp	r3, #1
 800122a:	d01c      	beq.n	8001266 <fsm_for_input_processing+0xc46>
					setTimer(4, timerFlash);
				}
			}
			break;
		default:
			break;
 800122c:	e05e      	b.n	80012ec <fsm_for_input_processing+0xccc>
			if (is_button_pressed(1))
 800122e:	2001      	movs	r0, #1
 8001230:	f000 f9d8 	bl	80015e4 <is_button_pressed>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d05a      	beq.n	80012f0 <fsm_for_input_processing+0xcd0>
				increase_tr_with_mode();
 800123a:	f7ff f845 	bl	80002c8 <increase_tr_with_mode>
				if (timer_flag[4] == 1)
 800123e:	4b57      	ldr	r3, [pc, #348]	; (800139c <fsm_for_input_processing+0xd7c>)
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d10b      	bne.n	800125e <fsm_for_input_processing+0xc3e>
					setTimer(3, timeOut);
 8001246:	4b58      	ldr	r3, [pc, #352]	; (80013a8 <fsm_for_input_processing+0xd88>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	2003      	movs	r0, #3
 800124e:	f000 fee7 	bl	8002020 <setTimer>
					setTimer(4, timerFlash);
 8001252:	4b51      	ldr	r3, [pc, #324]	; (8001398 <fsm_for_input_processing+0xd78>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	2004      	movs	r0, #4
 800125a:	f000 fee1 	bl	8002020 <setTimer>
				button2State = BUTTON_PRESSED;
 800125e:	4b48      	ldr	r3, [pc, #288]	; (8001380 <fsm_for_input_processing+0xd60>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
			break;
 8001264:	e044      	b.n	80012f0 <fsm_for_input_processing+0xcd0>
			if (!is_button_pressed(1))
 8001266:	2001      	movs	r0, #1
 8001268:	f000 f9bc 	bl	80015e4 <is_button_pressed>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d103      	bne.n	800127a <fsm_for_input_processing+0xc5a>
				button2State = BUTTON_RELEASED;
 8001272:	4b43      	ldr	r3, [pc, #268]	; (8001380 <fsm_for_input_processing+0xd60>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
			break;
 8001278:	e03c      	b.n	80012f4 <fsm_for_input_processing+0xcd4>
				if (timer_flag[4] == 1)
 800127a:	4b48      	ldr	r3, [pc, #288]	; (800139c <fsm_for_input_processing+0xd7c>)
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d10d      	bne.n	800129e <fsm_for_input_processing+0xc7e>
					increase_tr_with_mode();
 8001282:	f7ff f821 	bl	80002c8 <increase_tr_with_mode>
					setTimer(3, timeOut);
 8001286:	4b48      	ldr	r3, [pc, #288]	; (80013a8 <fsm_for_input_processing+0xd88>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4619      	mov	r1, r3
 800128c:	2003      	movs	r0, #3
 800128e:	f000 fec7 	bl	8002020 <setTimer>
					setTimer(4, timerFlash);
 8001292:	4b41      	ldr	r3, [pc, #260]	; (8001398 <fsm_for_input_processing+0xd78>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4619      	mov	r1, r3
 8001298:	2004      	movs	r0, #4
 800129a:	f000 fec1 	bl	8002020 <setTimer>
				if (is_button_pressed_1s(1))
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 f9ba 	bl	8001618 <is_button_pressed_1s>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d024      	beq.n	80012f4 <fsm_for_input_processing+0xcd4>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80012aa:	4b35      	ldr	r3, [pc, #212]	; (8001380 <fsm_for_input_processing+0xd60>)
 80012ac:	2202      	movs	r2, #2
 80012ae:	701a      	strb	r2, [r3, #0]
			break;
 80012b0:	e020      	b.n	80012f4 <fsm_for_input_processing+0xcd4>
			if (!is_button_pressed(1))
 80012b2:	2001      	movs	r0, #1
 80012b4:	f000 f996 	bl	80015e4 <is_button_pressed>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d103      	bne.n	80012c6 <fsm_for_input_processing+0xca6>
				button2State = BUTTON_RELEASED;
 80012be:	4b30      	ldr	r3, [pc, #192]	; (8001380 <fsm_for_input_processing+0xd60>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	701a      	strb	r2, [r3, #0]
			break;
 80012c4:	e018      	b.n	80012f8 <fsm_for_input_processing+0xcd8>
				if (timer_flag[4] == 1)
 80012c6:	4b35      	ldr	r3, [pc, #212]	; (800139c <fsm_for_input_processing+0xd7c>)
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d114      	bne.n	80012f8 <fsm_for_input_processing+0xcd8>
					increase_tr_with_mode();
 80012ce:	f7fe fffb 	bl	80002c8 <increase_tr_with_mode>
					setTimer(3, timeOut);
 80012d2:	4b35      	ldr	r3, [pc, #212]	; (80013a8 <fsm_for_input_processing+0xd88>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	2003      	movs	r0, #3
 80012da:	f000 fea1 	bl	8002020 <setTimer>
					setTimer(4, timerFlash);
 80012de:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <fsm_for_input_processing+0xd78>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	2004      	movs	r0, #4
 80012e6:	f000 fe9b 	bl	8002020 <setTimer>
			break;
 80012ea:	e005      	b.n	80012f8 <fsm_for_input_processing+0xcd8>
			break;
 80012ec:	bf00      	nop
 80012ee:	e004      	b.n	80012fa <fsm_for_input_processing+0xcda>
			break;
 80012f0:	bf00      	nop
 80012f2:	e002      	b.n	80012fa <fsm_for_input_processing+0xcda>
			break;
 80012f4:	bf00      	nop
 80012f6:	e000      	b.n	80012fa <fsm_for_input_processing+0xcda>
			break;
 80012f8:	bf00      	nop
		}

		// Processing button 3
		switch (button3State) {
 80012fa:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <fsm_for_input_processing+0xd8c>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d02b      	beq.n	800135a <fsm_for_input_processing+0xd3a>
 8001302:	2b02      	cmp	r3, #2
 8001304:	dc33      	bgt.n	800136e <fsm_for_input_processing+0xd4e>
 8001306:	2b00      	cmp	r3, #0
 8001308:	d002      	beq.n	8001310 <fsm_for_input_processing+0xcf0>
 800130a:	2b01      	cmp	r3, #1
 800130c:	d011      	beq.n	8001332 <fsm_for_input_processing+0xd12>
				button3State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 800130e:	e02e      	b.n	800136e <fsm_for_input_processing+0xd4e>
			if (is_button_pressed(2))
 8001310:	2002      	movs	r0, #2
 8001312:	f000 f967 	bl	80015e4 <is_button_pressed>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d02a      	beq.n	8001372 <fsm_for_input_processing+0xd52>
				prev_state  = state;
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <fsm_for_input_processing+0xd70>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a1c      	ldr	r2, [pc, #112]	; (8001394 <fsm_for_input_processing+0xd74>)
 8001322:	6013      	str	r3, [r2, #0]
				state = UPDATE_CONFIG;
 8001324:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <fsm_for_input_processing+0xd70>)
 8001326:	2216      	movs	r2, #22
 8001328:	601a      	str	r2, [r3, #0]
				button3State = BUTTON_PRESSED;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <fsm_for_input_processing+0xd8c>)
 800132c:	2201      	movs	r2, #1
 800132e:	701a      	strb	r2, [r3, #0]
			break;
 8001330:	e01f      	b.n	8001372 <fsm_for_input_processing+0xd52>
			if (!is_button_pressed(2))
 8001332:	2002      	movs	r0, #2
 8001334:	f000 f956 	bl	80015e4 <is_button_pressed>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d103      	bne.n	8001346 <fsm_for_input_processing+0xd26>
				button3State = BUTTON_RELEASED;
 800133e:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <fsm_for_input_processing+0xd8c>)
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
			break;
 8001344:	e017      	b.n	8001376 <fsm_for_input_processing+0xd56>
				if (is_button_pressed_1s(2))
 8001346:	2002      	movs	r0, #2
 8001348:	f000 f966 	bl	8001618 <is_button_pressed_1s>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d011      	beq.n	8001376 <fsm_for_input_processing+0xd56>
					button3State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <fsm_for_input_processing+0xd8c>)
 8001354:	2202      	movs	r2, #2
 8001356:	701a      	strb	r2, [r3, #0]
			break;
 8001358:	e00d      	b.n	8001376 <fsm_for_input_processing+0xd56>
			if (!is_button_pressed(2))
 800135a:	2002      	movs	r0, #2
 800135c:	f000 f942 	bl	80015e4 <is_button_pressed>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d109      	bne.n	800137a <fsm_for_input_processing+0xd5a>
				button3State = BUTTON_RELEASED;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <fsm_for_input_processing+0xd8c>)
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]
			break;
 800136c:	e005      	b.n	800137a <fsm_for_input_processing+0xd5a>
			break;
 800136e:	bf00      	nop
 8001370:	e094      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8001372:	bf00      	nop
 8001374:	e092      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 8001376:	bf00      	nop
 8001378:	e090      	b.n	800149c <fsm_for_input_processing+0xe7c>
			break;
 800137a:	bf00      	nop
		}

		break;
 800137c:	e08e      	b.n	800149c <fsm_for_input_processing+0xe7c>
 800137e:	bf00      	nop
 8001380:	200000e5 	.word	0x200000e5
 8001384:	200000d0 	.word	0x200000d0
 8001388:	200000d4 	.word	0x200000d4
 800138c:	200000d8 	.word	0x200000d8
 8001390:	200000c8 	.word	0x200000c8
 8001394:	200000cc 	.word	0x200000cc
 8001398:	20000004 	.word	0x20000004
 800139c:	20000098 	.word	0x20000098
 80013a0:	200000c0 	.word	0x200000c0
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000010 	.word	0x20000010
 80013ac:	200000e6 	.word	0x200000e6
	case TIMEOUT:
		displayTrafficLight(prev_status);
 80013b0:	4b3b      	ldr	r3, [pc, #236]	; (80014a0 <fsm_for_input_processing+0xe80>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 f949 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 80013ba:	4b3a      	ldr	r3, [pc, #232]	; (80014a4 <fsm_for_input_processing+0xe84>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d101      	bne.n	80013c6 <fsm_for_input_processing+0xda6>
		{
			toggle_previous_status();
 80013c2:	f7fe ff21 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 80013c6:	4b37      	ldr	r3, [pc, #220]	; (80014a4 <fsm_for_input_processing+0xe84>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d114      	bne.n	80013f8 <fsm_for_input_processing+0xdd8>
		{
			update7SEG(index_led++);
 80013ce:	4b36      	ldr	r3, [pc, #216]	; (80014a8 <fsm_for_input_processing+0xe88>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	4934      	ldr	r1, [pc, #208]	; (80014a8 <fsm_for_input_processing+0xe88>)
 80013d6:	600a      	str	r2, [r1, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fb9d 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 80013de:	4b32      	ldr	r3, [pc, #200]	; (80014a8 <fsm_for_input_processing+0xe88>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b05      	cmp	r3, #5
 80013e4:	dd02      	ble.n	80013ec <fsm_for_input_processing+0xdcc>
 80013e6:	4b30      	ldr	r3, [pc, #192]	; (80014a8 <fsm_for_input_processing+0xe88>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <fsm_for_input_processing+0xe8c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	2001      	movs	r0, #1
 80013f4:	f000 fe14 	bl	8002020 <setTimer>
		}

		prev_state = state;
 80013f8:	4b2d      	ldr	r3, [pc, #180]	; (80014b0 <fsm_for_input_processing+0xe90>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a2d      	ldr	r2, [pc, #180]	; (80014b4 <fsm_for_input_processing+0xe94>)
 80013fe:	6013      	str	r3, [r2, #0]
		state = UPDATE_CONFIG;
 8001400:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <fsm_for_input_processing+0xe90>)
 8001402:	2216      	movs	r2, #22
 8001404:	601a      	str	r2, [r3, #0]

		break;
 8001406:	e049      	b.n	800149c <fsm_for_input_processing+0xe7c>
	case UPDATE_CONFIG:
		displayTrafficLight(prev_status);
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <fsm_for_input_processing+0xe80>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f000 f91d 	bl	800164c <displayTrafficLight>

		if (timer_flag[0] == 1)
 8001412:	4b24      	ldr	r3, [pc, #144]	; (80014a4 <fsm_for_input_processing+0xe84>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d101      	bne.n	800141e <fsm_for_input_processing+0xdfe>
		{
			toggle_previous_status();
 800141a:	f7fe fef5 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 800141e:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <fsm_for_input_processing+0xe84>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d114      	bne.n	8001450 <fsm_for_input_processing+0xe30>
		{
			update7SEG(index_led++);
 8001426:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <fsm_for_input_processing+0xe88>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	1c5a      	adds	r2, r3, #1
 800142c:	491e      	ldr	r1, [pc, #120]	; (80014a8 <fsm_for_input_processing+0xe88>)
 800142e:	600a      	str	r2, [r1, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f000 fb71 	bl	8001b18 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8001436:	4b1c      	ldr	r3, [pc, #112]	; (80014a8 <fsm_for_input_processing+0xe88>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b05      	cmp	r3, #5
 800143c:	dd02      	ble.n	8001444 <fsm_for_input_processing+0xe24>
 800143e:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <fsm_for_input_processing+0xe88>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <fsm_for_input_processing+0xe8c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4619      	mov	r1, r3
 800144a:	2001      	movs	r0, #1
 800144c:	f000 fde8 	bl	8002020 <setTimer>
		}

		if (timer_flag[2] == 1)
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <fsm_for_input_processing+0xe84>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <fsm_for_input_processing+0xe44>
		{
			setTimer(2, timer1sec);
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <fsm_for_input_processing+0xe98>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4619      	mov	r1, r3
 800145e:	2002      	movs	r0, #2
 8001460:	f000 fdde 	bl	8002020 <setTimer>
		}

		if (prev_state == TIMEOUT)
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <fsm_for_input_processing+0xe94>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b15      	cmp	r3, #21
 800146a:	d108      	bne.n	800147e <fsm_for_input_processing+0xe5e>
		{
			TR_NS = TR_NS_PREV;
 800146c:	4b13      	ldr	r3, [pc, #76]	; (80014bc <fsm_for_input_processing+0xe9c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a13      	ldr	r2, [pc, #76]	; (80014c0 <fsm_for_input_processing+0xea0>)
 8001472:	6013      	str	r3, [r2, #0]
			TR_EW = TR_EW_PREV;
 8001474:	4b13      	ldr	r3, [pc, #76]	; (80014c4 <fsm_for_input_processing+0xea4>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a13      	ldr	r2, [pc, #76]	; (80014c8 <fsm_for_input_processing+0xea8>)
 800147a:	6013      	str	r3, [r2, #0]
 800147c:	e007      	b.n	800148e <fsm_for_input_processing+0xe6e>
		} else {
			if (prev_state == CONFIG)
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <fsm_for_input_processing+0xe94>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b14      	cmp	r3, #20
 8001484:	d103      	bne.n	800148e <fsm_for_input_processing+0xe6e>
			{
				update_tr_config();
 8001486:	f7fe ffa5 	bl	80003d4 <update_tr_config>
				processing_time_remaining();
 800148a:	f7ff f861 	bl	8000550 <processing_time_remaining>
			}
		}

		continue_previous_status();
 800148e:	f7ff f821 	bl	80004d4 <continue_previous_status>
		mode = 0;
 8001492:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <fsm_for_input_processing+0xeac>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

		break;
 8001498:	e000      	b.n	800149c <fsm_for_input_processing+0xe7c>
	default:
		break;
 800149a:	bf00      	nop
	}
}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200000d0 	.word	0x200000d0
 80014a4:	20000098 	.word	0x20000098
 80014a8:	200000c0 	.word	0x200000c0
 80014ac:	20000008 	.word	0x20000008
 80014b0:	200000c8 	.word	0x200000c8
 80014b4:	200000cc 	.word	0x200000cc
 80014b8:	2000000c 	.word	0x2000000c
 80014bc:	200000dc 	.word	0x200000dc
 80014c0:	200000d4 	.word	0x200000d4
 80014c4:	200000e0 	.word	0x200000e0
 80014c8:	200000d8 	.word	0x200000d8
 80014cc:	200000c4 	.word	0x200000c4

080014d0 <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
    switch (index)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d017      	beq.n	800150e <read_button+0x3e>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	dc1b      	bgt.n	800151c <read_button+0x4c>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <read_button+0x22>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d007      	beq.n	8001500 <read_button+0x30>
 80014f0:	e014      	b.n	800151c <read_button+0x4c>
    {
        case 0:
        	return HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80014f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f6:	480c      	ldr	r0, [pc, #48]	; (8001528 <read_button+0x58>)
 80014f8:	f001 f8f6 	bl	80026e8 <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	e00e      	b.n	800151e <read_button+0x4e>
        case 1:
        	return HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 8001500:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001504:	4808      	ldr	r0, [pc, #32]	; (8001528 <read_button+0x58>)
 8001506:	f001 f8ef 	bl	80026e8 <HAL_GPIO_ReadPin>
 800150a:	4603      	mov	r3, r0
 800150c:	e007      	b.n	800151e <read_button+0x4e>
        case 2:
        	return HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 800150e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <read_button+0x58>)
 8001514:	f001 f8e8 	bl	80026e8 <HAL_GPIO_ReadPin>
 8001518:	4603      	mov	r3, r0
 800151a:	e000      	b.n	800151e <read_button+0x4e>
        default:
        	return GPIO_PIN_SET;
 800151c:	2301      	movs	r3, #1
    }
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40011000 	.word	0x40011000

0800152c <button_reading>:


void button_reading(void) {
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 8001532:	2300      	movs	r3, #0
 8001534:	71fb      	strb	r3, [r7, #7]
 8001536:	e042      	b.n	80015be <button_reading+0x92>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8001538:	79fa      	ldrb	r2, [r7, #7]
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	4924      	ldr	r1, [pc, #144]	; (80015d0 <button_reading+0xa4>)
 800153e:	5c89      	ldrb	r1, [r1, r2]
 8001540:	4a24      	ldr	r2, [pc, #144]	; (80015d4 <button_reading+0xa8>)
 8001542:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	79fc      	ldrb	r4, [r7, #7]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ffc1 	bl	80014d0 <read_button>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <button_reading+0xa4>)
 8001554:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	4a1d      	ldr	r2, [pc, #116]	; (80015d0 <button_reading+0xa4>)
 800155a:	5cd2      	ldrb	r2, [r2, r3]
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	491d      	ldr	r1, [pc, #116]	; (80015d4 <button_reading+0xa8>)
 8001560:	5ccb      	ldrb	r3, [r1, r3]
 8001562:	429a      	cmp	r2, r3
 8001564:	d128      	bne.n	80015b8 <button_reading+0x8c>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8001566:	79fa      	ldrb	r2, [r7, #7]
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	4919      	ldr	r1, [pc, #100]	; (80015d0 <button_reading+0xa4>)
 800156c:	5c89      	ldrb	r1, [r1, r2]
 800156e:	4a1a      	ldr	r2, [pc, #104]	; (80015d8 <button_reading+0xac>)
 8001570:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4a18      	ldr	r2, [pc, #96]	; (80015d8 <button_reading+0xac>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d114      	bne.n	80015a6 <button_reading+0x7a>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <button_reading+0xb0>)
 8001580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001584:	2b63      	cmp	r3, #99	; 0x63
 8001586:	d809      	bhi.n	800159c <button_reading+0x70>
					 counterForButtonPress1s[i]++;
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	4a14      	ldr	r2, [pc, #80]	; (80015dc <button_reading+0xb0>)
 800158c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001590:	3201      	adds	r2, #1
 8001592:	b291      	uxth	r1, r2
 8001594:	4a11      	ldr	r2, [pc, #68]	; (80015dc <button_reading+0xb0>)
 8001596:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800159a:	e00d      	b.n	80015b8 <button_reading+0x8c>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4a10      	ldr	r2, [pc, #64]	; (80015e0 <button_reading+0xb4>)
 80015a0:	2101      	movs	r1, #1
 80015a2:	54d1      	strb	r1, [r2, r3]
 80015a4:	e008      	b.n	80015b8 <button_reading+0x8c>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4a0c      	ldr	r2, [pc, #48]	; (80015dc <button_reading+0xb0>)
 80015aa:	2100      	movs	r1, #0
 80015ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <button_reading+0xb4>)
 80015b4:	2100      	movs	r1, #0
 80015b6:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	3301      	adds	r3, #1
 80015bc:	71fb      	strb	r3, [r7, #7]
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d9b9      	bls.n	8001538 <button_reading+0xc>
			}
		}
	}
}
 80015c4:	bf00      	nop
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd90      	pop	{r4, r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200000ec 	.word	0x200000ec
 80015d4:	200000f0 	.word	0x200000f0
 80015d8:	200000e8 	.word	0x200000e8
 80015dc:	200000f8 	.word	0x200000f8
 80015e0:	200000f4 	.word	0x200000f4

080015e4 <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <is_button_pressed+0x12>
 80015f2:	2300      	movs	r3, #0
 80015f4:	e008      	b.n	8001608 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80015f6:	4a07      	ldr	r2, [pc, #28]	; (8001614 <is_button_pressed+0x30>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4413      	add	r3, r2
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	bf0c      	ite	eq
 8001602:	2301      	moveq	r3, #1
 8001604:	2300      	movne	r3, #0
 8001606:	b2db      	uxtb	r3, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	200000e8 	.word	0x200000e8

08001618 <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <is_button_pressed_1s+0x12>
 8001626:	2300      	movs	r3, #0
 8001628:	e008      	b.n	800163c <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800162a:	4a07      	ldr	r2, [pc, #28]	; (8001648 <is_button_pressed_1s+0x30>)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b01      	cmp	r3, #1
 8001634:	bf0c      	ite	eq
 8001636:	2301      	moveq	r3, #1
 8001638:	2300      	movne	r3, #0
 800163a:	b2db      	uxtb	r3, r3
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	200000f4 	.word	0x200000f4

0800164c <displayTrafficLight>:
#include "main.h"
#include "led_display.h"

// direction = state {0,1,2,3,4}
void displayTrafficLight(int direction)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b04      	cmp	r3, #4
 8001658:	f200 80c7 	bhi.w	80017ea <displayTrafficLight+0x19e>
 800165c:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <displayTrafficLight+0x18>)
 800165e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001662:	bf00      	nop
 8001664:	08001679 	.word	0x08001679
 8001668:	080016c3 	.word	0x080016c3
 800166c:	0800170d 	.word	0x0800170d
 8001670:	08001757 	.word	0x08001757
 8001674:	080017a1 	.word	0x080017a1
	switch (direction)
	{
		case 0:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167e:	485d      	ldr	r0, [pc, #372]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001680:	f001 f849 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800168a:	485a      	ldr	r0, [pc, #360]	; (80017f4 <displayTrafficLight+0x1a8>)
 800168c:	f001 f843 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 8001690:	2200      	movs	r2, #0
 8001692:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001696:	4857      	ldr	r0, [pc, #348]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001698:	f001 f83d 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 800169c:	2200      	movs	r2, #0
 800169e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a2:	4854      	ldr	r0, [pc, #336]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016a4:	f001 f837 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80016a8:	2200      	movs	r2, #0
 80016aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ae:	4851      	ldr	r0, [pc, #324]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016b0:	f001 f831 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ba:	484e      	ldr	r0, [pc, #312]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016bc:	f001 f82b 	bl	8002716 <HAL_GPIO_WritePin>
			break;
 80016c0:	e094      	b.n	80017ec <displayTrafficLight+0x1a0>
		case 1:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016c8:	484a      	ldr	r0, [pc, #296]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016ca:	f001 f824 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d4:	4847      	ldr	r0, [pc, #284]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016d6:	f001 f81e 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, SET);
 80016da:	2201      	movs	r2, #1
 80016dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e0:	4844      	ldr	r0, [pc, #272]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016e2:	f001 f818 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 80016e6:	2201      	movs	r2, #1
 80016e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ec:	4841      	ldr	r0, [pc, #260]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016ee:	f001 f812 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016f8:	483e      	ldr	r0, [pc, #248]	; (80017f4 <displayTrafficLight+0x1a8>)
 80016fa:	f001 f80c 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001704:	483b      	ldr	r0, [pc, #236]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001706:	f001 f806 	bl	8002716 <HAL_GPIO_WritePin>
			break;
 800170a:	e06f      	b.n	80017ec <displayTrafficLight+0x1a0>
		case 2:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 800170c:	2200      	movs	r2, #0
 800170e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001712:	4838      	ldr	r0, [pc, #224]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001714:	f000 ffff 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, SET);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800171e:	4835      	ldr	r0, [pc, #212]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001720:	f000 fff9 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800172a:	4832      	ldr	r0, [pc, #200]	; (80017f4 <displayTrafficLight+0x1a8>)
 800172c:	f000 fff3 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 8001730:	2201      	movs	r2, #1
 8001732:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001736:	482f      	ldr	r0, [pc, #188]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001738:	f000 ffed 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 800173c:	2200      	movs	r2, #0
 800173e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001742:	482c      	ldr	r0, [pc, #176]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001744:	f000 ffe7 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800174e:	4829      	ldr	r0, [pc, #164]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001750:	f000 ffe1 	bl	8002716 <HAL_GPIO_WritePin>
			break;
 8001754:	e04a      	b.n	80017ec <displayTrafficLight+0x1a0>
		case 3:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 8001756:	2201      	movs	r2, #1
 8001758:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800175c:	4825      	ldr	r0, [pc, #148]	; (80017f4 <displayTrafficLight+0x1a8>)
 800175e:	f000 ffda 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001768:	4822      	ldr	r0, [pc, #136]	; (80017f4 <displayTrafficLight+0x1a8>)
 800176a:	f000 ffd4 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001774:	481f      	ldr	r0, [pc, #124]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001776:	f000 ffce 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001780:	481c      	ldr	r0, [pc, #112]	; (80017f4 <displayTrafficLight+0x1a8>)
 8001782:	f000 ffc8 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800178c:	4819      	ldr	r0, [pc, #100]	; (80017f4 <displayTrafficLight+0x1a8>)
 800178e:	f000 ffc2 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, SET);
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001798:	4816      	ldr	r0, [pc, #88]	; (80017f4 <displayTrafficLight+0x1a8>)
 800179a:	f000 ffbc 	bl	8002716 <HAL_GPIO_WritePin>
			break;
 800179e:	e025      	b.n	80017ec <displayTrafficLight+0x1a0>
		case 4:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 80017a0:	2201      	movs	r2, #1
 80017a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017a6:	4813      	ldr	r0, [pc, #76]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017a8:	f000 ffb5 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b2:	4810      	ldr	r0, [pc, #64]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017b4:	f000 ffaf 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017be:	480d      	ldr	r0, [pc, #52]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017c0:	f000 ffa9 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ca:	480a      	ldr	r0, [pc, #40]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017cc:	f000 ffa3 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, SET);
 80017d0:	2201      	movs	r2, #1
 80017d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d6:	4807      	ldr	r0, [pc, #28]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017d8:	f000 ff9d 	bl	8002716 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e2:	4804      	ldr	r0, [pc, #16]	; (80017f4 <displayTrafficLight+0x1a8>)
 80017e4:	f000 ff97 	bl	8002716 <HAL_GPIO_WritePin>
			break;
 80017e8:	e000      	b.n	80017ec <displayTrafficLight+0x1a0>
		default:
			break;
 80017ea:	bf00      	nop
	}
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40010c00 	.word	0x40010c00

080017f8 <display7SEG>:

void display7SEG(int num)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b09      	cmp	r3, #9
 8001804:	f200 8180 	bhi.w	8001b08 <display7SEG+0x310>
 8001808:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <display7SEG+0x18>)
 800180a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180e:	bf00      	nop
 8001810:	08001839 	.word	0x08001839
 8001814:	08001881 	.word	0x08001881
 8001818:	080018c9 	.word	0x080018c9
 800181c:	08001911 	.word	0x08001911
 8001820:	08001959 	.word	0x08001959
 8001824:	080019a1 	.word	0x080019a1
 8001828:	080019e9 	.word	0x080019e9
 800182c:	08001a31 	.word	0x08001a31
 8001830:	08001a79 	.word	0x08001a79
 8001834:	08001ac1 	.word	0x08001ac1
	switch (num)
	{
		case 0:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2101      	movs	r1, #1
 800183c:	48b5      	ldr	r0, [pc, #724]	; (8001b14 <display7SEG+0x31c>)
 800183e:	f000 ff6a 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	2102      	movs	r1, #2
 8001846:	48b3      	ldr	r0, [pc, #716]	; (8001b14 <display7SEG+0x31c>)
 8001848:	f000 ff65 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	2104      	movs	r1, #4
 8001850:	48b0      	ldr	r0, [pc, #704]	; (8001b14 <display7SEG+0x31c>)
 8001852:	f000 ff60 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	2108      	movs	r1, #8
 800185a:	48ae      	ldr	r0, [pc, #696]	; (8001b14 <display7SEG+0x31c>)
 800185c:	f000 ff5b 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	2110      	movs	r1, #16
 8001864:	48ab      	ldr	r0, [pc, #684]	; (8001b14 <display7SEG+0x31c>)
 8001866:	f000 ff56 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2120      	movs	r1, #32
 800186e:	48a9      	ldr	r0, [pc, #676]	; (8001b14 <display7SEG+0x31c>)
 8001870:	f000 ff51 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001874:	2201      	movs	r2, #1
 8001876:	2140      	movs	r1, #64	; 0x40
 8001878:	48a6      	ldr	r0, [pc, #664]	; (8001b14 <display7SEG+0x31c>)
 800187a:	f000 ff4c 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 800187e:	e144      	b.n	8001b0a <display7SEG+0x312>
		case 1:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001880:	2201      	movs	r2, #1
 8001882:	2101      	movs	r1, #1
 8001884:	48a3      	ldr	r0, [pc, #652]	; (8001b14 <display7SEG+0x31c>)
 8001886:	f000 ff46 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2102      	movs	r1, #2
 800188e:	48a1      	ldr	r0, [pc, #644]	; (8001b14 <display7SEG+0x31c>)
 8001890:	f000 ff41 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	2104      	movs	r1, #4
 8001898:	489e      	ldr	r0, [pc, #632]	; (8001b14 <display7SEG+0x31c>)
 800189a:	f000 ff3c 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800189e:	2201      	movs	r2, #1
 80018a0:	2108      	movs	r1, #8
 80018a2:	489c      	ldr	r0, [pc, #624]	; (8001b14 <display7SEG+0x31c>)
 80018a4:	f000 ff37 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80018a8:	2201      	movs	r2, #1
 80018aa:	2110      	movs	r1, #16
 80018ac:	4899      	ldr	r0, [pc, #612]	; (8001b14 <display7SEG+0x31c>)
 80018ae:	f000 ff32 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2120      	movs	r1, #32
 80018b6:	4897      	ldr	r0, [pc, #604]	; (8001b14 <display7SEG+0x31c>)
 80018b8:	f000 ff2d 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	2140      	movs	r1, #64	; 0x40
 80018c0:	4894      	ldr	r0, [pc, #592]	; (8001b14 <display7SEG+0x31c>)
 80018c2:	f000 ff28 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 80018c6:	e120      	b.n	8001b0a <display7SEG+0x312>
		case 2:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2101      	movs	r1, #1
 80018cc:	4891      	ldr	r0, [pc, #580]	; (8001b14 <display7SEG+0x31c>)
 80018ce:	f000 ff22 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2102      	movs	r1, #2
 80018d6:	488f      	ldr	r0, [pc, #572]	; (8001b14 <display7SEG+0x31c>)
 80018d8:	f000 ff1d 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	2104      	movs	r1, #4
 80018e0:	488c      	ldr	r0, [pc, #560]	; (8001b14 <display7SEG+0x31c>)
 80018e2:	f000 ff18 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2108      	movs	r1, #8
 80018ea:	488a      	ldr	r0, [pc, #552]	; (8001b14 <display7SEG+0x31c>)
 80018ec:	f000 ff13 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2110      	movs	r1, #16
 80018f4:	4887      	ldr	r0, [pc, #540]	; (8001b14 <display7SEG+0x31c>)
 80018f6:	f000 ff0e 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80018fa:	2201      	movs	r2, #1
 80018fc:	2120      	movs	r1, #32
 80018fe:	4885      	ldr	r0, [pc, #532]	; (8001b14 <display7SEG+0x31c>)
 8001900:	f000 ff09 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2140      	movs	r1, #64	; 0x40
 8001908:	4882      	ldr	r0, [pc, #520]	; (8001b14 <display7SEG+0x31c>)
 800190a:	f000 ff04 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 800190e:	e0fc      	b.n	8001b0a <display7SEG+0x312>
		case 3:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001910:	2200      	movs	r2, #0
 8001912:	2101      	movs	r1, #1
 8001914:	487f      	ldr	r0, [pc, #508]	; (8001b14 <display7SEG+0x31c>)
 8001916:	f000 fefe 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	2102      	movs	r1, #2
 800191e:	487d      	ldr	r0, [pc, #500]	; (8001b14 <display7SEG+0x31c>)
 8001920:	f000 fef9 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	2104      	movs	r1, #4
 8001928:	487a      	ldr	r0, [pc, #488]	; (8001b14 <display7SEG+0x31c>)
 800192a:	f000 fef4 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	2108      	movs	r1, #8
 8001932:	4878      	ldr	r0, [pc, #480]	; (8001b14 <display7SEG+0x31c>)
 8001934:	f000 feef 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001938:	2201      	movs	r2, #1
 800193a:	2110      	movs	r1, #16
 800193c:	4875      	ldr	r0, [pc, #468]	; (8001b14 <display7SEG+0x31c>)
 800193e:	f000 feea 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001942:	2201      	movs	r2, #1
 8001944:	2120      	movs	r1, #32
 8001946:	4873      	ldr	r0, [pc, #460]	; (8001b14 <display7SEG+0x31c>)
 8001948:	f000 fee5 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	2140      	movs	r1, #64	; 0x40
 8001950:	4870      	ldr	r0, [pc, #448]	; (8001b14 <display7SEG+0x31c>)
 8001952:	f000 fee0 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 8001956:	e0d8      	b.n	8001b0a <display7SEG+0x312>
		case 4:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001958:	2201      	movs	r2, #1
 800195a:	2101      	movs	r1, #1
 800195c:	486d      	ldr	r0, [pc, #436]	; (8001b14 <display7SEG+0x31c>)
 800195e:	f000 feda 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2102      	movs	r1, #2
 8001966:	486b      	ldr	r0, [pc, #428]	; (8001b14 <display7SEG+0x31c>)
 8001968:	f000 fed5 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	2104      	movs	r1, #4
 8001970:	4868      	ldr	r0, [pc, #416]	; (8001b14 <display7SEG+0x31c>)
 8001972:	f000 fed0 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001976:	2201      	movs	r2, #1
 8001978:	2108      	movs	r1, #8
 800197a:	4866      	ldr	r0, [pc, #408]	; (8001b14 <display7SEG+0x31c>)
 800197c:	f000 fecb 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001980:	2201      	movs	r2, #1
 8001982:	2110      	movs	r1, #16
 8001984:	4863      	ldr	r0, [pc, #396]	; (8001b14 <display7SEG+0x31c>)
 8001986:	f000 fec6 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	2120      	movs	r1, #32
 800198e:	4861      	ldr	r0, [pc, #388]	; (8001b14 <display7SEG+0x31c>)
 8001990:	f000 fec1 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	2140      	movs	r1, #64	; 0x40
 8001998:	485e      	ldr	r0, [pc, #376]	; (8001b14 <display7SEG+0x31c>)
 800199a:	f000 febc 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 800199e:	e0b4      	b.n	8001b0a <display7SEG+0x312>
		case 5:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2101      	movs	r1, #1
 80019a4:	485b      	ldr	r0, [pc, #364]	; (8001b14 <display7SEG+0x31c>)
 80019a6:	f000 feb6 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	2102      	movs	r1, #2
 80019ae:	4859      	ldr	r0, [pc, #356]	; (8001b14 <display7SEG+0x31c>)
 80019b0:	f000 feb1 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	2104      	movs	r1, #4
 80019b8:	4856      	ldr	r0, [pc, #344]	; (8001b14 <display7SEG+0x31c>)
 80019ba:	f000 feac 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80019be:	2200      	movs	r2, #0
 80019c0:	2108      	movs	r1, #8
 80019c2:	4854      	ldr	r0, [pc, #336]	; (8001b14 <display7SEG+0x31c>)
 80019c4:	f000 fea7 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80019c8:	2201      	movs	r2, #1
 80019ca:	2110      	movs	r1, #16
 80019cc:	4851      	ldr	r0, [pc, #324]	; (8001b14 <display7SEG+0x31c>)
 80019ce:	f000 fea2 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2120      	movs	r1, #32
 80019d6:	484f      	ldr	r0, [pc, #316]	; (8001b14 <display7SEG+0x31c>)
 80019d8:	f000 fe9d 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	2140      	movs	r1, #64	; 0x40
 80019e0:	484c      	ldr	r0, [pc, #304]	; (8001b14 <display7SEG+0x31c>)
 80019e2:	f000 fe98 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 80019e6:	e090      	b.n	8001b0a <display7SEG+0x312>
		case 6:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2101      	movs	r1, #1
 80019ec:	4849      	ldr	r0, [pc, #292]	; (8001b14 <display7SEG+0x31c>)
 80019ee:	f000 fe92 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80019f2:	2201      	movs	r2, #1
 80019f4:	2102      	movs	r1, #2
 80019f6:	4847      	ldr	r0, [pc, #284]	; (8001b14 <display7SEG+0x31c>)
 80019f8:	f000 fe8d 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2104      	movs	r1, #4
 8001a00:	4844      	ldr	r0, [pc, #272]	; (8001b14 <display7SEG+0x31c>)
 8001a02:	f000 fe88 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2108      	movs	r1, #8
 8001a0a:	4842      	ldr	r0, [pc, #264]	; (8001b14 <display7SEG+0x31c>)
 8001a0c:	f000 fe83 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2110      	movs	r1, #16
 8001a14:	483f      	ldr	r0, [pc, #252]	; (8001b14 <display7SEG+0x31c>)
 8001a16:	f000 fe7e 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2120      	movs	r1, #32
 8001a1e:	483d      	ldr	r0, [pc, #244]	; (8001b14 <display7SEG+0x31c>)
 8001a20:	f000 fe79 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2140      	movs	r1, #64	; 0x40
 8001a28:	483a      	ldr	r0, [pc, #232]	; (8001b14 <display7SEG+0x31c>)
 8001a2a:	f000 fe74 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 8001a2e:	e06c      	b.n	8001b0a <display7SEG+0x312>
		case 7:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	2101      	movs	r1, #1
 8001a34:	4837      	ldr	r0, [pc, #220]	; (8001b14 <display7SEG+0x31c>)
 8001a36:	f000 fe6e 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	4835      	ldr	r0, [pc, #212]	; (8001b14 <display7SEG+0x31c>)
 8001a40:	f000 fe69 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	2104      	movs	r1, #4
 8001a48:	4832      	ldr	r0, [pc, #200]	; (8001b14 <display7SEG+0x31c>)
 8001a4a:	f000 fe64 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2108      	movs	r1, #8
 8001a52:	4830      	ldr	r0, [pc, #192]	; (8001b14 <display7SEG+0x31c>)
 8001a54:	f000 fe5f 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	2110      	movs	r1, #16
 8001a5c:	482d      	ldr	r0, [pc, #180]	; (8001b14 <display7SEG+0x31c>)
 8001a5e:	f000 fe5a 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001a62:	2201      	movs	r2, #1
 8001a64:	2120      	movs	r1, #32
 8001a66:	482b      	ldr	r0, [pc, #172]	; (8001b14 <display7SEG+0x31c>)
 8001a68:	f000 fe55 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2140      	movs	r1, #64	; 0x40
 8001a70:	4828      	ldr	r0, [pc, #160]	; (8001b14 <display7SEG+0x31c>)
 8001a72:	f000 fe50 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 8001a76:	e048      	b.n	8001b0a <display7SEG+0x312>
		case 8:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	4825      	ldr	r0, [pc, #148]	; (8001b14 <display7SEG+0x31c>)
 8001a7e:	f000 fe4a 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2102      	movs	r1, #2
 8001a86:	4823      	ldr	r0, [pc, #140]	; (8001b14 <display7SEG+0x31c>)
 8001a88:	f000 fe45 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2104      	movs	r1, #4
 8001a90:	4820      	ldr	r0, [pc, #128]	; (8001b14 <display7SEG+0x31c>)
 8001a92:	f000 fe40 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2108      	movs	r1, #8
 8001a9a:	481e      	ldr	r0, [pc, #120]	; (8001b14 <display7SEG+0x31c>)
 8001a9c:	f000 fe3b 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2110      	movs	r1, #16
 8001aa4:	481b      	ldr	r0, [pc, #108]	; (8001b14 <display7SEG+0x31c>)
 8001aa6:	f000 fe36 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2120      	movs	r1, #32
 8001aae:	4819      	ldr	r0, [pc, #100]	; (8001b14 <display7SEG+0x31c>)
 8001ab0:	f000 fe31 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2140      	movs	r1, #64	; 0x40
 8001ab8:	4816      	ldr	r0, [pc, #88]	; (8001b14 <display7SEG+0x31c>)
 8001aba:	f000 fe2c 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 8001abe:	e024      	b.n	8001b0a <display7SEG+0x312>
		case 9:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	4813      	ldr	r0, [pc, #76]	; (8001b14 <display7SEG+0x31c>)
 8001ac6:	f000 fe26 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2102      	movs	r1, #2
 8001ace:	4811      	ldr	r0, [pc, #68]	; (8001b14 <display7SEG+0x31c>)
 8001ad0:	f000 fe21 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2104      	movs	r1, #4
 8001ad8:	480e      	ldr	r0, [pc, #56]	; (8001b14 <display7SEG+0x31c>)
 8001ada:	f000 fe1c 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2108      	movs	r1, #8
 8001ae2:	480c      	ldr	r0, [pc, #48]	; (8001b14 <display7SEG+0x31c>)
 8001ae4:	f000 fe17 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2110      	movs	r1, #16
 8001aec:	4809      	ldr	r0, [pc, #36]	; (8001b14 <display7SEG+0x31c>)
 8001aee:	f000 fe12 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2120      	movs	r1, #32
 8001af6:	4807      	ldr	r0, [pc, #28]	; (8001b14 <display7SEG+0x31c>)
 8001af8:	f000 fe0d 	bl	8002716 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2140      	movs	r1, #64	; 0x40
 8001b00:	4804      	ldr	r0, [pc, #16]	; (8001b14 <display7SEG+0x31c>)
 8001b02:	f000 fe08 	bl	8002716 <HAL_GPIO_WritePin>
			  break;
 8001b06:	e000      	b.n	8001b0a <display7SEG+0x312>
		default:
				break;
 8001b08:	bf00      	nop
	}
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40010c00 	.word	0x40010c00

08001b18 <update7SEG>:



void update7SEG(int index)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    // Disable all segment
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001b20:	2201      	movs	r2, #1
 8001b22:	2102      	movs	r1, #2
 8001b24:	482f      	ldr	r0, [pc, #188]	; (8001be4 <update7SEG+0xcc>)
 8001b26:	f000 fdf6 	bl	8002716 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2104      	movs	r1, #4
 8001b2e:	482d      	ldr	r0, [pc, #180]	; (8001be4 <update7SEG+0xcc>)
 8001b30:	f000 fdf1 	bl	8002716 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	2108      	movs	r1, #8
 8001b38:	482a      	ldr	r0, [pc, #168]	; (8001be4 <update7SEG+0xcc>)
 8001b3a:	f000 fdec 	bl	8002716 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	2110      	movs	r1, #16
 8001b42:	4828      	ldr	r0, [pc, #160]	; (8001be4 <update7SEG+0xcc>)
 8001b44:	f000 fde7 	bl	8002716 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2120      	movs	r1, #32
 8001b4c:	4825      	ldr	r0, [pc, #148]	; (8001be4 <update7SEG+0xcc>)
 8001b4e:	f000 fde2 	bl	8002716 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8001b52:	2201      	movs	r2, #1
 8001b54:	2140      	movs	r1, #64	; 0x40
 8001b56:	4823      	ldr	r0, [pc, #140]	; (8001be4 <update7SEG+0xcc>)
 8001b58:	f000 fddd 	bl	8002716 <HAL_GPIO_WritePin>

    // Update new data for index
    display7SEG(led_buffer[index]);
 8001b5c:	4a22      	ldr	r2, [pc, #136]	; (8001be8 <update7SEG+0xd0>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fe47 	bl	80017f8 <display7SEG>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b05      	cmp	r3, #5
 8001b6e:	d833      	bhi.n	8001bd8 <update7SEG+0xc0>
 8001b70:	a201      	add	r2, pc, #4	; (adr r2, 8001b78 <update7SEG+0x60>)
 8001b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b76:	bf00      	nop
 8001b78:	08001b91 	.word	0x08001b91
 8001b7c:	08001b9d 	.word	0x08001b9d
 8001b80:	08001ba9 	.word	0x08001ba9
 8001b84:	08001bb5 	.word	0x08001bb5
 8001b88:	08001bc1 	.word	0x08001bc1
 8001b8c:	08001bcd 	.word	0x08001bcd

    // Display current index
    switch (index)
    {
        case 0: HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET); break;
 8001b90:	2200      	movs	r2, #0
 8001b92:	2102      	movs	r1, #2
 8001b94:	4813      	ldr	r0, [pc, #76]	; (8001be4 <update7SEG+0xcc>)
 8001b96:	f000 fdbe 	bl	8002716 <HAL_GPIO_WritePin>
 8001b9a:	e01e      	b.n	8001bda <update7SEG+0xc2>
        case 1: HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET); break;
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	4810      	ldr	r0, [pc, #64]	; (8001be4 <update7SEG+0xcc>)
 8001ba2:	f000 fdb8 	bl	8002716 <HAL_GPIO_WritePin>
 8001ba6:	e018      	b.n	8001bda <update7SEG+0xc2>
        case 2: HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET); break;
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2108      	movs	r1, #8
 8001bac:	480d      	ldr	r0, [pc, #52]	; (8001be4 <update7SEG+0xcc>)
 8001bae:	f000 fdb2 	bl	8002716 <HAL_GPIO_WritePin>
 8001bb2:	e012      	b.n	8001bda <update7SEG+0xc2>
        case 3: HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET); break;
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	480a      	ldr	r0, [pc, #40]	; (8001be4 <update7SEG+0xcc>)
 8001bba:	f000 fdac 	bl	8002716 <HAL_GPIO_WritePin>
 8001bbe:	e00c      	b.n	8001bda <update7SEG+0xc2>
        case 4: HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET); break;
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2120      	movs	r1, #32
 8001bc4:	4807      	ldr	r0, [pc, #28]	; (8001be4 <update7SEG+0xcc>)
 8001bc6:	f000 fda6 	bl	8002716 <HAL_GPIO_WritePin>
 8001bca:	e006      	b.n	8001bda <update7SEG+0xc2>
        case 5: HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, RESET); break;
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2140      	movs	r1, #64	; 0x40
 8001bd0:	4804      	ldr	r0, [pc, #16]	; (8001be4 <update7SEG+0xcc>)
 8001bd2:	f000 fda0 	bl	8002716 <HAL_GPIO_WritePin>
 8001bd6:	e000      	b.n	8001bda <update7SEG+0xc2>
        default: break;
 8001bd8:	bf00      	nop
    }
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40010800 	.word	0x40010800
 8001be8:	20000014 	.word	0x20000014

08001bec <updateLedBuffer>:


void updateLedBuffer(int TR_NS, int TR_EW, int mode)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	led_buffer[0] = TR_NS / 10;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4a24      	ldr	r2, [pc, #144]	; (8001c8c <updateLedBuffer+0xa0>)
 8001bfc:	fb82 1203 	smull	r1, r2, r2, r3
 8001c00:	1092      	asrs	r2, r2, #2
 8001c02:	17db      	asrs	r3, r3, #31
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	4a22      	ldr	r2, [pc, #136]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c08:	6013      	str	r3, [r2, #0]
	led_buffer[1] = TR_NS % 10;
 8001c0a:	68f9      	ldr	r1, [r7, #12]
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <updateLedBuffer+0xa0>)
 8001c0e:	fb83 2301 	smull	r2, r3, r3, r1
 8001c12:	109a      	asrs	r2, r3, #2
 8001c14:	17cb      	asrs	r3, r1, #31
 8001c16:	1ad2      	subs	r2, r2, r3
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	1aca      	subs	r2, r1, r3
 8001c22:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c24:	605a      	str	r2, [r3, #4]
	led_buffer[2] = TR_EW / 10;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	4a18      	ldr	r2, [pc, #96]	; (8001c8c <updateLedBuffer+0xa0>)
 8001c2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001c2e:	1092      	asrs	r2, r2, #2
 8001c30:	17db      	asrs	r3, r3, #31
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	4a16      	ldr	r2, [pc, #88]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c36:	6093      	str	r3, [r2, #8]
	led_buffer[3] = TR_EW % 10;
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <updateLedBuffer+0xa0>)
 8001c3c:	fb83 2301 	smull	r2, r3, r3, r1
 8001c40:	109a      	asrs	r2, r3, #2
 8001c42:	17cb      	asrs	r3, r1, #31
 8001c44:	1ad2      	subs	r2, r2, r3
 8001c46:	4613      	mov	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	1aca      	subs	r2, r1, r3
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c52:	60da      	str	r2, [r3, #12]
	led_buffer[4] = mode / 10;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <updateLedBuffer+0xa0>)
 8001c58:	fb82 1203 	smull	r1, r2, r2, r3
 8001c5c:	1092      	asrs	r2, r2, #2
 8001c5e:	17db      	asrs	r3, r3, #31
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	4a0b      	ldr	r2, [pc, #44]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c64:	6113      	str	r3, [r2, #16]
	led_buffer[5] = mode % 10;
 8001c66:	6879      	ldr	r1, [r7, #4]
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <updateLedBuffer+0xa0>)
 8001c6a:	fb83 2301 	smull	r2, r3, r3, r1
 8001c6e:	109a      	asrs	r2, r3, #2
 8001c70:	17cb      	asrs	r3, r1, #31
 8001c72:	1ad2      	subs	r2, r2, r3
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	1aca      	subs	r2, r1, r3
 8001c7e:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <updateLedBuffer+0xa4>)
 8001c80:	615a      	str	r2, [r3, #20]
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	66666667 	.word	0x66666667
 8001c90:	20000014 	.word	0x20000014

08001c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c98:	f000 fa3c 	bl	8002114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c9c:	f000 f812 	bl	8001cc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca0:	f000 f898 	bl	8001dd4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001ca4:	f000 f84a 	bl	8001d3c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001ca8:	4804      	ldr	r0, [pc, #16]	; (8001cbc <main+0x28>)
 8001caa:	f001 f991 	bl	8002fd0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  state = INIT;
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <main+0x2c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_for_input_processing();
 8001cb4:	f7fe fcb4 	bl	8000620 <fsm_for_input_processing>
 8001cb8:	e7fc      	b.n	8001cb4 <main+0x20>
 8001cba:	bf00      	nop
 8001cbc:	20000100 	.word	0x20000100
 8001cc0:	200000c8 	.word	0x200000c8

08001cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b090      	sub	sp, #64	; 0x40
 8001cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cca:	f107 0318 	add.w	r3, r7, #24
 8001cce:	2228      	movs	r2, #40	; 0x28
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fd2c 	bl	8003730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
 8001ce4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cea:	2301      	movs	r3, #1
 8001cec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cee:	2310      	movs	r3, #16
 8001cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf6:	f107 0318 	add.w	r3, r7, #24
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 fd3c 	bl	8002778 <HAL_RCC_OscConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d06:	f000 f8f7 	bl	8001ef8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d0a:	230f      	movs	r3, #15
 8001d0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d1e:	1d3b      	adds	r3, r7, #4
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 ffa8 	bl	8002c78 <HAL_RCC_ClockConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001d2e:	f000 f8e3 	bl	8001ef8 <Error_Handler>
  }
}
 8001d32:	bf00      	nop
 8001d34:	3740      	adds	r7, #64	; 0x40
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d42:	f107 0308 	add.w	r3, r7, #8
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	463b      	mov	r3, r7
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d58:	4b1d      	ldr	r3, [pc, #116]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001d60:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d62:	f240 321f 	movw	r2, #799	; 0x31f
 8001d66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d68:	4b19      	ldr	r3, [pc, #100]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d70:	2209      	movs	r2, #9
 8001d72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d74:	4b16      	ldr	r3, [pc, #88]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d80:	4813      	ldr	r0, [pc, #76]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d82:	f001 f8d5 	bl	8002f30 <HAL_TIM_Base_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d8c:	f000 f8b4 	bl	8001ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	480c      	ldr	r0, [pc, #48]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001d9e:	f001 fa53 	bl	8003248 <HAL_TIM_ConfigClockSource>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001da8:	f000 f8a6 	bl	8001ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dac:	2300      	movs	r3, #0
 8001dae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001db4:	463b      	mov	r3, r7
 8001db6:	4619      	mov	r1, r3
 8001db8:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <MX_TIM2_Init+0x94>)
 8001dba:	f001 fc2b 	bl	8003614 <HAL_TIMEx_MasterConfigSynchronization>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001dc4:	f000 f898 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20000100 	.word	0x20000100

08001dd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dda:	f107 0310 	add.w	r3, r7, #16
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de8:	4b2f      	ldr	r3, [pc, #188]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a2e      	ldr	r2, [pc, #184]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001dee:	f043 0310 	orr.w	r3, r3, #16
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b2c      	ldr	r3, [pc, #176]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0310 	and.w	r3, r3, #16
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	4b29      	ldr	r3, [pc, #164]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a28      	ldr	r2, [pc, #160]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e06:	f043 0304 	orr.w	r3, r3, #4
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b26      	ldr	r3, [pc, #152]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e18:	4b23      	ldr	r3, [pc, #140]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	4a22      	ldr	r2, [pc, #136]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e1e:	f043 0308 	orr.w	r3, r3, #8
 8001e22:	6193      	str	r3, [r2, #24]
 8001e24:	4b20      	ldr	r3, [pc, #128]	; (8001ea8 <MX_GPIO_Init+0xd4>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f003 0308 	and.w	r3, r3, #8
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e30:	2200      	movs	r2, #0
 8001e32:	f248 017e 	movw	r1, #32894	; 0x807e
 8001e36:	481d      	ldr	r0, [pc, #116]	; (8001eac <MX_GPIO_Init+0xd8>)
 8001e38:	f000 fc6d 	bl	8002716 <HAL_GPIO_WritePin>
                          |EN5_Pin|EN6_Pin|DEBUG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001e42:	481b      	ldr	r0, [pc, #108]	; (8001eb0 <MX_GPIO_Init+0xdc>)
 8001e44:	f000 fc67 	bl	8002716 <HAL_GPIO_WritePin>
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001e48:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4815      	ldr	r0, [pc, #84]	; (8001eb4 <MX_GPIO_Init+0xe0>)
 8001e5e:	f000 fac9 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           EN5_Pin EN6_Pin DEBUG_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e62:	f248 037e 	movw	r3, #32894	; 0x807e
 8001e66:	613b      	str	r3, [r7, #16]
                          |EN5_Pin|EN6_Pin|DEBUG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	4619      	mov	r1, r3
 8001e7a:	480c      	ldr	r0, [pc, #48]	; (8001eac <MX_GPIO_Init+0xd8>)
 8001e7c:	f000 faba 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin NS_RED_Pin
                           NS_YEL_Pin NS_GRE_Pin EW_RED_Pin EW_YEL_Pin
                           EW_GRE_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001e80:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 8001e84:	613b      	str	r3, [r7, #16]
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e86:	2301      	movs	r3, #1
 8001e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 0310 	add.w	r3, r7, #16
 8001e96:	4619      	mov	r1, r3
 8001e98:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <MX_GPIO_Init+0xdc>)
 8001e9a:	f000 faab 	bl	80023f4 <HAL_GPIO_Init>

}
 8001e9e:	bf00      	nop
 8001ea0:	3720      	adds	r7, #32
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010800 	.word	0x40010800
 8001eb0:	40010c00 	.word	0x40010c00
 8001eb4:	40011000 	.word	0x40011000

08001eb8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
int button_reading_counter = 10;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ec8:	d10f      	bne.n	8001eea <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		timerRun();
 8001eca:	f000 f8cd 	bl	8002068 <timerRun>

		button_reading_counter--;
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	4a07      	ldr	r2, [pc, #28]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ed6:	6013      	str	r3, [r2, #0]
		if (button_reading_counter <= 0)
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	dc04      	bgt.n	8001eea <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			button_reading_counter = 10;
 8001ee0:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ee2:	220a      	movs	r2, #10
 8001ee4:	601a      	str	r2, [r3, #0]
			button_reading();
 8001ee6:	f7ff fb21 	bl	800152c <button_reading>
		}
	}
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000044 	.word	0x20000044

08001ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efc:	b672      	cpsid	i
}
 8001efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <Error_Handler+0x8>
	...

08001f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f0a:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	4a14      	ldr	r2, [pc, #80]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6193      	str	r3, [r2, #24]
 8001f16:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60bb      	str	r3, [r7, #8]
 8001f20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	4a0e      	ldr	r2, [pc, #56]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	61d3      	str	r3, [r2, #28]
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <HAL_MspInit+0x5c>)
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f36:	607b      	str	r3, [r7, #4]
 8001f38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_MspInit+0x60>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <HAL_MspInit+0x60>)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40010000 	.word	0x40010000

08001f68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f78:	d113      	bne.n	8001fa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_TIM_Base_MspInit+0x44>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	4a0b      	ldr	r2, [pc, #44]	; (8001fac <HAL_TIM_Base_MspInit+0x44>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	61d3      	str	r3, [r2, #28]
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_TIM_Base_MspInit+0x44>)
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	201c      	movs	r0, #28
 8001f98:	f000 f9f5 	bl	8002386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f9c:	201c      	movs	r0, #28
 8001f9e:	f000 fa0e 	bl	80023be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000

08001fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb4:	e7fe      	b.n	8001fb4 <NMI_Handler+0x4>

08001fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fba:	e7fe      	b.n	8001fba <HardFault_Handler+0x4>

08001fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc0:	e7fe      	b.n	8001fc0 <MemManage_Handler+0x4>

08001fc2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc6:	e7fe      	b.n	8001fc6 <BusFault_Handler+0x4>

08001fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fcc:	e7fe      	b.n	8001fcc <UsageFault_Handler+0x4>

08001fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr

08001ff2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff6:	f000 f8d3 	bl	80021a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002004:	4802      	ldr	r0, [pc, #8]	; (8002010 <TIM2_IRQHandler+0x10>)
 8002006:	f001 f82f 	bl	8003068 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000100 	.word	0x20000100

08002014 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <setTimer>:
 */
#include "timer.h"


void setTimer(int task_id, int duration)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
	if (task_id >= 0 && task_id < NUM_TASKS)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	db10      	blt.n	8002052 <setTimer+0x32>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b09      	cmp	r3, #9
 8002034:	dc0d      	bgt.n	8002052 <setTimer+0x32>
	{
		timer_counter[task_id] = duration/TIMER_CYCLE;
 8002036:	4b09      	ldr	r3, [pc, #36]	; (800205c <setTimer+0x3c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	fb92 f2f3 	sdiv	r2, r2, r3
 8002040:	4907      	ldr	r1, [pc, #28]	; (8002060 <setTimer+0x40>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		timer_flag[task_id] = 0;
 8002048:	4a06      	ldr	r2, [pc, #24]	; (8002064 <setTimer+0x44>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2100      	movs	r1, #0
 800204e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	20000000 	.word	0x20000000
 8002060:	20000070 	.word	0x20000070
 8002064:	20000098 	.word	0x20000098

08002068 <timerRun>:


void timerRun()
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TASKS; i++)
 800206e:	2300      	movs	r3, #0
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	e01c      	b.n	80020ae <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <timerRun+0x58>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	2b00      	cmp	r3, #0
 800207e:	dd13      	ble.n	80020a8 <timerRun+0x40>
		{
			timer_counter[i]--;
 8002080:	4a0f      	ldr	r2, [pc, #60]	; (80020c0 <timerRun+0x58>)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002088:	1e5a      	subs	r2, r3, #1
 800208a:	490d      	ldr	r1, [pc, #52]	; (80020c0 <timerRun+0x58>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0)
 8002092:	4a0b      	ldr	r2, [pc, #44]	; (80020c0 <timerRun+0x58>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209a:	2b00      	cmp	r3, #0
 800209c:	dc04      	bgt.n	80020a8 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 800209e:	4a09      	ldr	r2, [pc, #36]	; (80020c4 <timerRun+0x5c>)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2101      	movs	r1, #1
 80020a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TASKS; i++)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3301      	adds	r3, #1
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b09      	cmp	r3, #9
 80020b2:	dddf      	ble.n	8002074 <timerRun+0xc>
			}
		}
	}
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	20000070 	.word	0x20000070
 80020c4:	20000098 	.word	0x20000098

080020c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020c8:	f7ff ffa4 	bl	8002014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020cc:	480b      	ldr	r0, [pc, #44]	; (80020fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020ce:	490c      	ldr	r1, [pc, #48]	; (8002100 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020d0:	4a0c      	ldr	r2, [pc, #48]	; (8002104 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d4:	e002      	b.n	80020dc <LoopCopyDataInit>

080020d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020da:	3304      	adds	r3, #4

080020dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e0:	d3f9      	bcc.n	80020d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e2:	4a09      	ldr	r2, [pc, #36]	; (8002108 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020e4:	4c09      	ldr	r4, [pc, #36]	; (800210c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e8:	e001      	b.n	80020ee <LoopFillZerobss>

080020ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020ec:	3204      	adds	r2, #4

080020ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f0:	d3fb      	bcc.n	80020ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020f2:	f001 faf9 	bl	80036e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020f6:	f7ff fdcd 	bl	8001c94 <main>
  bx lr
 80020fa:	4770      	bx	lr
  ldr r0, =_sdata
 80020fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002100:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8002104:	0800379c 	.word	0x0800379c
  ldr r2, =_sbss
 8002108:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 800210c:	2000014c 	.word	0x2000014c

08002110 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002110:	e7fe      	b.n	8002110 <ADC1_2_IRQHandler>
	...

08002114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002118:	4b08      	ldr	r3, [pc, #32]	; (800213c <HAL_Init+0x28>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a07      	ldr	r2, [pc, #28]	; (800213c <HAL_Init+0x28>)
 800211e:	f043 0310 	orr.w	r3, r3, #16
 8002122:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002124:	2003      	movs	r0, #3
 8002126:	f000 f923 	bl	8002370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800212a:	200f      	movs	r0, #15
 800212c:	f000 f808 	bl	8002140 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002130:	f7ff fee8 	bl	8001f04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40022000 	.word	0x40022000

08002140 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002148:	4b12      	ldr	r3, [pc, #72]	; (8002194 <HAL_InitTick+0x54>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b12      	ldr	r3, [pc, #72]	; (8002198 <HAL_InitTick+0x58>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4619      	mov	r1, r3
 8002152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002156:	fbb3 f3f1 	udiv	r3, r3, r1
 800215a:	fbb2 f3f3 	udiv	r3, r2, r3
 800215e:	4618      	mov	r0, r3
 8002160:	f000 f93b 	bl	80023da <HAL_SYSTICK_Config>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e00e      	b.n	800218c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b0f      	cmp	r3, #15
 8002172:	d80a      	bhi.n	800218a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002174:	2200      	movs	r2, #0
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	f04f 30ff 	mov.w	r0, #4294967295
 800217c:	f000 f903 	bl	8002386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002180:	4a06      	ldr	r2, [pc, #24]	; (800219c <HAL_InitTick+0x5c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	e000      	b.n	800218c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000048 	.word	0x20000048
 8002198:	20000050 	.word	0x20000050
 800219c:	2000004c 	.word	0x2000004c

080021a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_IncTick+0x1c>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_IncTick+0x20>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4413      	add	r3, r2
 80021b0:	4a03      	ldr	r2, [pc, #12]	; (80021c0 <HAL_IncTick+0x20>)
 80021b2:	6013      	str	r3, [r2, #0]
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	20000050 	.word	0x20000050
 80021c0:	20000148 	.word	0x20000148

080021c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return uwTick;
 80021c8:	4b02      	ldr	r3, [pc, #8]	; (80021d4 <HAL_GetTick+0x10>)
 80021ca:	681b      	ldr	r3, [r3, #0]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	20000148 	.word	0x20000148

080021d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <__NVIC_SetPriorityGrouping+0x44>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021f4:	4013      	ands	r3, r2
 80021f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002200:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800220a:	4a04      	ldr	r2, [pc, #16]	; (800221c <__NVIC_SetPriorityGrouping+0x44>)
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	60d3      	str	r3, [r2, #12]
}
 8002210:	bf00      	nop
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002224:	4b04      	ldr	r3, [pc, #16]	; (8002238 <__NVIC_GetPriorityGrouping+0x18>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	f003 0307 	and.w	r3, r3, #7
}
 800222e:	4618      	mov	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db0b      	blt.n	8002266 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 021f 	and.w	r2, r3, #31
 8002254:	4906      	ldr	r1, [pc, #24]	; (8002270 <__NVIC_EnableIRQ+0x34>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	2001      	movs	r0, #1
 800225e:	fa00 f202 	lsl.w	r2, r0, r2
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr
 8002270:	e000e100 	.word	0xe000e100

08002274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	6039      	str	r1, [r7, #0]
 800227e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	2b00      	cmp	r3, #0
 8002286:	db0a      	blt.n	800229e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	b2da      	uxtb	r2, r3
 800228c:	490c      	ldr	r1, [pc, #48]	; (80022c0 <__NVIC_SetPriority+0x4c>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	0112      	lsls	r2, r2, #4
 8002294:	b2d2      	uxtb	r2, r2
 8002296:	440b      	add	r3, r1
 8002298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800229c:	e00a      	b.n	80022b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4908      	ldr	r1, [pc, #32]	; (80022c4 <__NVIC_SetPriority+0x50>)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	3b04      	subs	r3, #4
 80022ac:	0112      	lsls	r2, r2, #4
 80022ae:	b2d2      	uxtb	r2, r2
 80022b0:	440b      	add	r3, r1
 80022b2:	761a      	strb	r2, [r3, #24]
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e100 	.word	0xe000e100
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b089      	sub	sp, #36	; 0x24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f1c3 0307 	rsb	r3, r3, #7
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	bf28      	it	cs
 80022e6:	2304      	movcs	r3, #4
 80022e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3304      	adds	r3, #4
 80022ee:	2b06      	cmp	r3, #6
 80022f0:	d902      	bls.n	80022f8 <NVIC_EncodePriority+0x30>
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3b03      	subs	r3, #3
 80022f6:	e000      	b.n	80022fa <NVIC_EncodePriority+0x32>
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	401a      	ands	r2, r3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002310:	f04f 31ff 	mov.w	r1, #4294967295
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	fa01 f303 	lsl.w	r3, r1, r3
 800231a:	43d9      	mvns	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	4313      	orrs	r3, r2
         );
}
 8002322:	4618      	mov	r0, r3
 8002324:	3724      	adds	r7, #36	; 0x24
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr

0800232c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3b01      	subs	r3, #1
 8002338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800233c:	d301      	bcc.n	8002342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800233e:	2301      	movs	r3, #1
 8002340:	e00f      	b.n	8002362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002342:	4a0a      	ldr	r2, [pc, #40]	; (800236c <SysTick_Config+0x40>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3b01      	subs	r3, #1
 8002348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800234a:	210f      	movs	r1, #15
 800234c:	f04f 30ff 	mov.w	r0, #4294967295
 8002350:	f7ff ff90 	bl	8002274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002354:	4b05      	ldr	r3, [pc, #20]	; (800236c <SysTick_Config+0x40>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800235a:	4b04      	ldr	r3, [pc, #16]	; (800236c <SysTick_Config+0x40>)
 800235c:	2207      	movs	r2, #7
 800235e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	e000e010 	.word	0xe000e010

08002370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ff2d 	bl	80021d8 <__NVIC_SetPriorityGrouping>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002386:	b580      	push	{r7, lr}
 8002388:	b086      	sub	sp, #24
 800238a:	af00      	add	r7, sp, #0
 800238c:	4603      	mov	r3, r0
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002398:	f7ff ff42 	bl	8002220 <__NVIC_GetPriorityGrouping>
 800239c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	68b9      	ldr	r1, [r7, #8]
 80023a2:	6978      	ldr	r0, [r7, #20]
 80023a4:	f7ff ff90 	bl	80022c8 <NVIC_EncodePriority>
 80023a8:	4602      	mov	r2, r0
 80023aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ae:	4611      	mov	r1, r2
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff5f 	bl	8002274 <__NVIC_SetPriority>
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	4603      	mov	r3, r0
 80023c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff ff35 	bl	800223c <__NVIC_EnableIRQ>
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b082      	sub	sp, #8
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7ff ffa2 	bl	800232c <SysTick_Config>
 80023e8:	4603      	mov	r3, r0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b08b      	sub	sp, #44	; 0x2c
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002402:	2300      	movs	r3, #0
 8002404:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002406:	e148      	b.n	800269a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002408:	2201      	movs	r2, #1
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	4013      	ands	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	429a      	cmp	r2, r3
 8002422:	f040 8137 	bne.w	8002694 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	4aa3      	ldr	r2, [pc, #652]	; (80026b8 <HAL_GPIO_Init+0x2c4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d05e      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
 8002430:	4aa1      	ldr	r2, [pc, #644]	; (80026b8 <HAL_GPIO_Init+0x2c4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d875      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 8002436:	4aa1      	ldr	r2, [pc, #644]	; (80026bc <HAL_GPIO_Init+0x2c8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d058      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
 800243c:	4a9f      	ldr	r2, [pc, #636]	; (80026bc <HAL_GPIO_Init+0x2c8>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d86f      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 8002442:	4a9f      	ldr	r2, [pc, #636]	; (80026c0 <HAL_GPIO_Init+0x2cc>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d052      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
 8002448:	4a9d      	ldr	r2, [pc, #628]	; (80026c0 <HAL_GPIO_Init+0x2cc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d869      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 800244e:	4a9d      	ldr	r2, [pc, #628]	; (80026c4 <HAL_GPIO_Init+0x2d0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d04c      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
 8002454:	4a9b      	ldr	r2, [pc, #620]	; (80026c4 <HAL_GPIO_Init+0x2d0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d863      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 800245a:	4a9b      	ldr	r2, [pc, #620]	; (80026c8 <HAL_GPIO_Init+0x2d4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d046      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
 8002460:	4a99      	ldr	r2, [pc, #612]	; (80026c8 <HAL_GPIO_Init+0x2d4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d85d      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 8002466:	2b12      	cmp	r3, #18
 8002468:	d82a      	bhi.n	80024c0 <HAL_GPIO_Init+0xcc>
 800246a:	2b12      	cmp	r3, #18
 800246c:	d859      	bhi.n	8002522 <HAL_GPIO_Init+0x12e>
 800246e:	a201      	add	r2, pc, #4	; (adr r2, 8002474 <HAL_GPIO_Init+0x80>)
 8002470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002474:	080024ef 	.word	0x080024ef
 8002478:	080024c9 	.word	0x080024c9
 800247c:	080024db 	.word	0x080024db
 8002480:	0800251d 	.word	0x0800251d
 8002484:	08002523 	.word	0x08002523
 8002488:	08002523 	.word	0x08002523
 800248c:	08002523 	.word	0x08002523
 8002490:	08002523 	.word	0x08002523
 8002494:	08002523 	.word	0x08002523
 8002498:	08002523 	.word	0x08002523
 800249c:	08002523 	.word	0x08002523
 80024a0:	08002523 	.word	0x08002523
 80024a4:	08002523 	.word	0x08002523
 80024a8:	08002523 	.word	0x08002523
 80024ac:	08002523 	.word	0x08002523
 80024b0:	08002523 	.word	0x08002523
 80024b4:	08002523 	.word	0x08002523
 80024b8:	080024d1 	.word	0x080024d1
 80024bc:	080024e5 	.word	0x080024e5
 80024c0:	4a82      	ldr	r2, [pc, #520]	; (80026cc <HAL_GPIO_Init+0x2d8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d013      	beq.n	80024ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024c6:	e02c      	b.n	8002522 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	623b      	str	r3, [r7, #32]
          break;
 80024ce:	e029      	b.n	8002524 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	3304      	adds	r3, #4
 80024d6:	623b      	str	r3, [r7, #32]
          break;
 80024d8:	e024      	b.n	8002524 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	3308      	adds	r3, #8
 80024e0:	623b      	str	r3, [r7, #32]
          break;
 80024e2:	e01f      	b.n	8002524 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	330c      	adds	r3, #12
 80024ea:	623b      	str	r3, [r7, #32]
          break;
 80024ec:	e01a      	b.n	8002524 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d102      	bne.n	80024fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024f6:	2304      	movs	r3, #4
 80024f8:	623b      	str	r3, [r7, #32]
          break;
 80024fa:	e013      	b.n	8002524 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d105      	bne.n	8002510 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002504:	2308      	movs	r3, #8
 8002506:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69fa      	ldr	r2, [r7, #28]
 800250c:	611a      	str	r2, [r3, #16]
          break;
 800250e:	e009      	b.n	8002524 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002510:	2308      	movs	r3, #8
 8002512:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	615a      	str	r2, [r3, #20]
          break;
 800251a:	e003      	b.n	8002524 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800251c:	2300      	movs	r3, #0
 800251e:	623b      	str	r3, [r7, #32]
          break;
 8002520:	e000      	b.n	8002524 <HAL_GPIO_Init+0x130>
          break;
 8002522:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	2bff      	cmp	r3, #255	; 0xff
 8002528:	d801      	bhi.n	800252e <HAL_GPIO_Init+0x13a>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	e001      	b.n	8002532 <HAL_GPIO_Init+0x13e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3304      	adds	r3, #4
 8002532:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2bff      	cmp	r3, #255	; 0xff
 8002538:	d802      	bhi.n	8002540 <HAL_GPIO_Init+0x14c>
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	e002      	b.n	8002546 <HAL_GPIO_Init+0x152>
 8002540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002542:	3b08      	subs	r3, #8
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	210f      	movs	r1, #15
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	fa01 f303 	lsl.w	r3, r1, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	401a      	ands	r2, r3
 8002558:	6a39      	ldr	r1, [r7, #32]
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	fa01 f303 	lsl.w	r3, r1, r3
 8002560:	431a      	orrs	r2, r3
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 8090 	beq.w	8002694 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002574:	4b56      	ldr	r3, [pc, #344]	; (80026d0 <HAL_GPIO_Init+0x2dc>)
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	4a55      	ldr	r2, [pc, #340]	; (80026d0 <HAL_GPIO_Init+0x2dc>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6193      	str	r3, [r2, #24]
 8002580:	4b53      	ldr	r3, [pc, #332]	; (80026d0 <HAL_GPIO_Init+0x2dc>)
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800258c:	4a51      	ldr	r2, [pc, #324]	; (80026d4 <HAL_GPIO_Init+0x2e0>)
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	089b      	lsrs	r3, r3, #2
 8002592:	3302      	adds	r3, #2
 8002594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002598:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	f003 0303 	and.w	r3, r3, #3
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	220f      	movs	r2, #15
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a49      	ldr	r2, [pc, #292]	; (80026d8 <HAL_GPIO_Init+0x2e4>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d00d      	beq.n	80025d4 <HAL_GPIO_Init+0x1e0>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a48      	ldr	r2, [pc, #288]	; (80026dc <HAL_GPIO_Init+0x2e8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d007      	beq.n	80025d0 <HAL_GPIO_Init+0x1dc>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a47      	ldr	r2, [pc, #284]	; (80026e0 <HAL_GPIO_Init+0x2ec>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d101      	bne.n	80025cc <HAL_GPIO_Init+0x1d8>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e004      	b.n	80025d6 <HAL_GPIO_Init+0x1e2>
 80025cc:	2303      	movs	r3, #3
 80025ce:	e002      	b.n	80025d6 <HAL_GPIO_Init+0x1e2>
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <HAL_GPIO_Init+0x1e2>
 80025d4:	2300      	movs	r3, #0
 80025d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025d8:	f002 0203 	and.w	r2, r2, #3
 80025dc:	0092      	lsls	r2, r2, #2
 80025de:	4093      	lsls	r3, r2
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025e6:	493b      	ldr	r1, [pc, #236]	; (80026d4 <HAL_GPIO_Init+0x2e0>)
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	089b      	lsrs	r3, r3, #2
 80025ec:	3302      	adds	r3, #2
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d006      	beq.n	800260e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002600:	4b38      	ldr	r3, [pc, #224]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	608b      	str	r3, [r1, #8]
 800260c:	e006      	b.n	800261c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800260e:	4b35      	ldr	r3, [pc, #212]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	43db      	mvns	r3, r3
 8002616:	4933      	ldr	r1, [pc, #204]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002618:	4013      	ands	r3, r2
 800261a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d006      	beq.n	8002636 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002628:	4b2e      	ldr	r3, [pc, #184]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	492d      	ldr	r1, [pc, #180]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	4313      	orrs	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002636:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	43db      	mvns	r3, r3
 800263e:	4929      	ldr	r1, [pc, #164]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002640:	4013      	ands	r3, r2
 8002642:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d006      	beq.n	800265e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002650:	4b24      	ldr	r3, [pc, #144]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4923      	ldr	r1, [pc, #140]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
 800265c:	e006      	b.n	800266c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800265e:	4b21      	ldr	r3, [pc, #132]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	43db      	mvns	r3, r3
 8002666:	491f      	ldr	r1, [pc, #124]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002668:	4013      	ands	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d006      	beq.n	8002686 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002678:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4919      	ldr	r1, [pc, #100]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	600b      	str	r3, [r1, #0]
 8002684:	e006      	b.n	8002694 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002686:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	43db      	mvns	r3, r3
 800268e:	4915      	ldr	r1, [pc, #84]	; (80026e4 <HAL_GPIO_Init+0x2f0>)
 8002690:	4013      	ands	r3, r2
 8002692:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	3301      	adds	r3, #1
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	fa22 f303 	lsr.w	r3, r2, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f47f aeaf 	bne.w	8002408 <HAL_GPIO_Init+0x14>
  }
}
 80026aa:	bf00      	nop
 80026ac:	bf00      	nop
 80026ae:	372c      	adds	r7, #44	; 0x2c
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	10320000 	.word	0x10320000
 80026bc:	10310000 	.word	0x10310000
 80026c0:	10220000 	.word	0x10220000
 80026c4:	10210000 	.word	0x10210000
 80026c8:	10120000 	.word	0x10120000
 80026cc:	10110000 	.word	0x10110000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010000 	.word	0x40010000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40010400 	.word	0x40010400

080026e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	460b      	mov	r3, r1
 80026f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	887b      	ldrh	r3, [r7, #2]
 80026fa:	4013      	ands	r3, r2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002700:	2301      	movs	r3, #1
 8002702:	73fb      	strb	r3, [r7, #15]
 8002704:	e001      	b.n	800270a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800270a:	7bfb      	ldrb	r3, [r7, #15]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr

08002716 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	807b      	strh	r3, [r7, #2]
 8002722:	4613      	mov	r3, r2
 8002724:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002726:	787b      	ldrb	r3, [r7, #1]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272c:	887a      	ldrh	r2, [r7, #2]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002732:	e003      	b.n	800273c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002734:	887b      	ldrh	r3, [r7, #2]
 8002736:	041a      	lsls	r2, r3, #16
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	611a      	str	r2, [r3, #16]
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr

08002746 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002746:	b480      	push	{r7}
 8002748:	b085      	sub	sp, #20
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	460b      	mov	r3, r1
 8002750:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002758:	887a      	ldrh	r2, [r7, #2]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4013      	ands	r3, r2
 800275e:	041a      	lsls	r2, r3, #16
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	43d9      	mvns	r1, r3
 8002764:	887b      	ldrh	r3, [r7, #2]
 8002766:	400b      	ands	r3, r1
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	611a      	str	r2, [r3, #16]
}
 800276e:	bf00      	nop
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e26c      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8087 	beq.w	80028a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002798:	4b92      	ldr	r3, [pc, #584]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 030c 	and.w	r3, r3, #12
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d00c      	beq.n	80027be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027a4:	4b8f      	ldr	r3, [pc, #572]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 030c 	and.w	r3, r3, #12
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d112      	bne.n	80027d6 <HAL_RCC_OscConfig+0x5e>
 80027b0:	4b8c      	ldr	r3, [pc, #560]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027bc:	d10b      	bne.n	80027d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027be:	4b89      	ldr	r3, [pc, #548]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d06c      	beq.n	80028a4 <HAL_RCC_OscConfig+0x12c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d168      	bne.n	80028a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e246      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027de:	d106      	bne.n	80027ee <HAL_RCC_OscConfig+0x76>
 80027e0:	4b80      	ldr	r3, [pc, #512]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a7f      	ldr	r2, [pc, #508]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e02e      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10c      	bne.n	8002810 <HAL_RCC_OscConfig+0x98>
 80027f6:	4b7b      	ldr	r3, [pc, #492]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a7a      	ldr	r2, [pc, #488]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b78      	ldr	r3, [pc, #480]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a77      	ldr	r2, [pc, #476]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	e01d      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0xbc>
 800281a:	4b72      	ldr	r3, [pc, #456]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a71      	ldr	r2, [pc, #452]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	4b6f      	ldr	r3, [pc, #444]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a6e      	ldr	r2, [pc, #440]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800282c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	e00b      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 8002834:	4b6b      	ldr	r3, [pc, #428]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a6a      	ldr	r2, [pc, #424]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800283a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b68      	ldr	r3, [pc, #416]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a67      	ldr	r2, [pc, #412]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002846:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800284a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d013      	beq.n	800287c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7ff fcb6 	bl	80021c4 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800285c:	f7ff fcb2 	bl	80021c4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b64      	cmp	r3, #100	; 0x64
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e1fa      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b5d      	ldr	r3, [pc, #372]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0f0      	beq.n	800285c <HAL_RCC_OscConfig+0xe4>
 800287a:	e014      	b.n	80028a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800287c:	f7ff fca2 	bl	80021c4 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002884:	f7ff fc9e 	bl	80021c4 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b64      	cmp	r3, #100	; 0x64
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e1e6      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002896:	4b53      	ldr	r3, [pc, #332]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1f0      	bne.n	8002884 <HAL_RCC_OscConfig+0x10c>
 80028a2:	e000      	b.n	80028a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d063      	beq.n	800297a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028b2:	4b4c      	ldr	r3, [pc, #304]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 030c 	and.w	r3, r3, #12
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028be:	4b49      	ldr	r3, [pc, #292]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f003 030c 	and.w	r3, r3, #12
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d11c      	bne.n	8002904 <HAL_RCC_OscConfig+0x18c>
 80028ca:	4b46      	ldr	r3, [pc, #280]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d116      	bne.n	8002904 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028d6:	4b43      	ldr	r3, [pc, #268]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_RCC_OscConfig+0x176>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d001      	beq.n	80028ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e1ba      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ee:	4b3d      	ldr	r3, [pc, #244]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4939      	ldr	r1, [pc, #228]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	e03a      	b.n	800297a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d020      	beq.n	800294e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800290c:	4b36      	ldr	r3, [pc, #216]	; (80029e8 <HAL_RCC_OscConfig+0x270>)
 800290e:	2201      	movs	r2, #1
 8002910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002912:	f7ff fc57 	bl	80021c4 <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291a:	f7ff fc53 	bl	80021c4 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e19b      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292c:	4b2d      	ldr	r3, [pc, #180]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0f0      	beq.n	800291a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002938:	4b2a      	ldr	r3, [pc, #168]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4927      	ldr	r1, [pc, #156]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]
 800294c:	e015      	b.n	800297a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294e:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7ff fc36 	bl	80021c4 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295c:	f7ff fc32 	bl	80021c4 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e17a      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296e:	4b1d      	ldr	r3, [pc, #116]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d03a      	beq.n	80029fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d019      	beq.n	80029c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800298e:	4b17      	ldr	r3, [pc, #92]	; (80029ec <HAL_RCC_OscConfig+0x274>)
 8002990:	2201      	movs	r2, #1
 8002992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002994:	f7ff fc16 	bl	80021c4 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800299c:	f7ff fc12 	bl	80021c4 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e15a      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ae:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f0      	beq.n	800299c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029ba:	2001      	movs	r0, #1
 80029bc:	f000 fa9a 	bl	8002ef4 <RCC_Delay>
 80029c0:	e01c      	b.n	80029fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <HAL_RCC_OscConfig+0x274>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c8:	f7ff fbfc 	bl	80021c4 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ce:	e00f      	b.n	80029f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d0:	f7ff fbf8 	bl	80021c4 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d908      	bls.n	80029f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e140      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
 80029e2:	bf00      	nop
 80029e4:	40021000 	.word	0x40021000
 80029e8:	42420000 	.word	0x42420000
 80029ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f0:	4b9e      	ldr	r3, [pc, #632]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 80029f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e9      	bne.n	80029d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 80a6 	beq.w	8002b56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0e:	4b97      	ldr	r3, [pc, #604]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10d      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	4b94      	ldr	r3, [pc, #592]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4a93      	ldr	r2, [pc, #588]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a24:	61d3      	str	r3, [r2, #28]
 8002a26:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a36:	4b8e      	ldr	r3, [pc, #568]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d118      	bne.n	8002a74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a42:	4b8b      	ldr	r3, [pc, #556]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a8a      	ldr	r2, [pc, #552]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4e:	f7ff fbb9 	bl	80021c4 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a56:	f7ff fbb5 	bl	80021c4 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b64      	cmp	r3, #100	; 0x64
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e0fd      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a68:	4b81      	ldr	r3, [pc, #516]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x312>
 8002a7c:	4b7b      	ldr	r3, [pc, #492]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	4a7a      	ldr	r2, [pc, #488]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	6213      	str	r3, [r2, #32]
 8002a88:	e02d      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0x334>
 8002a92:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	4a75      	ldr	r2, [pc, #468]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	6213      	str	r3, [r2, #32]
 8002a9e:	4b73      	ldr	r3, [pc, #460]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	4a72      	ldr	r2, [pc, #456]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aa4:	f023 0304 	bic.w	r3, r3, #4
 8002aa8:	6213      	str	r3, [r2, #32]
 8002aaa:	e01c      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	2b05      	cmp	r3, #5
 8002ab2:	d10c      	bne.n	8002ace <HAL_RCC_OscConfig+0x356>
 8002ab4:	4b6d      	ldr	r3, [pc, #436]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4a6c      	ldr	r2, [pc, #432]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	6213      	str	r3, [r2, #32]
 8002ac0:	4b6a      	ldr	r3, [pc, #424]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	4a69      	ldr	r2, [pc, #420]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6213      	str	r3, [r2, #32]
 8002acc:	e00b      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002ace:	4b67      	ldr	r3, [pc, #412]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	4a66      	ldr	r2, [pc, #408]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ad4:	f023 0301 	bic.w	r3, r3, #1
 8002ad8:	6213      	str	r3, [r2, #32]
 8002ada:	4b64      	ldr	r3, [pc, #400]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	4a63      	ldr	r2, [pc, #396]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ae0:	f023 0304 	bic.w	r3, r3, #4
 8002ae4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d015      	beq.n	8002b1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aee:	f7ff fb69 	bl	80021c4 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af4:	e00a      	b.n	8002b0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002af6:	f7ff fb65 	bl	80021c4 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e0ab      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b0c:	4b57      	ldr	r3, [pc, #348]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ee      	beq.n	8002af6 <HAL_RCC_OscConfig+0x37e>
 8002b18:	e014      	b.n	8002b44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1a:	f7ff fb53 	bl	80021c4 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b20:	e00a      	b.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b22:	f7ff fb4f 	bl	80021c4 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e095      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b38:	4b4c      	ldr	r3, [pc, #304]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1ee      	bne.n	8002b22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d105      	bne.n	8002b56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4a:	4b48      	ldr	r3, [pc, #288]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	4a47      	ldr	r2, [pc, #284]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8081 	beq.w	8002c62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b60:	4b42      	ldr	r3, [pc, #264]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d061      	beq.n	8002c30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d146      	bne.n	8002c02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b74:	4b3f      	ldr	r3, [pc, #252]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7a:	f7ff fb23 	bl	80021c4 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b82:	f7ff fb1f 	bl	80021c4 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e067      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b94:	4b35      	ldr	r3, [pc, #212]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f0      	bne.n	8002b82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ba8:	d108      	bne.n	8002bbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002baa:	4b30      	ldr	r3, [pc, #192]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	492d      	ldr	r1, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a19      	ldr	r1, [r3, #32]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	430b      	orrs	r3, r1
 8002bce:	4927      	ldr	r1, [pc, #156]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bd4:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bda:	f7ff faf3 	bl	80021c4 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be2:	f7ff faef 	bl	80021c4 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e037      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f0      	beq.n	8002be2 <HAL_RCC_OscConfig+0x46a>
 8002c00:	e02f      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c08:	f7ff fadc 	bl	80021c4 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c10:	f7ff fad8 	bl	80021c4 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e020      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c22:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f0      	bne.n	8002c10 <HAL_RCC_OscConfig+0x498>
 8002c2e:	e018      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e013      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40007000 	.word	0x40007000
 8002c74:	42420060 	.word	0x42420060

08002c78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0d0      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c8c:	4b6a      	ldr	r3, [pc, #424]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d910      	bls.n	8002cbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9a:	4b67      	ldr	r3, [pc, #412]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f023 0207 	bic.w	r2, r3, #7
 8002ca2:	4965      	ldr	r1, [pc, #404]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b63      	ldr	r3, [pc, #396]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0b8      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d020      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd4:	4b59      	ldr	r3, [pc, #356]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	4a58      	ldr	r2, [pc, #352]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cec:	4b53      	ldr	r3, [pc, #332]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	4a52      	ldr	r2, [pc, #328]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cf6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf8:	4b50      	ldr	r3, [pc, #320]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	494d      	ldr	r1, [pc, #308]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d040      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d107      	bne.n	8002d2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1e:	4b47      	ldr	r3, [pc, #284]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d115      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e07f      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d107      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d36:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d109      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e073      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d46:	4b3d      	ldr	r3, [pc, #244]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e06b      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d56:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f023 0203 	bic.w	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4936      	ldr	r1, [pc, #216]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d68:	f7ff fa2c 	bl	80021c4 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7ff fa28 	bl	80021c4 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e053      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d86:	4b2d      	ldr	r3, [pc, #180]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f003 020c 	and.w	r2, r3, #12
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1eb      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d98:	4b27      	ldr	r3, [pc, #156]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d210      	bcs.n	8002dc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f023 0207 	bic.w	r2, r3, #7
 8002dae:	4922      	ldr	r1, [pc, #136]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e032      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d008      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd4:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4916      	ldr	r1, [pc, #88]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d009      	beq.n	8002e06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002df2:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	490e      	ldr	r1, [pc, #56]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e06:	f000 f821 	bl	8002e4c <HAL_RCC_GetSysClockFreq>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	091b      	lsrs	r3, r3, #4
 8002e12:	f003 030f 	and.w	r3, r3, #15
 8002e16:	490a      	ldr	r1, [pc, #40]	; (8002e40 <HAL_RCC_ClockConfig+0x1c8>)
 8002e18:	5ccb      	ldrb	r3, [r1, r3]
 8002e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1e:	4a09      	ldr	r2, [pc, #36]	; (8002e44 <HAL_RCC_ClockConfig+0x1cc>)
 8002e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e22:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <HAL_RCC_ClockConfig+0x1d0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff f98a 	bl	8002140 <HAL_InitTick>

  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40022000 	.word	0x40022000
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	08003770 	.word	0x08003770
 8002e44:	20000048 	.word	0x20000048
 8002e48:	2000004c 	.word	0x2000004c

08002e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	2300      	movs	r3, #0
 8002e60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e66:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d002      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x30>
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d003      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x36>
 8002e7a:	e027      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e7c:	4b19      	ldr	r3, [pc, #100]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e7e:	613b      	str	r3, [r7, #16]
      break;
 8002e80:	e027      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	0c9b      	lsrs	r3, r3, #18
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	4a17      	ldr	r2, [pc, #92]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e8c:	5cd3      	ldrb	r3, [r2, r3]
 8002e8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d010      	beq.n	8002ebc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e9a:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	0c5b      	lsrs	r3, r3, #17
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	4a11      	ldr	r2, [pc, #68]	; (8002eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ea6:	5cd3      	ldrb	r3, [r2, r3]
 8002ea8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a0d      	ldr	r2, [pc, #52]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eae:	fb02 f203 	mul.w	r2, r2, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	e004      	b.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a0c      	ldr	r2, [pc, #48]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ec0:	fb02 f303 	mul.w	r3, r2, r3
 8002ec4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	613b      	str	r3, [r7, #16]
      break;
 8002eca:	e002      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ece:	613b      	str	r3, [r7, #16]
      break;
 8002ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ed2:	693b      	ldr	r3, [r7, #16]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	371c      	adds	r7, #28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	007a1200 	.word	0x007a1200
 8002ee8:	08003780 	.word	0x08003780
 8002eec:	08003790 	.word	0x08003790
 8002ef0:	003d0900 	.word	0x003d0900

08002ef4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002efc:	4b0a      	ldr	r3, [pc, #40]	; (8002f28 <RCC_Delay+0x34>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <RCC_Delay+0x38>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	0a5b      	lsrs	r3, r3, #9
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f10:	bf00      	nop
  }
  while (Delay --);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1e5a      	subs	r2, r3, #1
 8002f16:	60fa      	str	r2, [r7, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1f9      	bne.n	8002f10 <RCC_Delay+0x1c>
}
 8002f1c:	bf00      	nop
 8002f1e:	bf00      	nop
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	20000048 	.word	0x20000048
 8002f2c:	10624dd3 	.word	0x10624dd3

08002f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e041      	b.n	8002fc6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff f806 	bl	8001f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4610      	mov	r0, r2
 8002f70:	f000 fa56 	bl	8003420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d001      	beq.n	8002fe8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e035      	b.n	8003054 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a16      	ldr	r2, [pc, #88]	; (8003060 <HAL_TIM_Base_Start_IT+0x90>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d009      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x4e>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003012:	d004      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x4e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a12      	ldr	r2, [pc, #72]	; (8003064 <HAL_TIM_Base_Start_IT+0x94>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d111      	bne.n	8003042 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2b06      	cmp	r3, #6
 800302e:	d010      	beq.n	8003052 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003040:	e007      	b.n	8003052 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f042 0201 	orr.w	r2, r2, #1
 8003050:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3714      	adds	r7, #20
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40012c00 	.word	0x40012c00
 8003064:	40000400 	.word	0x40000400

08003068 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d020      	beq.n	80030cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01b      	beq.n	80030cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f06f 0202 	mvn.w	r2, #2
 800309c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f998 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 80030b8:	e005      	b.n	80030c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f98b 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f99a 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d020      	beq.n	8003118 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d01b      	beq.n	8003118 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f06f 0204 	mvn.w	r2, #4
 80030e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2202      	movs	r2, #2
 80030ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f972 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 8003104:	e005      	b.n	8003112 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f965 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 f974 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d020      	beq.n	8003164 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01b      	beq.n	8003164 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f06f 0208 	mvn.w	r2, #8
 8003134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2204      	movs	r2, #4
 800313a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f94c 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 8003150:	e005      	b.n	800315e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f93f 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f94e 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	f003 0310 	and.w	r3, r3, #16
 800316a:	2b00      	cmp	r3, #0
 800316c:	d020      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01b      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0210 	mvn.w	r2, #16
 8003180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2208      	movs	r2, #8
 8003186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f926 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 800319c:	e005      	b.n	80031aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f919 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f928 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00c      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d007      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f06f 0201 	mvn.w	r2, #1
 80031cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7fe fe72 	bl	8001eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00c      	beq.n	80031f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d007      	beq.n	80031f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 fa6f 	bl	80036d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00c      	beq.n	800321c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003208:	2b00      	cmp	r3, #0
 800320a:	d007      	beq.n	800321c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f8f8 	bl	800340c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00c      	beq.n	8003240 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f003 0320 	and.w	r3, r3, #32
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 0220 	mvn.w	r2, #32
 8003238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fa42 	bl	80036c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003240:	bf00      	nop
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800325c:	2b01      	cmp	r3, #1
 800325e:	d101      	bne.n	8003264 <HAL_TIM_ConfigClockSource+0x1c>
 8003260:	2302      	movs	r3, #2
 8003262:	e0b4      	b.n	80033ce <HAL_TIM_ConfigClockSource+0x186>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800328a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800329c:	d03e      	beq.n	800331c <HAL_TIM_ConfigClockSource+0xd4>
 800329e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032a2:	f200 8087 	bhi.w	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032aa:	f000 8086 	beq.w	80033ba <HAL_TIM_ConfigClockSource+0x172>
 80032ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032b2:	d87f      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032b4:	2b70      	cmp	r3, #112	; 0x70
 80032b6:	d01a      	beq.n	80032ee <HAL_TIM_ConfigClockSource+0xa6>
 80032b8:	2b70      	cmp	r3, #112	; 0x70
 80032ba:	d87b      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032bc:	2b60      	cmp	r3, #96	; 0x60
 80032be:	d050      	beq.n	8003362 <HAL_TIM_ConfigClockSource+0x11a>
 80032c0:	2b60      	cmp	r3, #96	; 0x60
 80032c2:	d877      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032c4:	2b50      	cmp	r3, #80	; 0x50
 80032c6:	d03c      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0xfa>
 80032c8:	2b50      	cmp	r3, #80	; 0x50
 80032ca:	d873      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032cc:	2b40      	cmp	r3, #64	; 0x40
 80032ce:	d058      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x13a>
 80032d0:	2b40      	cmp	r3, #64	; 0x40
 80032d2:	d86f      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032d4:	2b30      	cmp	r3, #48	; 0x30
 80032d6:	d064      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0x15a>
 80032d8:	2b30      	cmp	r3, #48	; 0x30
 80032da:	d86b      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032dc:	2b20      	cmp	r3, #32
 80032de:	d060      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0x15a>
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	d867      	bhi.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d05c      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0x15a>
 80032e8:	2b10      	cmp	r3, #16
 80032ea:	d05a      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0x15a>
 80032ec:	e062      	b.n	80033b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6818      	ldr	r0, [r3, #0]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6899      	ldr	r1, [r3, #8]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f000 f96a 	bl	80035d6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003310:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68ba      	ldr	r2, [r7, #8]
 8003318:	609a      	str	r2, [r3, #8]
      break;
 800331a:	e04f      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6818      	ldr	r0, [r3, #0]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	6899      	ldr	r1, [r3, #8]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f000 f953 	bl	80035d6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800333e:	609a      	str	r2, [r3, #8]
      break;
 8003340:	e03c      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6818      	ldr	r0, [r3, #0]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	6859      	ldr	r1, [r3, #4]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	461a      	mov	r2, r3
 8003350:	f000 f8ca 	bl	80034e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2150      	movs	r1, #80	; 0x50
 800335a:	4618      	mov	r0, r3
 800335c:	f000 f921 	bl	80035a2 <TIM_ITRx_SetConfig>
      break;
 8003360:	e02c      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	6859      	ldr	r1, [r3, #4]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	461a      	mov	r2, r3
 8003370:	f000 f8e8 	bl	8003544 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2160      	movs	r1, #96	; 0x60
 800337a:	4618      	mov	r0, r3
 800337c:	f000 f911 	bl	80035a2 <TIM_ITRx_SetConfig>
      break;
 8003380:	e01c      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	6859      	ldr	r1, [r3, #4]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	461a      	mov	r2, r3
 8003390:	f000 f8aa 	bl	80034e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2140      	movs	r1, #64	; 0x40
 800339a:	4618      	mov	r0, r3
 800339c:	f000 f901 	bl	80035a2 <TIM_ITRx_SetConfig>
      break;
 80033a0:	e00c      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4619      	mov	r1, r3
 80033ac:	4610      	mov	r0, r2
 80033ae:	f000 f8f8 	bl	80035a2 <TIM_ITRx_SetConfig>
      break;
 80033b2:	e003      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
      break;
 80033b8:	e000      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80033ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr

080033e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr

080033fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr
	...

08003420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a2b      	ldr	r2, [pc, #172]	; (80034e0 <TIM_Base_SetConfig+0xc0>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d007      	beq.n	8003448 <TIM_Base_SetConfig+0x28>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800343e:	d003      	beq.n	8003448 <TIM_Base_SetConfig+0x28>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a28      	ldr	r2, [pc, #160]	; (80034e4 <TIM_Base_SetConfig+0xc4>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d108      	bne.n	800345a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800344e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a20      	ldr	r2, [pc, #128]	; (80034e0 <TIM_Base_SetConfig+0xc0>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d007      	beq.n	8003472 <TIM_Base_SetConfig+0x52>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003468:	d003      	beq.n	8003472 <TIM_Base_SetConfig+0x52>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a1d      	ldr	r2, [pc, #116]	; (80034e4 <TIM_Base_SetConfig+0xc4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d108      	bne.n	8003484 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a0d      	ldr	r2, [pc, #52]	; (80034e0 <TIM_Base_SetConfig+0xc0>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d103      	bne.n	80034b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d005      	beq.n	80034d6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	f023 0201 	bic.w	r2, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	611a      	str	r2, [r3, #16]
  }
}
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	40000400 	.word	0x40000400

080034e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a1b      	ldr	r3, [r3, #32]
 80034fe:	f023 0201 	bic.w	r2, r3, #1
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003512:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f023 030a 	bic.w	r3, r3, #10
 8003524:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	4313      	orrs	r3, r2
 800352c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	621a      	str	r2, [r3, #32]
}
 800353a:	bf00      	nop
 800353c:	371c      	adds	r7, #28
 800353e:	46bd      	mov	sp, r7
 8003540:	bc80      	pop	{r7}
 8003542:	4770      	bx	lr

08003544 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	f023 0210 	bic.w	r2, r3, #16
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800356e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	031b      	lsls	r3, r3, #12
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003580:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	621a      	str	r2, [r3, #32]
}
 8003598:	bf00      	nop
 800359a:	371c      	adds	r7, #28
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b085      	sub	sp, #20
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	f043 0307 	orr.w	r3, r3, #7
 80035c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	609a      	str	r2, [r3, #8]
}
 80035cc:	bf00      	nop
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bc80      	pop	{r7}
 80035d4:	4770      	bx	lr

080035d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b087      	sub	sp, #28
 80035da:	af00      	add	r7, sp, #0
 80035dc:	60f8      	str	r0, [r7, #12]
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
 80035e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	021a      	lsls	r2, r3, #8
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	609a      	str	r2, [r3, #8]
}
 800360a:	bf00      	nop
 800360c:	371c      	adds	r7, #28
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr

08003614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003628:	2302      	movs	r3, #2
 800362a:	e041      	b.n	80036b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2202      	movs	r2, #2
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003652:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a14      	ldr	r2, [pc, #80]	; (80036bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d009      	beq.n	8003684 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003678:	d004      	beq.n	8003684 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a10      	ldr	r2, [pc, #64]	; (80036c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d10c      	bne.n	800369e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800368a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	4313      	orrs	r3, r2
 8003694:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bc80      	pop	{r7}
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40012c00 	.word	0x40012c00
 80036c0:	40000400 	.word	0x40000400

080036c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bc80      	pop	{r7}
 80036d4:	4770      	bx	lr

080036d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr

080036e8 <__libc_init_array>:
 80036e8:	b570      	push	{r4, r5, r6, lr}
 80036ea:	2600      	movs	r6, #0
 80036ec:	4d0c      	ldr	r5, [pc, #48]	; (8003720 <__libc_init_array+0x38>)
 80036ee:	4c0d      	ldr	r4, [pc, #52]	; (8003724 <__libc_init_array+0x3c>)
 80036f0:	1b64      	subs	r4, r4, r5
 80036f2:	10a4      	asrs	r4, r4, #2
 80036f4:	42a6      	cmp	r6, r4
 80036f6:	d109      	bne.n	800370c <__libc_init_array+0x24>
 80036f8:	f000 f822 	bl	8003740 <_init>
 80036fc:	2600      	movs	r6, #0
 80036fe:	4d0a      	ldr	r5, [pc, #40]	; (8003728 <__libc_init_array+0x40>)
 8003700:	4c0a      	ldr	r4, [pc, #40]	; (800372c <__libc_init_array+0x44>)
 8003702:	1b64      	subs	r4, r4, r5
 8003704:	10a4      	asrs	r4, r4, #2
 8003706:	42a6      	cmp	r6, r4
 8003708:	d105      	bne.n	8003716 <__libc_init_array+0x2e>
 800370a:	bd70      	pop	{r4, r5, r6, pc}
 800370c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003710:	4798      	blx	r3
 8003712:	3601      	adds	r6, #1
 8003714:	e7ee      	b.n	80036f4 <__libc_init_array+0xc>
 8003716:	f855 3b04 	ldr.w	r3, [r5], #4
 800371a:	4798      	blx	r3
 800371c:	3601      	adds	r6, #1
 800371e:	e7f2      	b.n	8003706 <__libc_init_array+0x1e>
 8003720:	08003794 	.word	0x08003794
 8003724:	08003794 	.word	0x08003794
 8003728:	08003794 	.word	0x08003794
 800372c:	08003798 	.word	0x08003798

08003730 <memset>:
 8003730:	4603      	mov	r3, r0
 8003732:	4402      	add	r2, r0
 8003734:	4293      	cmp	r3, r2
 8003736:	d100      	bne.n	800373a <memset+0xa>
 8003738:	4770      	bx	lr
 800373a:	f803 1b01 	strb.w	r1, [r3], #1
 800373e:	e7f9      	b.n	8003734 <memset+0x4>

08003740 <_init>:
 8003740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003742:	bf00      	nop
 8003744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003746:	bc08      	pop	{r3}
 8003748:	469e      	mov	lr, r3
 800374a:	4770      	bx	lr

0800374c <_fini>:
 800374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374e:	bf00      	nop
 8003750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003752:	bc08      	pop	{r3}
 8003754:	469e      	mov	lr, r3
 8003756:	4770      	bx	lr
