// Seed: 2817897344
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  id_5(
      .id_0(id_3 * 1)
  ); module_0();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
endmodule
module module_3 (
    input wand id_0,
    input tri1 id_1,
    input wire id_2
);
  assign id_4 = 1;
  module_0(); id_5 :
  assert property (@(posedge 1 ? 1'b0 : 1 ? id_2 : id_1) id_5 - 1'h0 == id_1 <-> 1)
  else;
  assign id_4 = 1'b0;
  wire id_6;
  wire id_7 = id_6;
endmodule
