Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Apr  7 14:01:53 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file echo_inf_timing_summary_routed.rpt -pb echo_inf_timing_summary_routed.pb -rpx echo_inf_timing_summary_routed.rpx -warn_on_violation
| Design       : echo_inf
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               10          
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.286        0.000                      0                 3977        0.025        0.000                      0                 3977        9.020        0.000                       0                  3983  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            13.286        0.000                      0                 3977        0.025        0.000                      0                 3977        9.020        0.000                       0                  3983  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 3.209ns (47.827%)  route 3.501ns (52.173%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 25.050 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.835    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  gain_inst/dout_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.949    gain_inst/dout_reg[17]_i_10_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  gain_inst/dout_reg[20]_i_7/O[1]
                         net (fo=2, routed)           0.604     9.887    delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_5[1]
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.298    10.185 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_8/O
                         net (fo=3, routed)           0.465    10.650    delayline_inst/delay_gen[4798].delay_inst/dout_reg[14]_2
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.332    10.982 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_2/O
                         net (fo=1, routed)           0.558    11.540    gain_inst/dout_reg[20]_1[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.077 r  gain_inst/dout_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.077    gain_inst/multOp[20]
    SLICE_X49Y72         FDRE                                         r  gain_inst/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.424    25.050    gain_inst/CLK
    SLICE_X49Y72         FDRE                                         r  gain_inst/dout_reg[20]/C
                         clock pessimism              0.287    25.336    
                         clock uncertainty           -0.035    25.301    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)        0.062    25.363    gain_inst/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 3.107ns (49.691%)  route 3.146ns (50.309%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.286 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.620 r  gain_inst/dout_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.620    gain_inst/multOp[15]
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.426    25.052    gain_inst/CLK
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[15]/C
                         clock pessimism              0.287    25.338    
                         clock uncertainty           -0.035    25.303    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.062    25.365    gain_inst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.086ns (49.521%)  route 3.146ns (50.479%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.286 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.599 r  gain_inst/dout_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.599    gain_inst/multOp[17]
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.426    25.052    gain_inst/CLK
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[17]/C
                         clock pessimism              0.287    25.338    
                         clock uncertainty           -0.035    25.303    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.062    25.365    gain_inst/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.012ns (48.915%)  route 3.146ns (51.085%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.286 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.525 r  gain_inst/dout_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.525    gain_inst/multOp[16]
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.426    25.052    gain_inst/CLK
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[16]/C
                         clock pessimism              0.287    25.338    
                         clock uncertainty           -0.035    25.303    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.062    25.365    gain_inst/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.856ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 2.996ns (48.781%)  route 3.146ns (51.219%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.286 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.509 r  gain_inst/dout_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.509    gain_inst/multOp[14]
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.426    25.052    gain_inst/CLK
    SLICE_X49Y71         FDRE                                         r  gain_inst/dout_reg[14]/C
                         clock pessimism              0.287    25.338    
                         clock uncertainty           -0.035    25.303    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.062    25.365    gain_inst/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                 13.856    

Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.847ns (47.508%)  route 3.146ns (52.492%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.360 r  gain_inst/dout_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.360    gain_inst/multOp[13]
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.427    25.053    gain_inst/CLK
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[13]/C
                         clock pessimism              0.287    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.062    25.366    gain_inst/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                 14.006    

Slack (MET) :             14.065ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.788ns (46.986%)  route 3.146ns (53.014%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  gain_inst/dout_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.301    gain_inst/multOp[12]
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.427    25.053    gain_inst/CLK
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[12]/C
                         clock pessimism              0.287    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.062    25.366    gain_inst/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 14.065    

Slack (MET) :             14.188ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.665ns (45.864%)  route 3.146ns (54.136%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.178 r  gain_inst/dout_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.178    gain_inst/multOp[11]
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.427    25.053    gain_inst/CLK
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[11]/C
                         clock pessimism              0.287    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.062    25.366    gain_inst/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 14.188    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.488ns (44.163%)  route 3.146ns (55.837%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.721 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.721    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.055 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.471     9.525    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.303     9.828 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.802    10.630    gain_inst/dout_reg[13]_0[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.754    gain_inst/dout[13]_i_9_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.001 r  gain_inst/dout_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.001    gain_inst/multOp[10]
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.427    25.053    gain_inst/CLK
    SLICE_X49Y70         FDRE                                         r  gain_inst/dout_reg[10]/C
                         clock pessimism              0.287    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.062    25.366    gain_inst/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.576ns (48.989%)  route 2.682ns (51.011%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.548     5.367    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          1.163     6.986    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.146     7.132 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.710     7.843    gain_inst/dout_reg[9]_i_10_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.171 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.171    gain_inst/dout[9]_i_17_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.751 r  gain_inst/dout_reg[9]_i_10/O[2]
                         net (fo=2, routed)           0.318     9.068    delayline_inst/delay_gen[4798].delay_inst/O[1]
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.302     9.370 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_4/O
                         net (fo=2, routed)           0.491     9.862    gain_inst/dout_reg[9]_0[1]
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  gain_inst/dout[9]_i_8/O
                         net (fo=1, routed)           0.000     9.986    gain_inst/dout[9]_i_8_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.626 r  gain_inst/dout_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.626    gain_inst/multOp[9]
    SLICE_X49Y69         FDRE                                         r  gain_inst/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.427    25.053    gain_inst/CLK
    SLICE_X49Y69         FDRE                                         r  gain_inst/dout_reg[9]/C
                         clock pessimism              0.287    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)        0.062    25.366    gain_inst/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         25.366    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_265_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_266_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.396%)  route 0.158ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.640     1.686    delayline_inst/clk_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  delayline_inst/delay_gen_r_265_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.148     1.834 r  delayline_inst/delay_gen_r_265_r/Q
                         net (fo=1, routed)           0.158     1.992    delayline_inst/delay_gen_r_265_r_n_0
    SLICE_X37Y103        FDRE                                         r  delayline_inst/delay_gen_r_266_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.914     2.214    delayline_inst/clk_IBUF_BUFG
    SLICE_X37Y103        FDRE                                         r  delayline_inst/delay_gen_r_266_r/C
                         clock pessimism             -0.263     1.951    
    SLICE_X37Y103        FDRE (Hold_fdre_C_D)         0.016     1.967    delayline_inst/delay_gen_r_266_r
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_899_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_900_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.611%)  route 0.234ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.557     1.603    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  delayline_inst/delay_gen_r_899_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  delayline_inst/delay_gen_r_899_r/Q
                         net (fo=1, routed)           0.234     1.977    delayline_inst/delay_gen_r_899_r_n_0
    SLICE_X36Y90         FDRE                                         r  delayline_inst/delay_gen_r_900_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  delayline_inst/delay_gen_r_900_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.075     1.942    delayline_inst/delay_gen_r_900_r
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_901_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_902_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.514%)  route 0.188ns (59.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.558     1.604    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  delayline_inst/delay_gen_r_901_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.128     1.732 r  delayline_inst/delay_gen_r_901_r/Q
                         net (fo=1, routed)           0.188     1.920    delayline_inst/delay_gen_r_901_r_n_0
    SLICE_X33Y90         FDRE                                         r  delayline_inst/delay_gen_r_902_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X33Y90         FDRE                                         r  delayline_inst/delay_gen_r_902_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.017     1.884    delayline_inst/delay_gen_r_902_r
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_1181_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_1182_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.555     1.601    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  delayline_inst/delay_gen_r_1181_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.128     1.729 r  delayline_inst/delay_gen_r_1181_r/Q
                         net (fo=1, routed)           0.188     1.917    delayline_inst/delay_gen_r_1181_r_n_0
    SLICE_X36Y87         FDRE                                         r  delayline_inst/delay_gen_r_1182_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.823     2.123    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  delayline_inst/delay_gen_r_1182_r/C
                         clock pessimism             -0.259     1.864    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.016     1.880    delayline_inst/delay_gen_r_1182_r
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[1198].delay_inst/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[1230].delay_inst/dout_reg[9]_srl32___delay_gen_r_1229/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.745%)  route 0.230ns (64.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.546     1.592    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.720 r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[9]/Q
                         net (fo=1, routed)           0.230     1.950    delayline_inst/delay_gen[1230].delay_inst/q[1199]_2[9]
    SLICE_X34Y74         SRLC32E                                      r  delayline_inst/delay_gen[1230].delay_inst/dout_reg[9]_srl32___delay_gen_r_1229/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.811     2.110    delayline_inst/delay_gen[1230].delay_inst/clk_IBUF_BUFG
    SLICE_X34Y74         SRLC32E                                      r  delayline_inst/delay_gen[1230].delay_inst/dout_reg[9]_srl32___delay_gen_r_1229/CLK
                         clock pessimism             -0.259     1.851    
    SLICE_X34Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.912    delayline_inst/delay_gen[1230].delay_inst/dout_reg[9]_srl32___delay_gen_r_1229
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_132_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_133_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.711%)  route 0.161ns (53.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.643     1.689    delayline_inst/clk_IBUF_BUFG
    SLICE_X27Y100        FDRE                                         r  delayline_inst/delay_gen_r_132_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  delayline_inst/delay_gen_r_132_r/Q
                         net (fo=1, routed)           0.161     1.991    delayline_inst/delay_gen_r_132_r_n_0
    SLICE_X29Y99         FDRE                                         r  delayline_inst/delay_gen_r_133_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.830     2.129    delayline_inst/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  delayline_inst/delay_gen_r_133_r/C
                         clock pessimism             -0.259     1.870    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.070     1.940    delayline_inst/delay_gen_r_133_r
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_908_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_909_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.467%)  route 0.214ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.557     1.603    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  delayline_inst/delay_gen_r_908_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  delayline_inst/delay_gen_r_908_r/Q
                         net (fo=1, routed)           0.214     1.944    delayline_inst/delay_gen_r_908_r_n_0
    SLICE_X36Y90         FDRE                                         r  delayline_inst/delay_gen_r_909_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  delayline_inst/delay_gen_r_909_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.023     1.890    delayline_inst/delay_gen_r_909_r
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[1230].delay_inst/dout_reg[11]_srl32___delay_gen_r_1229/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.076%)  route 0.363ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.564     1.610    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.128     1.738 r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/Q
                         net (fo=1, routed)           0.363     2.100    delayline_inst/delay_gen[1230].delay_inst/q[1199]_2[11]
    SLICE_X56Y110        SRLC32E                                      r  delayline_inst/delay_gen[1230].delay_inst/dout_reg[11]_srl32___delay_gen_r_1229/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.915     2.215    delayline_inst/delay_gen[1230].delay_inst/clk_IBUF_BUFG
    SLICE_X56Y110        SRLC32E                                      r  delayline_inst/delay_gen[1230].delay_inst/dout_reg[11]_srl32___delay_gen_r_1229/CLK
                         clock pessimism             -0.259     1.956    
    SLICE_X56Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     2.017    delayline_inst/delay_gen[1230].delay_inst/dout_reg[11]_srl32___delay_gen_r_1229
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[1087].delay_inst/dout_reg[10]_srl32___delay_gen_r_3484/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[1119].delay_inst/dout_reg[10]_srl32___delay_gen_r_3516/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.378ns (65.548%)  route 0.199ns (34.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.564     1.610    delayline_inst/delay_gen[1087].delay_inst/clk_IBUF_BUFG
    SLICE_X56Y96         SRLC32E                                      r  delayline_inst/delay_gen[1087].delay_inst/dout_reg[10]_srl32___delay_gen_r_3484/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.988 r  delayline_inst/delay_gen[1087].delay_inst/dout_reg[10]_srl32___delay_gen_r_3484/Q31
                         net (fo=1, routed)           0.199     2.186    delayline_inst/delay_gen[1119].delay_inst/dout_reg[10]_srl32___delay_gen_r_3548
    SLICE_X56Y102        SRLC32E                                      r  delayline_inst/delay_gen[1119].delay_inst/dout_reg[10]_srl32___delay_gen_r_3516/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.918     2.218    delayline_inst/delay_gen[1119].delay_inst/clk_IBUF_BUFG
    SLICE_X56Y102        SRLC32E                                      r  delayline_inst/delay_gen[1119].delay_inst/dout_reg[10]_srl32___delay_gen_r_3516/CLK
                         clock pessimism             -0.259     1.959    
    SLICE_X56Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     2.081    delayline_inst/delay_gen[1119].delay_inst/dout_reg[10]_srl32___delay_gen_r_3516
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_303_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_304_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.640     1.686    delayline_inst/clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  delayline_inst/delay_gen_r_303_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  delayline_inst/delay_gen_r_303_r/Q
                         net (fo=1, routed)           0.056     1.883    delayline_inst/delay_gen_r_303_r_n_0
    SLICE_X38Y104        FDRE                                         r  delayline_inst/delay_gen_r_304_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.914     2.214    delayline_inst/clk_IBUF_BUFG
    SLICE_X38Y104        FDRE                                         r  delayline_inst/delay_gen_r_304_r/C
                         clock pessimism             -0.515     1.699    
    SLICE_X38Y104        FDRE (Hold_fdre_C_D)         0.075     1.774    delayline_inst/delay_gen_r_304_r
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y71    adder_inst/dout_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X58Y71    adder_inst/dout_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y71    adder_inst/dout_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X58Y71    adder_inst/dout_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y72    adder_inst/dout_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X55Y71    adder_inst/dout_reg[12]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y72    adder_inst/dout_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X55Y71    adder_inst/dout_reg[13]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y72    adder_inst/dout_reg[14]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y93    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder_inst/dout_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 3.960ns (51.061%)  route 3.796ns (48.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.543     5.362    adder_inst/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  adder_inst/dout_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.818 r  adder_inst/dout_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           3.796     9.614    lopt_2
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.119 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.119    dout[11]
    V5                                                                r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 3.976ns (52.786%)  route 3.556ns (47.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.606     5.425    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  adder_inst/dout_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  adder_inst/dout_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.556     9.438    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.957 r  dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.957    dout[13]
    U5                                                                r  dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 3.985ns (53.197%)  route 3.506ns (46.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.606     5.425    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  adder_inst/dout_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  adder_inst/dout_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           3.506     9.387    lopt_6
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.917 r  dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.917    dout[15]
    W6                                                                r  dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 3.966ns (53.855%)  route 3.398ns (46.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.543     5.362    adder_inst/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  adder_inst/dout_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     5.818 r  adder_inst/dout_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.398     9.217    lopt_3
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.727 r  dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.727    dout[12]
    W4                                                                r  dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.969ns (54.649%)  route 3.294ns (45.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.609     5.428    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.884 r  adder_inst/dout_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.294     9.178    lopt_14
    W5                   OBUF (Prop_obuf_I_O)         3.513    12.691 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.691    dout[8]
    W5                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 3.955ns (55.822%)  route 3.130ns (44.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.609     5.428    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.884 r  adder_inst/dout_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.130     9.014    lopt_1
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.514 r  dout_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.514    dout[10]
    U4                                                                r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 3.959ns (56.194%)  route 3.086ns (43.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.606     5.425    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  adder_inst/dout_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  adder_inst/dout_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           3.086     8.968    lopt_5
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.470 r  dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.470    dout[14]
    U2                                                                r  dout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 3.979ns (56.716%)  route 3.037ns (43.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.609     5.428    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.884 r  adder_inst/dout_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.037     8.921    lopt_15
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.444 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.444    dout[9]
    V4                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.964ns (57.902%)  route 2.882ns (42.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.609     5.428    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.884 r  adder_inst/dout_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.882     8.767    lopt_13
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.275 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.275    dout[7]
    V3                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 3.981ns (59.342%)  route 2.728ns (40.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.611     5.430    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  adder_inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.886 r  adder_inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.728     8.614    lopt_12
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.140 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.140    dout[6]
    W3                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder_inst/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.353ns (69.107%)  route 0.605ns (30.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.583     1.629    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  adder_inst/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  adder_inst/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.374    lopt
    R2                   OBUF (Prop_obuf_I_O)         1.212     3.587 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.587    dout[0]
    R2                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.355ns (67.347%)  route 0.657ns (32.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.583     1.629    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  adder_inst/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  adder_inst/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.657     2.426    lopt_8
    T2                   OBUF (Prop_obuf_I_O)         1.214     3.640 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.640    dout[2]
    T2                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.352ns (66.287%)  route 0.688ns (33.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.583     1.629    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  adder_inst/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  adder_inst/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.688     2.457    lopt_7
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.668 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    dout[1]
    T1                                                                r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.351ns (64.340%)  route 0.749ns (35.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.582     1.628    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  adder_inst/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  adder_inst/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.749     2.518    lopt_11
    V2                   OBUF (Prop_obuf_I_O)         1.210     3.728 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.728    dout[5]
    V2                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.365ns (64.221%)  route 0.761ns (35.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.582     1.628    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  adder_inst/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  adder_inst/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.761     2.529    lopt_10
    W2                   OBUF (Prop_obuf_I_O)         1.224     3.754 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.754    dout[4]
    W2                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.350ns (62.233%)  route 0.819ns (37.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.558     1.604    adder_inst/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  adder_inst/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  adder_inst/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.819     2.564    lopt_9
    U1                   OBUF (Prop_obuf_I_O)         1.209     3.773 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    dout[3]
    U1                                                                r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.367ns (63.651%)  route 0.781ns (36.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.582     1.628    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  adder_inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  adder_inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.781     2.549    lopt_12
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.776 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.776    dout[6]
    W3                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.350ns (61.898%)  route 0.831ns (38.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.580     1.626    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  adder_inst/dout_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.831     2.598    lopt_13
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.807 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.807    dout[7]
    V3                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.365ns (60.408%)  route 0.895ns (39.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.580     1.626    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  adder_inst/dout_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  adder_inst/dout_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.895     2.661    lopt_15
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.885 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.885    dout[9]
    V4                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.345ns (59.430%)  route 0.918ns (40.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.580     1.626    adder_inst/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  adder_inst/dout_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  adder_inst/dout_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.918     2.685    lopt_5
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.889 r  dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.889    dout[14]
    U2                                                                r  dout[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          1378 Endpoints
Min Delay          1378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.091ns  (logic 1.450ns (9.606%)  route 13.641ns (90.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.641    15.091    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X54Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.451     5.077    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.091ns  (logic 1.450ns (9.606%)  route 13.641ns (90.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.641    15.091    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X54Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.451     5.077    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.929ns  (logic 1.450ns (9.711%)  route 13.480ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.480    14.929    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X53Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.451     5.077    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.929ns  (logic 1.450ns (9.711%)  route 13.480ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.480    14.929    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X53Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.451     5.077    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.844ns  (logic 1.450ns (9.766%)  route 13.394ns (90.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.394    14.844    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X61Y56         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.505     5.131    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.844ns  (logic 1.450ns (9.766%)  route 13.394ns (90.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       13.394    14.844    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X61Y56         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.505     5.131    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.394ns  (logic 1.450ns (10.072%)  route 12.945ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       12.945    14.394    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.456     5.082    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.394ns  (logic 1.450ns (10.072%)  route 12.945ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       12.945    14.394    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.456     5.082    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.394ns  (logic 1.450ns (10.072%)  route 12.945ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       12.945    14.394    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.456     5.082    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.394ns  (logic 1.450ns (10.072%)  route 12.945ns (89.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1330, routed)       12.945    14.394    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        1.456     5.082    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.218ns (29.968%)  route 0.509ns (70.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.509     0.727    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.832     2.132    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.218ns (29.968%)  route 0.509ns (70.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.509     0.727    delayline_inst/delay_gen[1198].delay_inst/reset_IBUF
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.832     2.132    delayline_inst/delay_gen[1198].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[1198].delay_inst/dout_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_596_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.218ns (26.478%)  route 0.605ns (73.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.605     0.823    delayline_inst/reset_IBUF
    SLICE_X50Y94         FDRE                                         r  delayline_inst/delay_gen_r_596_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.832     2.132    delayline_inst/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  delayline_inst/delay_gen_r_596_r/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            adder_inst/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.380ns (39.867%)  route 0.574ns (60.133%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
    P3                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  din_IBUF[9]_inst/O
                         net (fo=2, routed)           0.574     0.805    adder_inst/din_IBUF[9]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.954 r  adder_inst/dout_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.954    adder_inst/plusOp[10]
    SLICE_X54Y71         FDRE                                         r  adder_inst/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.821     2.120    adder_inst/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  adder_inst/dout_reg[10]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            adder_inst/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.401ns (41.162%)  route 0.574ns (58.838%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
    P3                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  din_IBUF[9]_inst/O
                         net (fo=2, routed)           0.574     0.805    adder_inst/din_IBUF[9]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     0.975 r  adder_inst/dout_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.975    adder_inst/plusOp[11]
    SLICE_X54Y71         FDRE                                         r  adder_inst/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.821     2.120    adder_inst/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  adder_inst/dout_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_593_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.218ns (22.280%)  route 0.760ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.760     0.978    delayline_inst/reset_IBUF
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_593_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.831     2.131    delayline_inst/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_593_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_594_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.218ns (22.280%)  route 0.760ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.760     0.978    delayline_inst/reset_IBUF
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_594_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.831     2.131    delayline_inst/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_594_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_595_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.218ns (22.280%)  route 0.760ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.760     0.978    delayline_inst/reset_IBUF
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_595_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.831     2.131    delayline_inst/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_595_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_597_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.218ns (22.280%)  route 0.760ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.760     0.978    delayline_inst/reset_IBUF
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_597_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.831     2.131    delayline_inst/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_597_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen_r_598_r/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.218ns (22.280%)  route 0.760ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1330, routed)        0.760     0.978    delayline_inst/reset_IBUF
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_598_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3982, routed)        0.831     2.131    delayline_inst/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  delayline_inst/delay_gen_r_598_r/C





