---
Title: Digital Logic Design Lab 7
Status: 
marker: 
tags: 
Date: 2024.10.01
Time: 10:19
---
# Digital Logic Design Lab 7

# Exp
## Aim
Verify the truth table of RS, JK, T and D flip-flops using NAND & NOR gates
## Link to refer
https://de-iitr.vlabs.ac.in/exp/truth-tables-flip-flops/simulation.html


# References


###### Information
- date: 2024.10.01
- time: 10:19