!SESSION 2024-09-30 10:52:35.266 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.metadata\.bak_0.log
Created Time: 2024-09-30 12:54:41.523

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.524
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:54:41.525
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.527
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.564
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.566
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.782
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.783
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.920
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.922
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:54:41.967
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:55:10.372
!MESSAGE Tool usage for 'SDX_BUILD' updated to '7'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.102
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.417
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.418
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.489
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:55:58.490
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.492
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.526
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.527
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.625
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.627
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.704
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.707
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:55:58.743
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:56:22.808
!MESSAGE Tool usage for 'SDX_BUILD' updated to '8'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:48.813
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:48.950
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:48.951
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:48.975
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:56:48.976
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:48.978
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.013
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.013
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.077
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.078
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.131
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.133
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:56:49.163
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:57:10.416
!MESSAGE Tool usage for 'SDX_BUILD' updated to '9'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:24.864
!MESSAGE XSCT Command: [disconnect tcfchan#44], Thread: Thread-1494

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:24.933
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:25.536
!MESSAGE XSCT command with result: [disconnect tcfchan#44], Result: [null, ]. Thread: Thread-1494

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:25.537
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:25.538
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:25.852
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:25.855
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.036
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.038
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.073
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.074
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.090
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.091
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.281
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.281
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.454
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.455
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.672
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.673
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.912
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.913
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.949
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:26.949
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.140
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.143
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.203
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.205
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.262
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.263
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.309
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.310
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.365
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.366
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.425
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.426
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.460
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.460
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.490
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.491
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.515
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Result: [null, design_2_wrapper.bit]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.516
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.547
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#53]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.548
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.620
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.621
!MESSAGE XSCT Command: [version -server], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.650
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.651
!MESSAGE XSCT Command: [version], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.700
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.701
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.737
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.738
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.805
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.806
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.840
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.842
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.982
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:27.983
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.040
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.041
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.122
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.147
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.147
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.215
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.216
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.280
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.281
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.390
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.391
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.428
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.429
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.499
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.500
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.735
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.736
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.746
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.747
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.852
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:28.853
!MESSAGE XSCT Command: [rst -system], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:29.046
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:29.048
!MESSAGE XSCT Command: [after 3000], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.087
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.141
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.174
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.174
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.244
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.245
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.340
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:32.341
!MESSAGE XSCT Command: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:33.913
!MESSAGE XSCT command with result: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:33.962
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.218
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.220
!MESSAGE XSCT Command: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.855
!MESSAGE XSCT command with result: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_2_wrapper_24]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.856
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.883
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.884
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.923
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.924
!MESSAGE XSCT Command: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.957
!MESSAGE XSCT command with result: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:34.958
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.122
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.124
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.178
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.178
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.268
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:36.270
!MESSAGE XSCT Command: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:37.238
!MESSAGE XSCT command with result: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:37.239
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:37.339
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:37.488
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:38.110
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:38.111
!MESSAGE XSCT Command: [con], Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 12:57:39.037
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-52: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:57:39.039
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '10'

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 12:57:39.040
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '11'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 13:29:17.290
!MESSAGE XSCT Command: [disconnect tcfchan#53], Thread: Thread-1599

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 13:29:17.396
!MESSAGE XSCT command with result: [disconnect tcfchan#53], Result: [null, ]. Thread: Thread-1599

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 13:29:17.660
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 13:29:17.777
!MESSAGE Executed Webtalk command
!SESSION 2024-09-30 21:07:33.794 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2024-09-30 21:08:00.988
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.launchbar.core 2 0 2024-09-30 21:08:07.572
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-09-30 21:08:07.580
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-09-30 21:08:07.580
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2024-09-30 21:08:14.710
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2024-09-30 21:08:14.715
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.531
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-3: Enabling info messages in xsct server

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.534
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.575
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-3: Enabling info messages in xsct server

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.576
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.588
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.614
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.637
!MESSAGE XSCT Command: [setws C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:19.642
!MESSAGE XSCT command with result: [setws C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS], Result: [null, ]. Thread: Thread-15

!ENTRY org.eclipse.egit.ui 2 0 2024-09-30 21:08:20.086
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\miles'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:22.096
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:27.147
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:27.148
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:27.164
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-6: Initializing s/w repositories

!ENTRY org.eclipse.ui 4 4 2024-09-30 21:08:34.429
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@15598336} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:35.719
!MESSAGE XSCT Command: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:43.536
!MESSAGE XSCT command with result: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Result: [null, ]. Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:43.577
!MESSAGE XSCT Command: [platform active {pl_ps_write_to_bram}], Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:43.577
!MESSAGE XSCT command with result: [platform active {pl_ps_write_to_bram}], Result: [null, ]. Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:08:51.393
!MESSAGE XSCT Command: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:09:04.450
!MESSAGE XSCT command with result: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Result: [null, ]. Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:10:53.920
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:10:59.143
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:10:59.145
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:10:59.149
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Sep 30 16:37:42 2024",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.317
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.329
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.336
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 21:11:08.338
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.369
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.393
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.394
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.398
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.399
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.403
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.406
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.410
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_bram_ctrl_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.411
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.423
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.425
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.705
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"blk_mem_gen_0": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"delay_module_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_10": {"name": "ttcps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.710
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.713
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.714
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:08.718
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:09.371
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:09.380
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:13.499
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:13.503
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:13.510
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream}], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:13.576
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream}], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:13.583
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit} -quiet], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:23.671
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:23.700
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:11:23.719
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"delay_module_0": {"hier_name": "delay_module_0",
"type": "delay_module",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 21:11:31.345
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.029
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.041
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.041
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.094
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.100
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.126
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.128
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.132
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.134
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.144
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.145
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.148
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.149
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.157
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.158
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.161
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.162
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.166
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.167
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.187
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.189
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.233
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.234
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.258
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.259
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.261
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.263
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.266
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.267
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.280
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.281
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.285
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.286
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.296
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.298
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.302
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.308
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.311
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Result: [null, design_2_wrapper.bit]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:42.312
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY org.eclipse.tcf 4 0 2024-09-30 21:12:44.563
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2024-09-30 21:12:44.565
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2024-09-30 21:12:44.566
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:44.623
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:44.628
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.055
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.060
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.060
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.061
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.074
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.075
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.094
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.095
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.122
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.129
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.130
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.150
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.153
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.159
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.183
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.184
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.191
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.192
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.209
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.211
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.219
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279787858A]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.220
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.239
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.240
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.264
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.265
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.267
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.269
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.401
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.402
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.474
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:45.474
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.479
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.545
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.546
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.564
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.566
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.703
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:48.704
!MESSAGE XSCT Command: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:49.940
!MESSAGE XSCT command with result: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:49.976
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.129
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.131
!MESSAGE XSCT Command: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.280
!MESSAGE XSCT command with result: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_2_wrapper_2]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.281
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.284
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.287
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.344
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.345
!MESSAGE XSCT Command: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.348
!MESSAGE XSCT command with result: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.351
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.900
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.901
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.917
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.919
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.953
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:50.954
!MESSAGE XSCT Command: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.211
!MESSAGE XSCT command with result: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.212
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.259
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.450
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.698
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.700
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 21:12:51.710
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 21:12:51.720
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 21:12:51.721
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:05:57.009
!MESSAGE XSCT Command: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Thread: Worker-14: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:06:01.588
!MESSAGE XSCT command with result: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Result: [null, ]. Thread: Worker-14: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:06:05.627
!MESSAGE XSCT Command: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Thread: Worker-15: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:06:15.407
!MESSAGE XSCT command with result: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Result: [null, ]. Thread: Worker-15: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.392
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.401
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.402
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.408
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:09:16.409
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.414
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:16.417
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:09:25.682
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:37.789
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-183

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:37.813
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-183

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:37.854
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:37.864
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:37.866
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:40.888
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:43.907
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.914
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.915
!MESSAGE XSCT Command: [version -server], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.916
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.917
!MESSAGE XSCT Command: [version], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.918
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:46.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:49.925
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:52.940
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:09:55.950
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-19: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:10:54.807
!MESSAGE XSCT Command: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Thread: Worker-14: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:10:58.918
!MESSAGE XSCT command with result: [platform read {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/platform.spr}], Result: [null, ]. Thread: Worker-14: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:11:01.604
!MESSAGE XSCT Command: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:11:09.905
!MESSAGE XSCT command with result: [platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/design_2_wrapper.xsa}], Result: [null, ]. Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:12:57.954
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:12:58.040
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:12:58.042
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:02.810
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:02.812
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:02.815
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Sep 30 21:58:37 2024",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.367
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.377
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.377
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:13:08.381
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.386
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:08.390
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:11.975
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:11.978
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:11.981
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream}], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:12.040
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream}], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:12.043
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit} -quiet], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:22.702
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:22.731
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:13:22.754
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"delay_module_0": {"hier_name": "delay_module_0",
"type": "delay_module",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:13:30.402
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.568
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.577
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.579
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.626
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.628
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.664
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.668
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.669
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.671
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.672
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.675
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.675
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.682
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.683
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.686
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.687
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.690
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.691
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.698
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.698
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.762
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.765
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.799
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x40000000",
"high": "0x40001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.801
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.805
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.806
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.808
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.810
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.815
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.816
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.824
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.824
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.827
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.829
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.832
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_bram_ctrl_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.833
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.840
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa bit], Result: [null, design_2_wrapper.bit]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.840
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.843
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:09.844
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:12.858
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:15.862
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.869
!MESSAGE XSCT Command: [version -server], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.873
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.874
!MESSAGE XSCT Command: [version], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.875
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:18.875
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:21.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:24.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.859
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.861
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.896
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.897
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.908
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.912
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.956
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.958
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.977
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:25.980
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.024
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.044
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.046
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.125
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.144
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.217
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.219
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.238
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.240
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.287
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.288
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.335
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.338
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.340
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.341
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.383
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.387
!MESSAGE XSCT Command: [rst -system], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.474
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:26.477
!MESSAGE XSCT Command: [after 3000], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.483
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.529
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.551
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.552
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.597
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.598
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.733
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:29.734
!MESSAGE XSCT Command: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:30.950
!MESSAGE XSCT command with result: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:30.976
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.106
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.107
!MESSAGE XSCT Command: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.281
!MESSAGE XSCT command with result: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_2_wrapper_9]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.281
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.283
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.284
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.337
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.339
!MESSAGE XSCT Command: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.343
!MESSAGE XSCT command with result: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.343
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:31.892
!MESSAGE XSCT command with result: [ps7_init], Result: [{Format=Memory read error at 0xF8F00208. Cannot halt processor core, timeout, Time=1727759671891, Code=1}, ]. Thread: Worker-20: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:36.985
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:36.994
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:36.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:37.000
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:14:37.001
!MESSAGE Generating MD5 hash for file: C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_write_to_bram\export\pl_ps_write_to_bram\sw\pl_ps_write_to_bram\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:37.003
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:37.006
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/sw/pl_ps_write_to_bram/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:14:46.115
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:49.235
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:49.236
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:49.237
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:52.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.260
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.276
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.276
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.279
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.279
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.281
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.282
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.294
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.295
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.327
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.328
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.342
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.343
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.375
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.388
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.389
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.421
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.422
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.431
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.459
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.460
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.471
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.472
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.501
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.503
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.511
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.512
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.543
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.543
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.579
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279787858A" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.579
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.581
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.581
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.705
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.706
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.797
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:55.798
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.802
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.825
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.836
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279787858A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.837
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.861
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.862
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.977
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:14:58.978
!MESSAGE XSCT Command: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.199
!MESSAGE XSCT command with result: [fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.230
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.359
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.360
!MESSAGE XSCT Command: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.368
!MESSAGE XSCT command with result: [loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_2_wrapper_9]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.370
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.374
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.376
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.396
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.397
!MESSAGE XSCT Command: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.400
!MESSAGE XSCT command with result: [source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.400
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.901
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.902
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.925
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.926
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.939
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:00.939
!MESSAGE XSCT Command: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.305
!MESSAGE XSCT command with result: [dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.306
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.341
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.446
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.555
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.556
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:15:01.566
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching SystemDebugger_pl_ps_app1_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:15:01.568
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:15:01.568
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:41:52.077
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-349

!ENTRY com.xilinx.sdk.utils 0 0 2024-09-30 22:41:52.084
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-349

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:41:52.187
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2024-09-30 22:41:52.262
!MESSAGE Executed Webtalk command
