INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Vivado/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_fft32_util.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling FFT32_check.cpp_pre.cpp.tb.cpp
   Compiling apatb_fft32.cpp
   Compiling apatb_fft32_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Mismatch at index 0: Expected (-0, 0), Got (3.44092, -2.68042)
Mismatch at index 1: Expected (0.02108, -0.214028), Got (-1.5752, 2.44604)
Mismatch at index 2: Expected (0.094312, -0.474139), Got (1.97412, -3.31982)
Mismatch at index 3: Expected (0.266137, -0.877338), Got (-1.79346, 4.36035)
Mismatch at index 4: Expected (0.754939, -1.82258), Got (-1.63037, 3.48853)
Mismatch at index 5: Expected (7.18802, -13.4478), Got (5.0376, -2.65845)
Mismatch at index 6: Expected (-1.62233, 2.428), Got (-5.99829, 2.0271)
Mismatch at index 7: Expected (-0.738673, 0.900076), Got (0.0253906, 0.0178223)
Mismatch at index 8: Expected (-0.292516, 0.292516), Got (2.50879, 0.245361)
Mismatch at index 9: Expected (0.393132, -0.322635), Got (-1.44995, 4.29004)
Mismatch at index 10: Expected (4.73403, -3.16318), Got (4.99927, 1.00684)
Mismatch at index 11: Expected (-3.64005, 1.94565), Got (-4.92285, -5.1106)
Mismatch at index 12: Expected (-2.02263, 0.837801), Got (-4.56641, 1.01709)
Mismatch at index 13: Expected (-1.62238, 0.492144), Got (-2.05347, 2.30298)
Mismatch at index 14: Expected (-1.45503, 0.289423), Got (-4.11621, -6.21533)
Mismatch at index 15: Expected (-1.37943, 0.135862), Got (4.92529, 0.0471191)
Mismatch at index 16: Expected (-1.35722, 0), Got (-3.44141, 2.68042)
Mismatch at index 17: Expected (-1.37943, -0.135862), Got (-3.56689, 0.698486)
Mismatch at index 18: Expected (-1.45503, -0.289423), Got (-3.96875, -4.479)
Mismatch at index 19: Expected (-1.62238, -0.492144), Got (4.4502, 0.293945)
Mismatch at index 20: Expected (-2.02263, -0.837801), Got (-0.825195, -3.48999)
Mismatch at index 21: Expected (-3.64005, -1.94565), Got (-0.486816, -4.91968)
Mismatch at index 22: Expected (4.73403, 3.16318), Got (2.96753, 0.996826)
Mismatch at index 23: Expected (0.393132, 0.322635), Got (1.49805, 4.53784)
Mismatch at index 24: Expected (-0.292516, -0.292516), Got (0.15625, -0.879639)
Mismatch at index 25: Expected (-0.738673, -0.900076), Got (4.3396, -2.44971)
Mismatch at index 26: Expected (-1.62233, -2.428), Got (1.76831, 3.99463)
Mismatch at index 27: Expected (7.18802, 13.4478), Got (-2.85449, -1.09692)
Mismatch at index 28: Expected (0.754939, 1.82258), Got (3.14746, -1.06299)
Mismatch at index 29: Expected (0.266137, 0.877338), Got (-1.95142, 3.92261)
Mismatch at index 30: Expected (0.094312, 0.474139), Got (-0.77832, -2.24756)
Mismatch at index 31: Expected (0.02108, 0.214028), Got (-0.70459, 2.23608)
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 32

D:\Vivado\FFT_sol\FFT_sol_2\no_opt\sim\verilog>set PATH= 

D:\Vivado\FFT_sol\FFT_sol_2\no_opt\sim\verilog>call D:/Vivado/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_fft32_top glbl -Oenable_linking_all_libraries  -prj fft32.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s fft32  
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fft32_top glbl -Oenable_linking_all_libraries -prj fft32.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s fft32 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/ip/xil_defaultlib/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/ip/xil_defaultlib/fft32_sitodp_32ns_64_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_sitodp_32ns_64_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/AESL_autofifo_in_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/AESL_autofifo_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fft32_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_data_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_data_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_bit_rev_assign_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_bit_rev_assign_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_input_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_input_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_output_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_output_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_stage1_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_stage1_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_16s_14s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_14s_28s_28_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_14s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_16s_16s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_16s_28s_28_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_16s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_4ns_16ns_18ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_4ns_16ns_18ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_4ns_16ns_18ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_mulsub_16s_14s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_14s_28s_28_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_mulsub_16s_16s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_16s_28s_28_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_16s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16ns_22ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16ns_22ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16s_14s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16s_14s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16s_16s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16s_16s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_sitodp_32ns_64_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_sitodp_32ns_64_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_stage0_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_stage0_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fft32_data_real_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft32_stage0_real_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft32_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fft32_fft32_Pipeline_1
Compiling module xil_defaultlib.fft32_fft32_Pipeline_input_loop
Compiling module xil_defaultlib.fft32_fft32_Pipeline_3
Compiling module xil_defaultlib.fft32_fft32_Pipeline_5
Compiling module xil_defaultlib.fft32_fft32_Pipeline_7
Compiling module xil_defaultlib.fft32_fft32_Pipeline_bit_rev_ass...
Compiling module xil_defaultlib.fft32_fft32_Pipeline_stage1_loop
Compiling module xil_defaultlib.fft32_fft32_Pipeline_8
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_Pipeli...
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_Pipeli...
Compiling module xil_defaultlib.fft32_mul_16ns_22ns_37_1_1(NUM_S...
Compiling module xil_defaultlib.fft32_mac_muladd_4ns_16ns_18ns_1...
Compiling module xil_defaultlib.fft32_mac_muladd_4ns_16ns_18ns_1...
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_s
Compiling module xil_defaultlib.fft32_fft32_Pipeline_output_loop
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fft32_dmul_64ns_64ns_64_7_max_ds...
Compiling module xil_defaultlib.fft32_dmul_64ns_64ns_64_7_max_ds...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fft32_sitodp_32ns_64_6_no_dsp_1_...
Compiling module xil_defaultlib.fft32_sitodp_32ns_64_6_no_dsp_1(...
Compiling module xil_defaultlib.fft32_mul_16s_16s_28_1_1(NUM_STA...
Compiling module xil_defaultlib.fft32_mul_16s_14s_28_1_1(NUM_STA...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32
Compiling module xil_defaultlib.AESL_autofifo_in_stream
Compiling module xil_defaultlib.AESL_autofifo_out_stream
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=82)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fft32_top
Compiling module work.glbl
Built simulation snapshot fft32
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fft32/xsim_script.tcl
# xsim {fft32} -autoloadwcfg -tclbatch {fft32.tcl}
Time resolution is 1 ps
source fft32.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2055 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2125 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2195 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2635 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2705 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2775 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3285 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3355 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3975 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4045 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4115 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4555 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4625 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4695 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5135 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5275 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5895 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5965 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6545 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6615 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7055 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7125 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7195 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7815 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7885 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7955 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8395 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8465 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8535 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8975 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9045 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9115 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9735 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9805 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9875 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10315 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10385 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10455 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10895 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10965 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11035 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11655 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11725 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11795 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12235 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12305 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12375 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12815 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12955 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13575 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13645 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13715 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14155 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14225 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14295 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14735 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14805 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14875 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15495 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15565 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15635 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16075 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16145 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16215 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16655 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16725 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16795 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17325 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17395 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17865 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17935 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18405 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18475 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18945 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19015 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19485 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19555 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20025 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20095 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20565 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20635 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21105 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21175 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21645 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21715 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22185 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22255 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22725 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22795 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23265 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23335 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23805 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23875 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24345 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24415 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24885 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24955 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25425 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25495 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "26185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 26245 ns : File "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.autotb.v" Line 271
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 25 08:20:31 2025...
Mismatch at index 0: Expected (-0, 0), Got (3.44092, -2.68042)
Mismatch at index 1: Expected (0.02108, -0.214028), Got (-1.5752, 2.44604)
Mismatch at index 2: Expected (0.094312, -0.474139), Got (1.97412, -3.31982)
Mismatch at index 3: Expected (0.266137, -0.877338), Got (-1.79346, 4.36035)
Mismatch at index 4: Expected (0.754939, -1.82258), Got (-1.63037, 3.48853)
Mismatch at index 5: Expected (7.18802, -13.4478), Got (5.0376, -2.65845)
Mismatch at index 6: Expected (-1.62233, 2.428), Got (-5.99829, 2.0271)
Mismatch at index 7: Expected (-0.738673, 0.900076), Got (0.0253906, 0.0178223)
Mismatch at index 8: Expected (-0.292516, 0.292516), Got (2.50879, 0.245361)
Mismatch at index 9: Expected (0.393132, -0.322635), Got (-1.44995, 4.29004)
Mismatch at index 10: Expected (4.73403, -3.16318), Got (4.99927, 1.00684)
Mismatch at index 11: Expected (-3.64005, 1.94565), Got (-4.92285, -5.1106)
Mismatch at index 12: Expected (-2.02263, 0.837801), Got (-4.56641, 1.01709)
Mismatch at index 13: Expected (-1.62238, 0.492144), Got (-2.05347, 2.30298)
Mismatch at index 14: Expected (-1.45503, 0.289423), Got (-4.11621, -6.21533)
Mismatch at index 15: Expected (-1.37943, 0.135862), Got (4.92529, 0.0471191)
Mismatch at index 16: Expected (-1.35722, 0), Got (-3.44141, 2.68042)
Mismatch at index 17: Expected (-1.37943, -0.135862), Got (-3.56689, 0.698486)
Mismatch at index 18: Expected (-1.45503, -0.289423), Got (-3.96875, -4.479)
Mismatch at index 19: Expected (-1.62238, -0.492144), Got (4.4502, 0.293945)
Mismatch at index 20: Expected (-2.02263, -0.837801), Got (-0.825195, -3.48999)
Mismatch at index 21: Expected (-3.64005, -1.94565), Got (-0.486816, -4.91968)
Mismatch at index 22: Expected (4.73403, 3.16318), Got (2.96753, 0.996826)
Mismatch at index 23: Expected (0.393132, 0.322635), Got (1.49805, 4.53784)
Mismatch at index 24: Expected (-0.292516, -0.292516), Got (0.15625, -0.879639)
Mismatch at index 25: Expected (-0.738673, -0.900076), Got (4.3396, -2.44971)
Mismatch at index 26: Expected (-1.62233, -2.428), Got (1.76831, 3.99463)
Mismatch at index 27: Expected (7.18802, 13.4478), Got (-2.85449, -1.09692)
Mismatch at index 28: Expected (0.754939, 1.82258), Got (3.14746, -1.06299)
Mismatch at index 29: Expected (0.266137, 0.877338), Got (-1.95142, 3.92261)
Mismatch at index 30: Expected (0.094312, 0.474139), Got (-0.77832, -2.24756)
Mismatch at index 31: Expected (0.02108, 0.214028), Got (-0.70459, 2.23608)
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 32
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
