# Verilog IO Linker
- Enginner: Kermit
- Company: LiscoTech
- Version: 0.2.0
- Date: 20191128
- Python: 3.5.5

# Note
- Auto generate verilog IO instance
- Replace IO bitwidth parameters
- Left comma mode switch
- Support GUI: wxpython
- WIP
	- Load file
	- Generate code autoly go in clipboard 

# Version Log
# 0.2.0
- Add
	- Parameter mapping mode (name or value)
	- Wire under line mode
- FixBug
	- Parse the comment function

# 0.1.0
- Add
	- Assign output/input switch
	- GUI check box for assign
	- GUI auto generate instance name

# 0.0.0
- Basic function