--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml snake_top.twx snake_top.ncd -o snake_top.twr snake_top.pcf
-ucf Nexys4_Master.ucf

Design file:              snake_top.ncd
Physical constraint file: snake_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP 
"clkgen_inst_clkout0" TS_clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45820 paths analyzed, 6174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.694ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o3266 (SLICE_X31Y22.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_0 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o3266 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (1.531 - 1.472)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_0 to vga_inst/Inst_RAM30x40_second/_o3266
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.AQ      Tcko                  0.518   data<0>
                                                       data_0
    SLICE_X31Y22.A2      net (fanout=1201)    11.076   data<0>
    SLICE_X31Y22.CLK     Tas                   0.077   vga_inst/Inst_RAM30x40_first/_o3266
                                                       data<0>_rt
                                                       vga_inst/Inst_RAM30x40_second/_o3266
    -------------------------------------------------  ---------------------------
    Total                                     11.671ns (0.595ns logic, 11.076ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_first/_o3346 (SLICE_X24Y17.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_1 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3346 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.539 - 1.472)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_1 to vga_inst/Inst_RAM30x40_first/_o3346
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.DMUX    Tshcko                0.652   data<0>
                                                       data_1
    SLICE_X24Y17.A2      net (fanout=1201)    10.886   data<1>
    SLICE_X24Y17.CLK     Tas                   0.077   vga_inst/Inst_RAM30x40_second/_o3346
                                                       data<1>_rt
                                                       vga_inst/Inst_RAM30x40_first/_o3346
    -------------------------------------------------  ---------------------------
    Total                                     11.615ns (0.729ns logic, 10.886ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o4388 (SLICE_X32Y21.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_0 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o4388 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.533 - 1.472)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_0 to vga_inst/Inst_RAM30x40_second/_o4388
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.AQ      Tcko                  0.518   data<0>
                                                       data_0
    SLICE_X32Y21.A1      net (fanout=1201)    10.961   data<0>
    SLICE_X32Y21.CLK     Tas                   0.077   vga_inst/Inst_RAM30x40_first/_o4388
                                                       data<0>_rt
                                                       vga_inst/Inst_RAM30x40_second/_o4388
    -------------------------------------------------  ---------------------------
    Total                                     11.556ns (0.595ns logic, 10.961ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAMB18_X2Y29.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/address_loop[11].pc_flop (FF)
  Destination:          Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.367 - 0.265)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/address_loop[11].pc_flop to Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y71.DQ        Tcko                  0.141   Inst_kcpsm6/KCPSM6_PC2
                                                         Inst_kcpsm6/address_loop[11].pc_flop
    RAMB18_X2Y29.DIADI1    net (fanout=3)        0.284   address<11>
    RAMB18_X2Y29.CLKARDCLK Trckd_DIA   (-Th)     0.296   Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
                                                         Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    ---------------------------------------------------  ---------------------------
    Total                                        0.129ns (-0.155ns logic, 0.284ns route)
                                                         (-120.2% logic, 220.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAMB18_X2Y29.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/address_loop[10].pc_flop (FF)
  Destination:          Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.367 - 0.265)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/address_loop[10].pc_flop to Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y71.CQ        Tcko                  0.141   Inst_kcpsm6/KCPSM6_PC2
                                                         Inst_kcpsm6/address_loop[10].pc_flop
    RAMB18_X2Y29.DIADI0    net (fanout=3)        0.322   address<10>
    RAMB18_X2Y29.CLKARDCLK Trckd_DIA   (-Th)     0.296   Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
                                                         Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    ---------------------------------------------------  ---------------------------
    Total                                        0.167ns (-0.155ns logic, 0.322ns route)
                                                         (-92.8% logic, 192.8% route)

--------------------------------------------------------------------------------

Paths for end point ps2_inst/Inst_control/state_FSM_FFd5 (SLICE_X72Y98.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_inst/Inst_negedge/state_FSM_FFd2 (FF)
  Destination:          ps2_inst/Inst_control/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_inst/Inst_negedge/state_FSM_FFd2 to ps2_inst/Inst_control/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y102.AQ     Tcko                  0.141   ps2_inst/Inst_negedge/state_FSM_FFd2
                                                       ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y98.B5      net (fanout=8)        0.269   ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y98.CLK     Tah         (-Th)     0.058   ps2_inst/Inst_control/state_FSM_FFd8
                                                       ps2_inst/Inst_control/state_FSM_FFd5-In1
                                                       ps2_inst/Inst_control/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.083ns logic, 0.269ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Logical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_STACK_RAM0/CLK
  Logical resource: Inst_kcpsm6/stack_ram_low_RAMA/CLK
  Location pin: SLICE_X70Y67.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_STACK_RAM0/CLK
  Logical resource: Inst_kcpsm6/stack_ram_low_RAMA/CLK
  Location pin: SLICE_X70Y67.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      5.847ns|            0|            0|            0|        45820|
| TS_clkgen_inst_clkout0        |     20.000ns|     11.694ns|          N/A|            0|            0|        45820|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_m          |   11.694|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45820 paths, 0 nets, and 14071 connections

Design statistics:
   Minimum period:  11.694ns{1}   (Maximum frequency:  85.514MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 31 19:18:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1053 MB



